Warning: Clock network timing may not be up-to-date since only 33.333332 percentage of clock nets are routed. (TIM-233)
 
****************************************
Report : timing
        -path full_clock_expanded
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 100
        -transition_time
        -crosstalk_delta
        -capacitance
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Tue Sep  8 18:57:09 2020
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125

Information: Percent of Arnoldi-based delays =  0.00% on scenario func1_wst

  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_reg_31_/CK (fd1eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (208.63,524.02)                      1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_reg_31_/Q (fd1eqd1_hd)     0.0762               0.9250    0.3475     1.0975 f    (208.09,524.26)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a[31] (net)     1   0.0020                        0.9250    0.0000     1.0975 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_s_reg/D (fd1eqd1_hd)   0.0000   0.0762   0.0000   0.9250   0.0000 *   1.0975 f   (208.90,513.30)                       1.05
  data arrival time                                                                                                   1.0975                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_s_reg/CK (fd1eqd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.0975                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0975                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_31_/CK (fd1eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (640.05,437.62)                    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_31_/Q (fd1eqd1_hd)   0.0908               0.9250    0.3589     1.1089 f    (640.59,437.86)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/b[31] (net)     1   0.0035                      0.9250    0.0000     1.1089 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_s_reg/D (fd1eqd1_hd)   0.0000   0.0908   0.0000   0.9250   0.0001 *   1.1090 f (662.98,441.30)                       1.05
  data arrival time                                                                                                   1.1090                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_s_reg/CK (fd1eqd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1090                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1090                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_25_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (373.55,394.33)                      1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_25_/Q (fds2eqd1_hd)     0.0876               0.9250    0.3701     1.1201 f    (372.64,394.37)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[25] (net)     1   0.0022                         0.9250    0.0000     1.1201 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_25_/D (fds2eqd1_hd)   0.0000   0.0876   0.0000   0.9250   0.0000 *   1.1201 f (370.02,390.79)                     1.05
  data arrival time                                                                                                   1.1201                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_25_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1201                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1201                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_24_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (369.58,384.11)                      1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_24_/Q (fds2eqd1_hd)     0.0912               0.9250    0.3729     1.1229 f    (368.68,384.07)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[24] (net)     1   0.0026                         0.9250    0.0000     1.1229 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_24_/D (fds2eqd1_hd)   0.0000   0.0912   0.0000   0.9250   0.0000 *   1.1230 f (368.26,402.05)                     1.05
  data arrival time                                                                                                   1.1230                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_24_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1230                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1230                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_31_/CK (fd1eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (577.57,729.62)                    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_31_/Q (fd1eqd1_hd)   0.1153               0.9250    0.3769     1.1269 f    (578.11,729.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/a[31] (net)     1   0.0060                      0.9250    0.0000     1.1269 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_s_reg/D (fd1eqd1_hd)   0.0000   0.1153   0.0000   0.9250   0.0000 *   1.1269 f (579.82,729.30)                       1.05
  data arrival time                                                                                                   1.1269                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_s_reg/CK (fd1eqd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1269                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1269                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_31_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (401.70,420.11)                      1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_31_/Q (fds2eqd1_hd)     0.0974               0.9250    0.3777     1.1277 f    (400.80,420.07)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[31] (net)     1   0.0031                         0.9250    0.0000     1.1277 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_31_/D (fds2eqd1_hd)   0.0000   0.0974   0.0000   0.9250   0.0000 *   1.1277 f (398.17,419.58)                     1.05
  data arrival time                                                                                                   1.1277                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_31_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1277                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1277                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_27_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (394.67,401.54)                      1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_27_/Q (fds2eqd1_hd)     0.0996               0.9250    0.3794     1.1294 f    (393.76,401.57)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[27] (net)     1   0.0034                         0.9250    0.0000     1.1294 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_27_/D (fds2eqd1_hd)   0.0000   0.0996   0.0000   0.9250   0.0000 *   1.1294 f (391.14,402.05)                     1.05
  data arrival time                                                                                                   1.1294                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_27_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1294                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1294                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_29_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (395.98,394.33)                      1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_29_/Q (fds2eqd1_hd)     0.1008               0.9250    0.3804     1.1304 f    (395.08,394.37)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[29] (net)     1   0.0035                         0.9250    0.0000     1.1304 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_29_/D (fds2eqd1_hd)   0.0000   0.1008   0.0000   0.9250   0.0000 *   1.1304 f (390.26,405.18)                     1.05
  data arrival time                                                                                                   1.1304                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_29_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1304                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1304                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_31_/CK (fd1eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (661.17,441.62)                    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_31_/Q (fd1eqd1_hd)   0.1243               0.9250    0.3827     1.1327 f    (661.72,441.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a[31] (net)     1   0.0069                      0.9250    0.0000     1.1327 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_s_reg/D (fd1eqd1_hd)   0.0000   0.1243   0.0000   0.9250   0.0000 *   1.1328 f (662.54,434.11)                       1.05
  data arrival time                                                                                                   1.1328                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_s_reg/CK (fd1eqd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1328                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1328                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_13_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (428.98,391.30)                      1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_13_/Q (fds2eqd1_hd)     0.1067               0.9250    0.3849     1.1349 f    (428.08,391.27)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[13] (net)     1   0.0040                         0.9250    0.0000     1.1349 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_13_/D (fds2eqd1_hd)   0.0000   0.1067   0.0000   0.9250   0.0000 *   1.1350 f (425.45,394.86)                     1.05
  data arrival time                                                                                                   1.1350                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_13_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1350                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_23_/CK (fd2d1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (748.30,387.15)                      1.05
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_23_/Q (fd2d1_hd)     0.1034               0.9250    0.3880     1.1380 f    (739.68,387.50)                       1.05
  khu_sensor_top/ads1292_controller/n158 (net)     1    0.0034                                   0.9250    0.0000     1.1380 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_23_/D (fds2eqd1_hd)   0.0000   0.1034   0.0000   0.9250   0.0001 *   1.1381 f (719.82,397.98)                1.05
  data arrival time                                                                                                   1.1381                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_23_/CK (fds2eqd1_hd)                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1381                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1381                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_14_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (403.02,412.90)                      1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_14_/Q (fds2eqd1_hd)     0.1147               0.9250    0.3911     1.1411 f    (402.12,412.87)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[14] (net)     1   0.0048                         0.9250    0.0000     1.1411 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_14_/D (fds2eqd1_hd)   0.0000   0.1147   0.0000   0.9250   0.0000 *   1.1412 f (399.05,416.45)                     1.05
  data arrival time                                                                                                   1.1412                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_14_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1412                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1412                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_4_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (426.35,412.90)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_4_/Q (fds2eqd1_hd)      0.1152               0.9250    0.3916     1.1416 f    (425.44,412.87)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[4] (net)     1   0.0048                          0.9250    0.0000     1.1416 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_4_/D (fds2eqd1_hd)   0.0000   0.1152   0.0000   0.9250   0.0000 *   1.1416 f (421.05,419.58)                      1.05
  data arrival time                                                                                                   1.1416                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_4_/CK (fds2eqd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1416                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1416                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_31_/CK (fd1eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (559.75,394.42)                    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_31_/Q (fd1eqd1_hd)   0.1379               0.9250    0.3916     1.1416 f    (559.21,394.66)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/a[31] (net)     1   0.0083                      0.9250    0.0000     1.1416 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_s_reg/D (fd1eqd1_hd)   0.0000   0.1379   0.0000   0.9250   0.0000 *   1.1416 f (560.46,390.90)                       1.05
  data arrival time                                                                                                   1.1416                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_s_reg/CK (fd1eqd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1416                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1416                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_26_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (384.98,391.30)                      1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_26_/Q (fds2eqd1_hd)     0.1184               0.9250    0.3939     1.1439 f    (384.08,391.27)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[26] (net)     1   0.0051                         0.9250    0.0000     1.1439 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_26_/D (fds2eqd1_hd)   0.0000   0.1184   0.0000   0.9250   0.0000 *   1.1439 f (380.58,397.98)                     1.05
  data arrival time                                                                                                   1.1439                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_26_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1439                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1439                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_9_/CK (fd2d1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (748.30,398.48)                       1.05
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_9_/Q (fd2d1_hd)      0.1166               0.9250    0.3985     1.1485 f    (739.68,398.14)                       1.05
  khu_sensor_top/ads1292_controller/n155 (net)     1    0.0046                                   0.9250    0.0000     1.1485 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_9_/D (fds2eqd1_hd)   0.0000   0.1166   0.0000   0.9250   0.0000 *   1.1485 f (722.02,402.05)                 1.05
  data arrival time                                                                                                   1.1485                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_9_/CK (fds2eqd1_hd)                             0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1485                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1485                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_8_/CK (fd2d1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (768.10,401.55)                       1.05
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_8_/Q (fd2d1_hd)      0.1175               0.9250    0.3992     1.1492 f    (759.48,401.90)                       1.05
  khu_sensor_top/ads1292_controller/n157 (net)     1    0.0047                                   0.9250    0.0000     1.1492 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_8_/D (fds2eqd1_hd)   0.0000   0.1175   0.0000   0.9250   0.0000 *   1.1492 f (755.46,405.18)                 1.05
  data arrival time                                                                                                   1.1492                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_8_/CK (fds2eqd1_hd)                             0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1492                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1492                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_13_/CK (fd4qd2_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (844.25,776.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_13_/Q (fd4qd2_hd)      0.1463               0.9250    0.3979     1.1479 f    (834.64,776.33)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B[13] (net)     2   0.0164                        0.9250    0.0000     1.1479 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/i_B[13] (float_multiplier_0)                        0.9250    0.0000     1.1479 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_hpf/mult/i_B[13] (net)   0.0164                              0.9250    0.0000     1.1479 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_13_/D (fd1eqd1_hd)   0.0000   0.1463   0.0000   0.9250   0.0019 *   1.1498 f   (660.46,769.14)                       1.05
  data arrival time                                                                                                   1.1498                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_13_/CK (fd1eqd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1498                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1498                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_15_/CK (fd2d1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (748.93,391.29)                      1.05
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_15_/Q (fd2d1_hd)     0.1185               0.9250    0.4000     1.1500 f    (757.56,390.94)                       1.05
  khu_sensor_top/ads1292_controller/n159 (net)     1    0.0048                                   0.9250    0.0000     1.1500 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_15_/D (fds2eqd1_hd)   0.0000   0.1185   0.0000   0.9250   0.0000 *   1.1500 f (756.78,402.05)                1.05
  data arrival time                                                                                                   1.1500                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_15_/CK (fds2eqd1_hd)                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1500                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1500                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/a_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/a_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_f2i/a_reg_31_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (887.91,732.73)                      1.05
  khu_sensor_top/ads1292_filter/converter_f2i/a_reg_31_/Q (fds2eqd1_hd)     0.1279               0.9250    0.4004     1.1504 f    (887.00,732.77)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/a[31] (net)     1   0.0061                         0.9250    0.0000     1.1504 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_f2i/a_s_reg/D (fds2eqd1_hd)   0.0000   0.1279   0.0000   0.9250   0.0000 *   1.1505 f   (905.05,729.18)                       1.05
  data arrival time                                                                                                   1.1505                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_f2i/a_s_reg/CK (fds2eqd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1505                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1505                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_16_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (426.79,427.30)                      1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_16_/Q (fds2eqd1_hd)     0.1314               0.9250    0.4028     1.1528 f    (425.88,427.27)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[16] (net)     1   0.0065                         0.9250    0.0000     1.1528 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_16_/D (fds2eqd1_hd)   0.0000   0.1314   0.0000   0.9250   0.0001 *   1.1529 f (399.93,423.65)                     1.05
  data arrival time                                                                                                   1.1529                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_16_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1529                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1529                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_20_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (664.44,362.45)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_20_/Q (fd4qd1_hd)   0.1159              0.9250    0.4034     1.1534 f    (674.48,362.11)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[20] (net)     2   0.0049                    0.9250    0.0000     1.1534 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_A[20] (float_multiplier_1)                    0.9250    0.0000     1.1534 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_A[20] (net)   0.0049                          0.9250    0.0000     1.1534 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_20_/D (fd1eqd1_hd)   0.0000   0.1159   0.0000   0.9250   0.0000 *   1.1534 f (674.86,358.73)                     1.05
  data arrival time                                                                                                   1.1534                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_20_/CK (fd1eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1534                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1534                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_reg_31_/CK (fd1eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (248.23,528.02)                      1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_reg_31_/Q (fd1eqd1_hd)     0.1561               0.9250    0.4035     1.1535 f    (247.68,527.78)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b[31] (net)     1   0.0102                        0.9250    0.0000     1.1535 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_s_reg/D (fd1eqd1_hd)   0.0000   0.1561   0.0000   0.9250   0.0000 *   1.1535 f   (247.62,520.51)                       1.05
  data arrival time                                                                                                   1.1535                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_s_reg/CK (fd1eqd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1535                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1535                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_31_/CK (fd1eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (562.83,430.42)                    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_31_/Q (fd1eqd1_hd)   0.1572               0.9250    0.4041     1.1541 f    (562.28,430.66)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/b[31] (net)     1   0.0103                      0.9250    0.0000     1.1541 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_s_reg/D (fd1eqd1_hd)   0.0000   0.1572   0.0000   0.9250   0.0001 *   1.1542 f (567.50,398.11)                       1.05
  data arrival time                                                                                                   1.1542                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_s_reg/CK (fd1eqd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1542                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1542                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_12_/CK (fd2d1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (766.78,408.76)                      1.05
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_12_/Q (fd2d1_hd)     0.1255               0.9250    0.4051     1.1551 f    (758.16,409.10)                       1.05
  khu_sensor_top/ads1292_controller/n149 (net)     1    0.0055                                   0.9250    0.0000     1.1551 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_12_/D (fds2eqd1_hd)   0.0000   0.1255   0.0000   0.9250   0.0001 *   1.1552 f (724.66,412.39)                1.05
  data arrival time                                                                                                   1.1552                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_12_/CK (fds2eqd1_hd)                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1552                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1552                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_12_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (428.98,398.51)                      1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_12_/Q (fds2eqd1_hd)     0.1390               0.9250    0.4080     1.1580 f    (428.08,398.47)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[12] (net)     1   0.0072                         0.9250    0.0000     1.1580 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_12_/D (fds2eqd1_hd)   0.0000   0.1390   0.0000   0.9250   0.0000 *   1.1580 f (425.45,402.05)                     1.05
  data arrival time                                                                                                   1.1580                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_12_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1580                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1580                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_19_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (664.44,351.20)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_19_/Q (fd4qd1_hd)   0.1236              0.9250    0.4089     1.1589 f    (674.48,351.54)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[19] (net)     2   0.0057                    0.9250    0.0000     1.1589 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_A[19] (float_multiplier_1)                    0.9250    0.0000     1.1589 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_A[19] (net)   0.0057                          0.9250    0.0000     1.1589 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_19_/D (fd1eqd1_hd)   0.0000   0.1236   0.0000   0.9250   0.0000 *   1.1590 f (675.74,347.70)                     1.05
  data arrival time                                                                                                   1.1590                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_19_/CK (fd1eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1590                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1590                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_reg_31_/CK (fd1eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (254.39,675.22)                      1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_reg_31_/Q (fd1eqd1_hd)     0.1645               0.9250    0.4087     1.1587 f    (253.85,675.46)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b[31] (net)     1   0.0112                        0.9250    0.0000     1.1587 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_s_reg/D (fd1eqd1_hd)   0.0000   0.1645   0.0000   0.9250   0.0004 *   1.1591 f   (255.66,769.14)                       1.05
  data arrival time                                                                                                   1.1591                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_s_reg/CK (fd1eqd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1591                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1591                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_17_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (659.16,336.80)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_17_/Q (fd4qd1_hd)   0.1246              0.9250    0.4096     1.1596 f    (669.20,337.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[17] (net)     2   0.0058                    0.9250    0.0000     1.1596 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_A[17] (float_multiplier_1)                    0.9250    0.0000     1.1596 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_A[17] (net)   0.0058                          0.9250    0.0000     1.1596 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_17_/D (fd1eqd1_hd)   0.0000   0.1246   0.0000   0.9250   0.0000 *   1.1596 f (672.22,337.14)                     1.05
  data arrival time                                                                                                   1.1596                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_17_/CK (fd1eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1596                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1596                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_10_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (380.51,445.08)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_10_/Q (fd1qd1_hd)      0.1477               0.9250    0.4115     1.1615 f    (386.72,444.94)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z[10] (net)     2   0.0081                        0.9250    0.0000     1.1615 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_10_/D (fds2eqd1_hd)   0.0000   0.1477   0.0000   0.9250   0.0001 *   1.1616 f (380.98,477.18)                    1.05
  data arrival time                                                                                                   1.1616                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_10_/CK (fds2eqd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1616                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1616                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_28_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (384.55,394.33)                      1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_28_/Q (fds2eqd1_hd)     0.1448               0.9250    0.4121     1.1621 f    (383.64,394.37)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[28] (net)     1   0.0078                         0.9250    0.0000     1.1621 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_28_/D (fds2eqd1_hd)   0.0000   0.1448   0.0000   0.9250   0.0000 *   1.1621 f (378.82,402.05)                     1.05
  data arrival time                                                                                                   1.1621                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_28_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1621                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1621                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_16_/CK (fd2d1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (757.98,415.95)                      1.05
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_16_/Q (fd2d1_hd)     0.1354               0.9250    0.4121     1.1621 f    (749.36,416.30)                       1.05
  khu_sensor_top/ads1292_controller/n156 (net)     1    0.0065                                   0.9250    0.0000     1.1621 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_16_/D (fds2eqd1_hd)   0.0000   0.1354   0.0000   0.9250   0.0000 *   1.1621 f (735.66,412.39)                1.05
  data arrival time                                                                                                   1.1621                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_16_/CK (fds2eqd1_hd)                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1621                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1621                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_13_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (373.02,462.95)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_13_/Q (fd1qd1_hd)      0.1484               0.9250    0.4120     1.1620 f    (379.24,463.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z[13] (net)     2   0.0082                        0.9250    0.0000     1.1620 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_13_/D (fds2eqd1_hd)   0.0000   0.1484   0.0000   0.9250   0.0001 *   1.1621 f (374.83,498.79)                    1.05
  data arrival time                                                                                                   1.1621                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_13_/CK (fds2eqd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1621                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1621                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_27_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (802.14,653.89)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_27_/Q (fd1qd1_hd)     0.1506               0.9250    0.4137     1.1637 f    (795.92,653.74)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z[27] (net)     2   0.0084                       0.9250    0.0000     1.1637 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_27_/D (fds2eqd1_hd)   0.0000   0.1506   0.0000   0.9250   0.0000 *   1.1637 f (783.61,657.18)                   1.05
  data arrival time                                                                                                   1.1637                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_27_/CK (fds2eqd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1637                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1637                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_1_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (634.52,315.20)                    1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_1_/Q (fd4qd1_hd)   0.1307               0.9250    0.4139     1.1639 f    (644.56,315.54)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[1] (net)     2   0.0064                     0.9250    0.0000     1.1639 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_A[1] (float_multiplier_1)                     0.9250    0.0000     1.1639 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_A[1] (net)   0.0064                           0.9250    0.0000     1.1639 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_1_/D (fd1eqd1_hd)   0.0000   0.1307   0.0000   0.9250   0.0000 *   1.1639 f (642.74,304.51)                      1.05
  data arrival time                                                                                                   1.1639                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_1_/CK (fd1eqd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1639                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1639                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_10_/CK (fd2d1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (777.34,391.29)                      1.05
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_10_/Q (fd2d1_hd)     0.1390               0.9250    0.4146     1.1646 f    (768.72,390.94)                       1.05
  khu_sensor_top/ads1292_controller/n153 (net)     1    0.0069                                   0.9250    0.0000     1.1646 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_10_/D (fds2eqd1_hd)   0.0000   0.1390   0.0000   0.9250   0.0000 *   1.1646 f (764.70,397.98)                1.05
  data arrival time                                                                                                   1.1646                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_10_/CK (fds2eqd1_hd)                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1646                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1646                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_23_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (810.49,664.55)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_23_/Q (fd1qd1_hd)     0.1529               0.9250    0.4155     1.1655 f    (804.28,664.70)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z[23] (net)     2   0.0087                       0.9250    0.0000     1.1655 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_23_/D (fds2eqd1_hd)   0.0000   0.1529   0.0000   0.9250   0.0000 *   1.1655 f (802.53,661.26)                   1.05
  data arrival time                                                                                                   1.1655                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_23_/CK (fds2eqd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1655                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1655                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_14_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (655.20,329.60)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_14_/Q (fd4qd1_hd)   0.1336              0.9250    0.4159     1.1659 f    (665.24,329.93)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[14] (net)     2   0.0067                    0.9250    0.0000     1.1659 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_A[14] (float_multiplier_1)                    0.9250    0.0000     1.1659 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_A[14] (net)   0.0067                          0.9250    0.0000     1.1659 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_14_/D (fd1eqd1_hd)   0.0000   0.1336   0.0000   0.9250   0.0000 *   1.1659 f (667.38,329.93)                     1.05
  data arrival time                                                                                                   1.1659                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_14_/CK (fd1eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1659                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1659                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_19_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (317.14,466.68)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_19_/Q (fd1qd1_hd)      0.1538               0.9250    0.4162     1.1662 f    (323.36,466.54)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z[19] (net)     2   0.0088                        0.9250    0.0000     1.1662 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_19_/D (fds2eqd1_hd)   0.0000   0.1538   0.0000   0.9250   0.0001 *   1.1662 f (328.21,488.45)                    1.05
  data arrival time                                                                                                   1.1662                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_19_/CK (fds2eqd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1662                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1662                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_17_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (433.83,441.70)                      1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_17_/Q (fds2eqd1_hd)     0.1515               0.9250    0.4167     1.1667 f    (432.92,441.67)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[17] (net)     1   0.0085                         0.9250    0.0000     1.1667 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_17_/D (fds2eqd1_hd)   0.0000   0.1515   0.0000   0.9250   0.0000 *   1.1667 f (435.58,459.65)                     1.05
  data arrival time                                                                                                   1.1667                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_17_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1667                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1667                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_11_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (379.18,448.55)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_11_/Q (fd1qd1_hd)      0.1545               0.9250    0.4167     1.1667 f    (385.40,448.70)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z[11] (net)     2   0.0089                        0.9250    0.0000     1.1667 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_11_/D (fds2eqd1_hd)   0.0000   0.1545   0.0000   0.9250   0.0001 *   1.1668 f (385.39,495.65)                    1.05
  data arrival time                                                                                                   1.1668                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_11_/CK (fds2eqd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1668                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1668                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_16_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (651.68,343.99)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_16_/Q (fd4qd1_hd)   0.1355              0.9250    0.4172     1.1672 f    (661.72,344.33)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[16] (net)     2   0.0069                    0.9250    0.0000     1.1672 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_A[16] (float_multiplier_1)                    0.9250    0.0000     1.1672 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_A[16] (net)   0.0069                          0.9250    0.0000     1.1672 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_16_/D (fd1eqd1_hd)   0.0000   0.1355   0.0000   0.9250   0.0000 *   1.1672 f (663.86,340.51)                     1.05
  data arrival time                                                                                                   1.1672                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_16_/CK (fd1eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1672                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1672                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_31_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (561.04,725.59)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_31_/Q (fd4qd1_hd)   0.1377              0.9250    0.4187     1.1687 f    (571.08,725.93)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[31] (net)     2   0.0071                    0.9250    0.0000     1.1687 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/i_A[31] (float_multiplier_2)                    0.9250    0.0000     1.1687 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/i_A[31] (net)   0.0071                          0.9250    0.0000     1.1687 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_31_/D (fd1eqd1_hd)   0.0000   0.1377   0.0000   0.9250   0.0000 *   1.1688 f (570.14,729.30)                     1.05
  data arrival time                                                                                                   1.1688                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_31_/CK (fd1eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1688                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1688                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_add_1_A_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_add_1_A_reg_4_/CK (fd4qd2_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (626.15,538.79)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_add_1_A_reg_4_/Q (fd4qd2_hd)    0.1757               0.9250    0.4174     1.1674 f    (635.76,538.73)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_add_1_A[4] (net)     2   0.0227                      0.9250    0.0000     1.1674 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/i_A[4] (float_adder_2)                           0.9250    0.0000     1.1674 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/add_1/i_A[4] (net)   0.0227                            0.9250    0.0000     1.1674 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_4_/D (fd1eqd1_hd)   0.0000   0.1757   0.0000   0.9250   0.0021 *   1.1695 f (636.14,747.53)                       1.05
  data arrival time                                                                                                   1.1695                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_4_/CK (fd1eqd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1695                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1695                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_B_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_B_reg_30_/CK (fd4qd2_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (646.25,596.40)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_B_reg_30_/Q (fd4qd2_hd)   0.1756              0.9250    0.4173     1.1673 f    (636.64,596.33)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_B[30] (net)     2   0.0227                    0.9250    0.0000     1.1673 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/i_B[30] (float_multiplier_3)                    0.9250    0.0000     1.1673 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/i_B[30] (net)   0.0227                          0.9250    0.0000     1.1673 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_30_/D (fd1eqd1_hd)   0.0000   0.1756   0.0000   0.9250   0.0023 *   1.1696 f (561.46,434.11)                     1.05
  data arrival time                                                                                                   1.1696                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_30_/CK (fd1eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1696                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1696                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_6_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (415.35,427.30)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_6_/Q (fds2eqd1_hd)      0.1561               0.9250    0.4198     1.1698 f    (414.44,427.27)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[6] (net)     1   0.0090                          0.9250    0.0000     1.1698 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_6_/D (fds2eqd1_hd)   0.0000   0.1561   0.0000   0.9250   0.0000 *   1.1698 f (414.45,433.98)                      1.05
  data arrival time                                                                                                   1.1698                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_6_/CK (fds2eqd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1698                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1698                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_8_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (200.24,847.99)                      1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_8_/Q (fd4qd1_hd)     0.1407               0.9250    0.4209     1.1709 f    (210.28,848.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[8] (net)     2   0.0075                       0.9250    0.0000     1.1709 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[8] (float_multiplier_5)                       0.9250    0.0000     1.1709 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[8] (net)   0.0075                             0.9250    0.0000     1.1709 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_8_/D (fd1eqd1_hd)   0.0000   0.1407   0.0000   0.9250   0.0001 *   1.1709 f  (209.78,877.14)                       1.05
  data arrival time                                                                                                   1.1709                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_8_/CK (fd1eqd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1709                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1709                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_25_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (809.17,657.35)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_25_/Q (fd1qd1_hd)     0.1606               0.9250    0.4213     1.1713 f    (802.96,657.50)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z[25] (net)     2   0.0095                       0.9250    0.0000     1.1713 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_25_/D (fds2eqd1_hd)   0.0000   0.1606   0.0000   0.9250   0.0000 *   1.1713 f (787.14,649.98)                   1.05
  data arrival time                                                                                                   1.1713                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_25_/CK (fds2eqd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1713                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1713                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A_reg_20_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (611.92,351.20)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A_reg_20_/Q (fd4qd1_hd)   0.1411              0.9250    0.4211     1.1711 f    (601.88,351.54)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A[20] (net)     2   0.0075                    0.9250    0.0000     1.1711 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/i_A[20] (float_multiplier_3)                    0.9250    0.0000     1.1711 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/i_A[20] (net)   0.0075                          0.9250    0.0000     1.1711 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_20_/D (fd1eqd1_hd)   0.0000   0.1411   0.0000   0.9250   0.0005 *   1.1716 f (533.74,337.14)                     1.05
  data arrival time                                                                                                   1.1716                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_20_/CK (fd1eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1716                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1716                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_29_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (809.61,642.96)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_29_/Q (fd1qd1_hd)     0.1612               0.9250    0.4218     1.1718 f    (803.40,643.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z[29] (net)     2   0.0096                       0.9250    0.0000     1.1718 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_29_/D (fds2eqd1_hd)   0.0000   0.1612   0.0000   0.9250   0.0000 *   1.1718 f (786.70,646.85)                   1.05
  data arrival time                                                                                                   1.1718                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_29_/CK (fds2eqd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1718                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1718                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_18_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (335.18,470.15)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_18_/Q (fd1qd1_hd)      0.1624               0.9250    0.4226     1.1726 f    (341.40,470.30)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z[18] (net)     2   0.0097                        0.9250    0.0000     1.1726 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_18_/D (fds2eqd1_hd)   0.0000   0.1624   0.0000   0.9250   0.0001 *   1.1727 f (343.17,495.65)                    1.05
  data arrival time                                                                                                   1.1727                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_18_/CK (fds2eqd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1727                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1727                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_22_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (404.79,427.30)                      1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_22_/Q (fds2eqd1_hd)     0.1603               0.9250    0.4227     1.1727 f    (403.88,427.27)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[22] (net)     1   0.0094                         0.9250    0.0000     1.1727 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_22_/D (fds2eqd1_hd)   0.0000   0.1603   0.0000   0.9250   0.0000 *   1.1727 f (402.58,430.86)                     1.05
  data arrival time                                                                                                   1.1727                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_22_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1727                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1727                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_15_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (436.90,423.14)                      1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_15_/Q (fds2eqd1_hd)     0.1611               0.9250    0.4233     1.1733 f    (436.00,423.17)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[15] (net)     1   0.0095                         0.9250    0.0000     1.1733 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_15_/D (fds2eqd1_hd)   0.0000   0.1611   0.0000   0.9250   0.0000 *   1.1733 f (426.33,433.98)                     1.05
  data arrival time                                                                                                   1.1733                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_15_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1733                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1733                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_30_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (803.78,632.28)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_30_/Q (fd1qd1_hd)     0.1635               0.9250    0.4235     1.1735 f    (810.00,632.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z[30] (net)     2   0.0099                       0.9250    0.0000     1.1735 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_30_/D (fds2eqd1_hd)   0.0000   0.1635   0.0000   0.9250   0.0001 *   1.1736 f (794.17,639.66)                   1.05
  data arrival time                                                                                                   1.1736                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_30_/CK (fds2eqd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1736                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1736                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_16_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (348.05,470.15)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_16_/Q (fd1qd1_hd)      0.1636               0.9250    0.4236     1.1736 f    (341.84,470.30)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z[16] (net)     2   0.0099                        0.9250    0.0000     1.1736 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_16_/D (fds2eqd1_hd)   0.0000   0.1636   0.0000   0.9250   0.0000 *   1.1737 f (341.42,491.58)                    1.05
  data arrival time                                                                                                   1.1737                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_16_/CK (fds2eqd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1737                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1737                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_30_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (405.67,401.54)                      1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_30_/Q (fds2eqd1_hd)     0.1626               0.9250    0.4243     1.1743 f    (404.76,401.57)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[30] (net)     1   0.0097                         0.9250    0.0000     1.1743 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_30_/D (fds2eqd1_hd)   0.0000   0.1626   0.0000   0.9250   0.0000 *   1.1743 f (401.70,405.18)                     1.05
  data arrival time                                                                                                   1.1743                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_30_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1743                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1743                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_6_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250    0.0000 #   0.7500 r    (948.66,858.96)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_6_/Q (fd1qd1_hd)          0.1648               0.9250    0.4245     1.1745 f    (942.44,859.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/z[6] (net)     2   0.0100                            0.9250    0.0000     1.1745 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_6_/D (fds2eqd1_hd)   0.0000   0.1648   0.0000   0.9250   0.0001 *   1.1745 f  (939.82,834.05)                       1.05
  data arrival time                                                                                                   1.1745                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_6_/CK (fds2eqd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1745                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1745                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_14_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (371.82,462.95)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_14_/Q (fd1qd1_hd)      0.1648               0.9250    0.4245     1.1745 f    (365.60,463.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z[14] (net)     2   0.0100                        0.9250    0.0000     1.1745 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_14_/D (fds2eqd1_hd)   0.0000   0.1648   0.0000   0.9250   0.0001 *   1.1746 f (363.83,491.58)                    1.05
  data arrival time                                                                                                   1.1746                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_14_/CK (fds2eqd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1746                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1746                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_29_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r   (721.51,934.68)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_29_/Q (fd1qd1_hd)        0.1653               0.9250    0.4248     1.1748 f    (727.72,934.54)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/z[29] (net)     2   0.0101                          0.9250    0.0000     1.1748 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_29_/D (fds2eqd1_hd)   0.0000   0.1653   0.0000   0.9250   0.0000 *   1.1748 f (740.47,930.78)                      1.05
  data arrival time                                                                                                   1.1748                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_29_/CK (fds2eqd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1748                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1748                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_17_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (344.42,462.95)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_17_/Q (fd1qd1_hd)      0.1655               0.9250    0.4249     1.1749 f    (350.64,463.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z[17] (net)     2   0.0101                        0.9250    0.0000     1.1749 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_17_/D (fds2eqd1_hd)   0.0000   0.1655   0.0000   0.9250   0.0001 *   1.1750 f (355.46,481.26)                    1.05
  data arrival time                                                                                                   1.1750                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_17_/CK (fds2eqd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1750                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1750                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_22_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (490.04,794.45)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_22_/Q (fd4qd1_hd)   0.1474              0.9250    0.4256     1.1756 f    (480.00,794.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[22] (net)     2   0.0082                    0.9250    0.0000     1.1756 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/i_A[22] (float_multiplier_2)                    0.9250    0.0000     1.1756 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/i_A[22] (net)   0.0082                          0.9250    0.0000     1.1756 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_22_/D (fd1eqd1_hd)   0.0000   0.1474   0.0000   0.9250   0.0001 *   1.1756 f (488.30,805.14)                     1.05
  data arrival time                                                                                                   1.1756                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_22_/CK (fd1eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1756                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1756                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_12_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (374.35,455.76)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_12_/Q (fd1qd1_hd)      0.1665               0.9250    0.4256     1.1756 f    (380.56,455.90)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z[12] (net)     2   0.0102                        0.9250    0.0000     1.1756 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_12_/D (fds2eqd1_hd)   0.0000   0.1665   0.0000   0.9250   0.0001 *   1.1757 f (376.58,488.45)                    1.05
  data arrival time                                                                                                   1.1757                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_12_/CK (fds2eqd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1757                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1757                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_28_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (224.41,736.55)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_28_/Q (fd1qd1_hd)      0.1668               0.9250    0.4258     1.1758 f    (218.20,736.70)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[28] (net)     2   0.0102                        0.9250    0.0000     1.1758 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_28_/D (fds2eqd1_hd)   0.0000   0.1668   0.0000   0.9250   0.0001 *   1.1759 f (221.74,690.05)                    1.05
  data arrival time                                                                                                   1.1759                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_28_/CK (fds2eqd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1759                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1759                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_27_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (187.92,732.79)                     1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_27_/Q (fd4qd1_hd)    0.1481               0.9250    0.4260     1.1760 f    (197.96,733.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[27] (net)     2   0.0082                      0.9250    0.0000     1.1760 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[27] (float_multiplier_5)                      0.9250    0.0000     1.1760 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[27] (net)   0.0082                            0.9250    0.0000     1.1760 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_27_/D (fd1eqd1_hd)   0.0000   0.1481   0.0000   0.9250   0.0000 *   1.1761 f (199.22,733.14)                       1.05
  data arrival time                                                                                                   1.1761                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_27_/CK (fd1eqd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1761                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1761                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_25_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (666.04,412.85)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_25_/Q (fd4qd1_hd)   0.1492              0.9250    0.4268     1.1768 f    (656.00,412.51)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[25] (net)     2   0.0084                    0.9250    0.0000     1.1768 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_A[25] (float_multiplier_1)                    0.9250    0.0000     1.1768 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_A[25] (net)   0.0084                          0.9250    0.0000     1.1768 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_25_/D (fd1eqd1_hd)   0.0000   0.1492   0.0000   0.9250   0.0000 *   1.1768 f (659.90,416.33)                     1.05
  data arrival time                                                                                                   1.1768                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_25_/CK (fd1eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1768                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1768                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_24_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (789.38,714.96)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_24_/Q (fd1qd1_hd)     0.1684               0.9250    0.4268     1.1768 f    (783.16,715.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z[24] (net)     2   0.0104                       0.9250    0.0000     1.1768 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_24_/D (fds2eqd1_hd)   0.0000   0.1684   0.0000   0.9250   0.0001 *   1.1769 f (766.02,704.46)                   1.05
  data arrival time                                                                                                   1.1769                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_24_/CK (fds2eqd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1769                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1769                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_31_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r   (695.98,923.76)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_31_/Q (fd1qd1_hd)        0.1684               0.9250    0.4268     1.1768 f    (702.20,923.90)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/z[31] (net)     2   0.0104                          0.9250    0.0000     1.1768 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_31_/D (fds2eqd1_hd)   0.0000   0.1684   0.0000   0.9250   0.0002 *   1.1770 f (743.54,920.46)                      1.05
  data arrival time                                                                                                   1.1770                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_31_/CK (fds2eqd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1770                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1770                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_29_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (668.40,387.20)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_29_/Q (fd4qd1_hd)   0.1495              0.9250    0.4270     1.1770 f    (678.44,387.54)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[29] (net)     2   0.0084                    0.9250    0.0000     1.1770 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_A[29] (float_multiplier_1)                    0.9250    0.0000     1.1770 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_A[29] (net)   0.0084                          0.9250    0.0000     1.1770 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_29_/D (fd1eqd1_hd)   0.0000   0.1495   0.0000   0.9250   0.0000 *   1.1771 f (679.26,383.70)                     1.05
  data arrival time                                                                                                   1.1771                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_29_/CK (fd1eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1771                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1771                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_27_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (769.58,729.35)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_27_/Q (fd1qd1_hd)     0.1689               0.9250    0.4271     1.1771 f    (763.36,729.50)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z[27] (net)     2   0.0105                       0.9250    0.0000     1.1771 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_27_/D (fds2eqd1_hd)   0.0000   0.1689   0.0000   0.9250   0.0000 *   1.1772 f (762.05,721.98)                   1.05
  data arrival time                                                                                                   1.1772                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_27_/CK (fds2eqd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1772                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1772                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/b_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_31_/CK (fd1eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r  (675.91,920.02)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_31_/Q (fd1eqd1_hd)       0.1946               0.9250    0.4274     1.1774 f    (675.36,920.26)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/b[31] (net)     1   0.0146                          0.9250    0.0000     1.1774 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/b_s_reg/D (fd1eqd1_hd)   0.0000   0.1946   0.0000   0.9250    0.0001 *   1.1775 f    (672.66,941.93)                       1.05
  data arrival time                                                                                                   1.1775                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/b_s_reg/CK (fd1eqd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1775                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1775                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_28_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r   (721.07,927.48)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_28_/Q (fd1qd1_hd)        0.1695               0.9250    0.4275     1.1775 f    (727.28,927.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/z[28] (net)     2   0.0106                          0.9250    0.0000     1.1775 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_28_/D (fds2eqd1_hd)   0.0000   0.1695   0.0000   0.9250   0.0000 *   1.1775 f (729.03,927.66)                      1.05
  data arrival time                                                                                                   1.1775                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_28_/CK (fds2eqd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1775                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1775                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_9_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r  (404.82,434.15)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_9_/Q (fd1qd1_hd)       0.1694               0.9250    0.4275     1.1775 f    (398.60,434.30)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z[9] (net)     2   0.0106                         0.9250    0.0000     1.1775 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_9_/D (fds2eqd1_hd)   0.0000   0.1694   0.0000   0.9250   0.0002 *   1.1777 f (397.70,491.58)                     1.05
  data arrival time                                                                                                   1.1777                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_9_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1777                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1777                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_3_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250    0.0000 #   0.7500 r    (873.74,887.76)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_3_/Q (fd1qd1_hd)          0.1698               0.9250    0.4277     1.1777 f    (879.96,887.90)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/z[3] (net)     2   0.0106                            0.9250    0.0000     1.1777 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_3_/D (fds2eqd1_hd)   0.0000   0.1698   0.0000   0.9250   0.0000 *   1.1778 f  (881.73,873.18)                       1.05
  data arrival time                                                                                                   1.1778                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_3_/CK (fds2eqd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1778                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1778                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_19_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (422.83,444.73)                      1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_19_/Q (fds2eqd1_hd)     0.1683               0.9250    0.4281     1.1781 f    (421.92,444.77)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[19] (net)     1   0.0103                         0.9250    0.0000     1.1781 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_19_/D (fds2eqd1_hd)   0.0000   0.1683   0.0000   0.9250   0.0000 *   1.1781 f (417.98,452.45)                     1.05
  data arrival time                                                                                                   1.1781                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_19_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1781                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1781                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_26_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (653.00,405.64)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_26_/Q (fd4qd1_hd)   0.1514              0.9250    0.4284     1.1784 f    (663.04,405.30)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[26] (net)     2   0.0086                    0.9250    0.0000     1.1784 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_A[26] (float_multiplier_1)                    0.9250    0.0000     1.1784 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_A[26] (net)   0.0086                          0.9250    0.0000     1.1784 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_26_/D (fd1eqd1_hd)   0.0000   0.1514   0.0000   0.9250   0.0000 *   1.1784 f (664.30,405.30)                     1.05
  data arrival time                                                                                                   1.1784                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_26_/CK (fd1eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1784                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1784                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_25_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (187.92,780.04)                     1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_25_/Q (fd4qd1_hd)    0.1516               0.9250    0.4285     1.1785 f    (197.96,779.71)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[25] (net)     2   0.0086                      0.9250    0.0000     1.1785 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[25] (float_multiplier_5)                      0.9250    0.0000     1.1785 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[25] (net)   0.0086                            0.9250    0.0000     1.1785 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_25_/D (fd1eqd1_hd)   0.0000   0.1516   0.0000   0.9250   0.0000 *   1.1785 f (191.30,786.91)                       1.05
  data arrival time                                                                                                   1.1785                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_25_/CK (fd1eqd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1785                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1785                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_17_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (188.36,883.99)                     1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_17_/Q (fd4qd1_hd)    0.1519               0.9250    0.4287     1.1787 f    (198.40,884.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[17] (net)     2   0.0087                      0.9250    0.0000     1.1787 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[17] (float_multiplier_5)                      0.9250    0.0000     1.1787 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[17] (net)   0.0087                            0.9250    0.0000     1.1787 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_17_/D (fd1eqd1_hd)   0.0000   0.1519   0.0000   0.9250   0.0000 *   1.1787 f (200.10,887.71)                       1.05
  data arrival time                                                                                                   1.1787                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_17_/CK (fd1eqd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1787                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1787                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/a_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_9_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r  (549.00,722.45)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_9_/Q (fd4qd1_hd)       0.1521               0.9250    0.4288     1.1788 f    (538.96,722.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[9] (net)     2   0.0087                         0.9250    0.0000     1.1788 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/i_A[9] (float_multiplier_0)                         0.9250    0.0000     1.1788 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_hpf/mult/i_A[9] (net)   0.0087                               0.9250    0.0000     1.1788 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/a_reg_9_/D (fd1eqd1_hd)   0.0000   0.1521   0.0000   0.9250   0.0001 *   1.1789 f    (535.38,704.34)                       1.05
  data arrival time                                                                                                   1.1789                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/a_reg_9_/CK (fd1eqd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1789                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1789                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_29_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (224.30,747.48)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_29_/Q (fd1qd1_hd)      0.1713               0.9250    0.4287     1.1787 f    (230.52,747.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[29] (net)     2   0.0108                        0.9250    0.0000     1.1787 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_29_/D (fds2eqd1_hd)   0.0000   0.1713   0.0000   0.9250   0.0002 *   1.1789 f (230.54,678.78)                    1.05
  data arrival time                                                                                                   1.1789                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_29_/CK (fds2eqd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1789                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1789                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_21_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (402.58,423.14)                      1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_21_/Q (fds2eqd1_hd)     0.1699               0.9250    0.4291     1.1791 f    (401.68,423.17)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[21] (net)     1   0.0105                         0.9250    0.0000     1.1791 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_21_/D (fds2eqd1_hd)   0.0000   0.1699   0.0000   0.9250   0.0000 *   1.1792 f (391.14,430.86)                     1.05
  data arrival time                                                                                                   1.1792                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_21_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1792                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1792                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_28_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (806.53,650.16)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_28_/Q (fd1qd1_hd)     0.1721               0.9250    0.4292     1.1792 f    (800.32,650.30)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z[28] (net)     2   0.0109                       0.9250    0.0000     1.1792 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_28_/D (fds2eqd1_hd)   0.0000   0.1721   0.0000   0.9250   0.0001 *   1.1793 f (781.85,661.26)                   1.05
  data arrival time                                                                                                   1.1793                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_28_/CK (fds2eqd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1793                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1793                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_15_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (200.24,855.20)                     1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_15_/Q (fd4qd1_hd)    0.1530               0.9250    0.4295     1.1795 f    (210.28,855.53)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[15] (net)     2   0.0088                      0.9250    0.0000     1.1795 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[15] (float_multiplier_5)                      0.9250    0.0000     1.1795 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[15] (net)   0.0088                            0.9250    0.0000     1.1795 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_15_/D (fd1eqd1_hd)   0.0000   0.1530   0.0000   0.9250   0.0000 *   1.1795 f (213.74,855.53)                       1.05
  data arrival time                                                                                                   1.1795                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_15_/CK (fd1eqd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1795                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1795                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/z_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_15_/CK (fd3qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r  (891.05,700.77)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_15_/Q (fd3qd1_hd)       0.1633               0.9250    0.4295     1.1795 f    (898.82,701.16)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/z[15] (net)     2   0.0098                         0.9250    0.0000     1.1795 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_15_/D (fds2eqd1_hd)   0.0000   0.1633   0.0000   0.9250   0.0000 *   1.1795 f (899.74,678.78)                     1.05
  data arrival time                                                                                                   1.1795                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_15_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1795                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1795                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_13_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (643.76,329.60)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_13_/Q (fd4qd1_hd)   0.1539              0.9250    0.4301     1.1801 f    (653.80,329.93)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[13] (net)     2   0.0089                    0.9250    0.0000     1.1801 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_A[13] (float_multiplier_1)                    0.9250    0.0000     1.1801 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_A[13] (net)   0.0089                          0.9250    0.0000     1.1801 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_13_/D (fd1eqd1_hd)   0.0000   0.1539   0.0000   0.9250   0.0001 *   1.1802 f (665.18,322.73)                     1.05
  data arrival time                                                                                                   1.1802                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_13_/CK (fd1eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1802                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1802                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_24_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (500.76,787.24)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_24_/Q (fd4qd1_hd)   0.1544              0.9250    0.4305     1.1805 f    (510.80,786.91)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[24] (net)     2   0.0089                    0.9250    0.0000     1.1805 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/i_A[24] (float_multiplier_2)                    0.9250    0.0000     1.1805 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/i_A[24] (net)   0.0089                          0.9250    0.0000     1.1805 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_24_/D (fd1eqd1_hd)   0.0000   0.1544   0.0000   0.9250   0.0000 *   1.1805 f (510.74,794.10)                     1.05
  data arrival time                                                                                                   1.1805                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_24_/CK (fd1eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1805                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1805                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_18_/CK (fd2d1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (768.10,387.15)                      1.05
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_18_/Q (fd2d1_hd)     0.1617               0.9250    0.4305     1.1805 f    (759.48,387.50)                       1.05
  khu_sensor_top/ads1292_controller/n152 (net)     1    0.0093                                   0.9250    0.0000     1.1805 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_18_/D (fds2eqd1_hd)   0.0000   0.1617   0.0000   0.9250   0.0001 *   1.1807 f (715.41,387.65)                1.05
  data arrival time                                                                                                   1.1807                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_18_/CK (fds2eqd1_hd)                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1807                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1807                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/z_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/z_reg_17_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r    (358.51,661.09)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/z_reg_17_/Q (fd1qd1_hd)         0.1750               0.9250    0.4311     1.1811 f    (364.72,660.94)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/z[17] (net)     2   0.0112                           0.9250    0.0000     1.1811 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_17_/D (fds2eqd1_hd)   0.0000   0.1750   0.0000   0.9250   0.0000 *   1.1811 f (366.49,646.85)                       1.05
  data arrival time                                                                                                   1.1811                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_17_/CK (fds2eqd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1811                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1811                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_25_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r   (727.22,952.55)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_25_/Q (fd1qd1_hd)        0.1754               0.9250    0.4314     1.1814 f    (733.44,952.70)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/z[25] (net)     2   0.0113                          0.9250    0.0000     1.1814 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_25_/D (fds2eqd1_hd)   0.0000   0.1754   0.0000   0.9250   0.0000 *   1.1814 f (735.18,956.46)                      1.05
  data arrival time                                                                                                   1.1814                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_25_/CK (fds2eqd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1814                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1814                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_17_/CK (fd2d1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (748.30,391.29)                      1.05
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_17_/Q (fd2d1_hd)     0.1630               0.9250    0.4315     1.1815 f    (739.68,390.94)                       1.05
  khu_sensor_top/ads1292_controller/n154 (net)     1    0.0094                                   0.9250    0.0000     1.1815 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_17_/D (fds2eqd1_hd)   0.0000   0.1630   0.0000   0.9250   0.0000 *   1.1815 f (726.41,390.79)                1.05
  data arrival time                                                                                                   1.1815                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_17_/CK (fds2eqd1_hd)                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1815                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1815                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_8_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (798.61,545.89)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_8_/Q (fd1qd1_hd)      0.1758               0.9250    0.4316     1.1816 f    (792.40,545.74)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z[8] (net)     2   0.0113                        0.9250    0.0000     1.1816 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_8_/D (fds2eqd1_hd)   0.0000   0.1758   0.0000   0.9250   0.0001 *   1.1817 f (772.17,553.26)                    1.05
  data arrival time                                                                                                   1.1817                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_8_/CK (fds2eqd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1817                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1817                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/z_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_26_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r  (968.34,686.16)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/z_reg_26_/Q (fd1qd1_hd)       0.1761               0.9250    0.4318     1.1818 f    (974.56,686.30)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/z[26] (net)     2   0.0114                         0.9250    0.0000     1.1818 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_26_/D (fds2eqd1_hd)   0.0000   0.1761   0.0000   0.9250   0.0000 *   1.1818 f (972.82,671.59)                     1.05
  data arrival time                                                                                                   1.1818                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_reg_26_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1818                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1818                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_8_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (428.55,401.54)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_8_/Q (fds2eqd1_hd)      0.1742               0.9250    0.4319     1.1819 f    (427.64,401.57)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[8] (net)     1   0.0109                          0.9250    0.0000     1.1819 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_8_/D (fds2eqd1_hd)   0.0000   0.1742   0.0000   0.9250   0.0000 *   1.1819 f (424.58,405.18)                      1.05
  data arrival time                                                                                                   1.1819                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_8_/CK (fds2eqd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1819                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1819                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/z_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/z_reg_16_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (837.34,459.48)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/z_reg_16_/Q (fd1qd1_hd)    0.1764               0.9250    0.4320     1.1820 f    (831.12,459.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/z[16] (net)     2   0.0114                      0.9250    0.0000     1.1820 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_16_/D (fds2eqd1_hd)   0.0000   0.1764   0.0000   0.9250   0.0003 *   1.1823 f (766.90,477.18)                  1.05
  data arrival time                                                                                                   1.1823                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_reg_16_/CK (fds2eqd1_hd)                              0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1823                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1823                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_4_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (187.92,844.84)                      1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_4_/Q (fd4qd1_hd)     0.1579               0.9250    0.4329     1.1829 f    (197.96,844.51)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[4] (net)     2   0.0093                       0.9250    0.0000     1.1829 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[4] (float_multiplier_5)                       0.9250    0.0000     1.1829 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[4] (net)   0.0093                             0.9250    0.0000     1.1829 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_4_/D (fd1eqd1_hd)   0.0000   0.1579   0.0000   0.9250   0.0000 *   1.1829 f  (199.22,844.51)                       1.05
  data arrival time                                                                                                   1.1829                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_4_/CK (fd1eqd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1829                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1829                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_22_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (680.12,369.64)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_22_/Q (fd4qd1_hd)   0.1579              0.9250    0.4329     1.1829 f    (670.08,369.30)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[22] (net)     2   0.0093                    0.9250    0.0000     1.1829 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_A[22] (float_multiplier_1)                    0.9250    0.0000     1.1829 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_A[22] (net)   0.0093                          0.9250    0.0000     1.1829 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_22_/D (fd1eqd1_hd)   0.0000   0.1579   0.0000   0.9250   0.0000 *   1.1830 f (676.62,365.93)                     1.05
  data arrival time                                                                                                   1.1830                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_22_/CK (fd1eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1830                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1830                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_20_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (445.27,448.90)                      1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_20_/Q (fds2eqd1_hd)     0.1762               0.9250    0.4332     1.1832 f    (444.36,448.87)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[20] (net)     1   0.0112                         0.9250    0.0000     1.1832 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_20_/D (fds2eqd1_hd)   0.0000   0.1762   0.0000   0.9250   0.0000 *   1.1832 f (438.65,455.58)                     1.05
  data arrival time                                                                                                   1.1832                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_20_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1832                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1832                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_6_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (449.56,790.40)                    1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_6_/Q (fd4qd1_hd)   0.1585               0.9250    0.4333     1.1833 f    (439.52,790.73)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[6] (net)     2   0.0093                     0.9250    0.0000     1.1833 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/i_A[6] (float_multiplier_2)                     0.9250    0.0000     1.1833 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/i_A[6] (net)   0.0093                           0.9250    0.0000     1.1833 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_6_/D (fd1eqd1_hd)   0.0000   0.1585   0.0000   0.9250   0.0000 *   1.1833 f (440.78,797.93)                      1.05
  data arrival time                                                                                                   1.1833                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_6_/CK (fd1eqd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1833                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1833                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_31_/CK (fd1eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (595.83,708.02)                    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_31_/Q (fd1eqd1_hd)   0.2042               0.9250    0.4334     1.1834 f    (595.28,707.78)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/b[31] (net)     1   0.0158                      0.9250    0.0000     1.1834 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_s_reg/D (fd1eqd1_hd)   0.0000   0.2042   0.0000   0.9250   0.0001 *   1.1835 f (589.06,729.30)                       1.05
  data arrival time                                                                                                   1.1835                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_s_reg/CK (fd1eqd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1835                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1835                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_29_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r (190.56,826.40)                     1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_29_/Q (fd4qd1_hd)    0.1588               0.9250    0.4336     1.1836 f    (200.60,826.73)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[29] (net)     2   0.0094                      0.9250    0.0000     1.1836 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[29] (float_multiplier_5)                      0.9250    0.0000     1.1836 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[29] (net)   0.0094                            0.9250    0.0000     1.1836 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_29_/D (fd1eqd1_hd)   0.0000   0.1588   0.0000   0.9250   0.0000 *   1.1836 f (195.70,822.91)                       1.05
  data arrival time                                                                                                   1.1836                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_29_/CK (fd1eqd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1836                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1836                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_13_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000 #   0.7500 r   (662.98,830.16)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_13_/Q (fd1qd1_hd)        0.1772               0.9250    0.4325     1.1825 f    (669.20,830.30)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/z[13] (net)     2   0.0115                          0.9250    0.0000     1.1825 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_13_/D (fds2eqd1_hd)   0.0000   0.1772   0.0000   0.9250   0.0011 *   1.1836 f (806.03,829.98)                      1.05
  data arrival time                                                                                                   1.1836                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_13_/CK (fds2eqd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1836                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1836                                            


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r   (975.79,268.77)        i              1.05
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/Q (fd3qd1_hd)      0.1341               0.9250    0.4095     1.1595 f    (968.02,269.17)                       1.05
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R (net)     1   0.0067                        0.9250    0.0000     1.1595 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/D (fd3qd1_hd)   0.0000   0.1341   0.0000   0.9250   0.0000 *   1.1595 f    (973.31,257.33)                       1.05
  data arrival time                                                                                                   1.1595                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (fd3qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0616     1.0516                                            
  data required time                                                                                                  1.0516                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0516                                            
  data arrival time                                                                                                  -1.1595                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1079                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_2_/CK (fd4qd1_hd)   0.0000    0.8000    0.0000     0.9250    0.0000     0.7500 r    (865.96,358.39)        i              1.05
  khu_sensor_top/sensor_core/r_ads_lstate_reg_2_/Q (fd4qd1_hd)              0.0911               0.9250    0.3837     1.1337 f    (876.00,358.73)                       1.05
  khu_sensor_top/sensor_core/r_ads_lstate[2] (net)     1   0.0025                                0.9250    0.0000     1.1337 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/U345/A (ivd1_hd)                     0.0000    0.0911    0.0000     0.9250    0.0000 *   1.1337 f    (876.88,358.43)                       1.05
  khu_sensor_top/sensor_core/U345/Y (ivd1_hd)                               0.1919               0.9250    0.1097     1.2435 r    (877.32,358.57)                       1.05
  khu_sensor_top/sensor_core/n7 (net)           2       0.0089                                   0.9250    0.0000     1.2435 r    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U476/B (nd2d1_hd)                    0.0000    0.1919    0.0000     0.9250    0.0000 *   1.2435 r    (879.97,358.43)                       1.05
  khu_sensor_top/sensor_core/U476/Y (nd2d1_hd)                              0.1001               0.9250    0.0901     1.3336 f    (880.55,358.20)                       1.05
  khu_sensor_top/sensor_core/n376 (net)         1       0.0040                                   0.9250    0.0000     1.3336 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_lstate_reg_2_/D (fd4qd1_hd)    0.0000    0.1001    0.0000     0.9250    0.0000 *   1.3336 f    (867.56,358.33)                       1.05
  data arrival time                                                                                                   1.3336                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_2_/CK (fd4qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0750     1.0650                                            
  data required time                                                                                                  1.0650                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0650                                            
  data arrival time                                                                                                  -1.3336                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2686                                            


  Startpoint: khu_sensor_top/uart_controller/r_lstate_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_lstate_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_lstate_reg_1_/CK (fd4qd1_hd)   0.0000    0.8000    0.0000     0.9250    0.0000     0.7500 r    (977.72,286.39)        i              1.05
  khu_sensor_top/uart_controller/r_lstate_reg_1_/Q (fd4qd1_hd)              0.1483               0.9250    0.4262     1.1762 f    (987.76,286.73)                       1.05
  khu_sensor_top/uart_controller/r_lstate[1] (net)     2   0.0083                                0.9250    0.0000     1.1762 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U3/AN (nd2bd1_hd)                0.0000    0.1483    0.0000     0.9250    0.0000 *   1.1763 f    (990.32,289.14)                       1.05
  khu_sensor_top/uart_controller/U3/Y (nd2bd1_hd)                           0.0986               0.9250    0.1642     1.3404 f    (988.93,290.48)                       1.05
  khu_sensor_top/uart_controller/n80 (net)      1       0.0034                                   0.9250    0.0000     1.3404 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_lstate_reg_1_/D (fd4qd1_hd)    0.0000    0.0986    0.0000     0.9250    0.0000 *   1.3404 f    (979.32,286.33)                       1.05
  data arrival time                                                                                                   1.3404                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_lstate_reg_1_/CK (fd4qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0754     1.0654                                            
  data required time                                                                                                  1.0654                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0654                                            
  data arrival time                                                                                                  -1.3404                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2751                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_53_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_53_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_53_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000    0.9250    0.0000     0.7500 r    (997.52,372.80)        i              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_53_/Q (fd4qd1_hd)           0.1584               0.9250    0.4333     1.1833 f    (1007.56,373.14)                      1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[53] (net)     2   0.0093                             0.9250    0.0000     1.1833 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U4/AN (nd2bd1_hd)                    0.0000    0.1584    0.0000     0.9250    0.0000 *   1.1833 f    (1002.80,375.54)                      1.05
  khu_sensor_top/sensor_core/U4/Y (nd2bd1_hd)                               0.0983               0.9250    0.1667     1.3500 f    (1004.19,376.88)                      1.05
  khu_sensor_top/sensor_core/n374 (net)         1       0.0034                                   0.9250    0.0000     1.3500 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_53_/D (fd4qd1_hd)   0.0000   0.0983   0.0000     0.9250    0.0000 *   1.3500 f    (999.12,372.73)                       1.05
  data arrival time                                                                                                   1.3500                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_53_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0754     1.0654                                            
  data required time                                                                                                  1.0654                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0654                                            
  data arrival time                                                                                                  -1.3500                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2845                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/CK (fd3qd1_hd)   0.0000    0.8000    0.0000     0.9250    0.0000     0.7500 r    (876.09,362.36)        i              1.05
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/Q (fd3qd1_hd)              0.1421               0.9250    0.4149     1.1649 f    (883.86,362.77)                       1.05
  khu_sensor_top/sensor_core/r_ads_lstate[0] (net)     2   0.0076                                0.9250    0.0000     1.1649 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U8/A (ad2d1_hd)                      0.0000    0.1421    0.0000     0.9250    0.0000 *   1.1649 f    (883.03,358.79)                       1.05
  khu_sensor_top/sensor_core/U8/Y (ad2d1_hd)                                0.0871               0.9250    0.1879     1.3528 f    (881.48,358.56)                       1.05
  khu_sensor_top/sensor_core/n378 (net)         1       0.0028                                   0.9250    0.0000     1.3528 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/D (fd3qd1_hd)    0.0000    0.0871    0.0000     0.9250    0.0000 *   1.3529 f    (877.69,362.71)                       1.05
  data arrival time                                                                                                   1.3529                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/CK (fd3qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0737     1.0637                                            
  data required time                                                                                                  1.0637                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0637                                            
  data arrival time                                                                                                  -1.3529                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2891                                            


  Startpoint: khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial_reg/CK (fd3qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r   (999.73,232.76)        i              1.05
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial_reg/Q (fd3qd1_hd)      0.1460               0.9250    0.4176     1.1676 f    (1007.50,233.16)                      1.05
  khu_sensor_top/uart_controller/uart_tx/n82 (net)     2   0.0080                                0.9250    0.0000     1.1676 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/U27/C (oa21d1_hd)        0.0000    0.1460    0.0000     0.9250    0.0000 *   1.1677 f    (1006.22,236.27)                      1.05
  khu_sensor_top/uart_controller/uart_tx/U27/Y (oa21d1_hd)                  0.1692               0.9250    0.0947     1.2624 r    (1005.94,236.07)                      1.05
  khu_sensor_top/uart_controller/uart_tx/n26 (net)     1   0.0031                                0.9250    0.0000     1.2624 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/U26/C (oa21d1_hd)        0.0000    0.1692    0.0000     0.9250    0.0000 *   1.2624 r    (1000.05,236.27)                      1.05
  khu_sensor_top/uart_controller/uart_tx/U26/Y (oa21d1_hd)                  0.0806               0.9250    0.0958     1.3582 f    (999.78,236.07)                       1.05
  khu_sensor_top/uart_controller/uart_tx/n58 (net)     1   0.0034                                0.9250    0.0000     1.3582 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial_reg/D (fd3qd1_hd)   0.0000   0.0806   0.0000   0.9250   0.0000 *   1.3582 f  (1001.33,233.11)                      1.05
  data arrival time                                                                                                   1.3582                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial_reg/CK (fd3qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0754     1.0654                                            
  data required time                                                                                                  1.0654                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0654                                            
  data arrival time                                                                                                  -1.3582                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2928                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/CK (fd3qd1_hd)   0.0000    0.8000    0.0000     0.9250    0.0000     0.7500 r    (890.87,355.17)        i              1.05
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/Q (fd3qd1_hd)              0.1347               0.9250    0.4098     1.1598 f    (883.10,355.57)                       1.05
  khu_sensor_top/sensor_core/r_ads_lstate[1] (net)     2   0.0068                                0.9250    0.0000     1.1598 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U7/A (ad2d1_hd)                      0.0000    0.1347    0.0000     0.9250    0.0000 *   1.1599 f    (886.57,358.79)                       1.05
  khu_sensor_top/sensor_core/U7/Y (ad2d1_hd)                                0.1007               0.9250    0.1964     1.3562 f    (888.12,358.56)                       1.05
  khu_sensor_top/sensor_core/n377 (net)         1       0.0044                                   0.9250    0.0000     1.3562 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/D (fd3qd1_hd)    0.0000    0.1007    0.0000     0.9250    0.0000 *   1.3563 f    (889.27,355.51)                       1.05
  data arrival time                                                                                                   1.3563                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/CK (fd3qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0702     1.0602                                            
  data required time                                                                                                  1.0602                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0602                                            
  data arrival time                                                                                                  -1.3563                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2961                                            


  Startpoint: khu_sensor_top/uart_controller/r_data_counter_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_data_counter_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_1_/CK (fd2d1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000     0.7500 r    (998.41,283.29)        i              1.05
  khu_sensor_top/uart_controller/r_data_counter_reg_1_/QN (fd2d1_hd)        0.1424               0.9250    0.5185     1.2685 r    (1007.99,283.18)                      1.05
  khu_sensor_top/uart_controller/n252 (net)     1       0.0050                                   0.9250    0.0000     1.2685 r    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U14/A (oa22d1_hd)                0.0000    0.1424    0.0000     0.9250    0.0000 *   1.2685 r    (1003.16,286.67)                      1.05
  khu_sensor_top/uart_controller/U14/Y (oa22d1_hd)                          0.1180               0.9250    0.0945     1.3630 f    (1002.93,286.84)                      1.05
  khu_sensor_top/uart_controller/n91 (net)      1       0.0037                                   0.9250    0.0000     1.3630 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_data_counter_reg_1_/D (fd2d1_hd)   0.0000   0.1180   0.0000   0.9250    0.0000 *   1.3630 f    (1000.01,283.21)                      1.05
  data arrival time                                                                                                   1.3630                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_1_/CK (fd2d1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0752     1.0652                                            
  data required time                                                                                                  1.0652                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0652                                            
  data arrival time                                                                                                  -1.3630                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2978                                            


  Startpoint: khu_sensor_top/sensor_core/r_uart_data_rx_reg_12_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_data_rx_reg_12_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_12_/CK (fd2d1_hd)   0.0000   0.8000   0.0000     0.9250    0.0000     0.7500 r    (959.26,326.48)        i              1.05
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_12_/Q (fd2d1_hd)            0.1243               0.9250    0.4042     1.1542 f    (967.88,326.14)                       1.05
  khu_sensor_top/sensor_core/r_uart_data_rx[12] (net)     2   0.0054                             0.9250    0.0000     1.1542 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U493/A (scg2d2_hd)                   0.0000    0.1243    0.0000     0.9250    0.0000 *   1.1543 f    (970.61,326.01)                       1.05
  khu_sensor_top/sensor_core/U493/Y (scg2d2_hd)                             0.0910               0.9250    0.2159     1.3702 f    (969.28,326.39)                       1.05
  khu_sensor_top/sensor_core/n623 (net)         1       0.0037                                   0.9250    0.0000     1.3702 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_12_/D (fd2d1_hd)   0.0000   0.0910    0.0000     0.9250    0.0000 *   1.3702 f    (960.85,326.42)                       1.05
  data arrival time                                                                                                   1.3702                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_12_/CK (fd2d1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0820     1.0720                                            
  data required time                                                                                                  1.0720                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0720                                            
  data arrival time                                                                                                  -1.3702                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2983                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_read_reg_done_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_read_reg_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_read_reg_done_reg/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250    0.0000     0.7500 r    (940.32,437.60)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_read_reg_done_reg/Q (fd4qd1_hd)          0.1638               0.9250    0.4370     1.1870 f    (950.36,437.93)                       1.05
  khu_sensor_top/sensor_core/r_mpr_read_reg_done (net)     2   0.0099                            0.9250    0.0000     1.1870 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U151/A (oa22d1_hd)                   0.0000    0.1638    0.0000     0.9250    0.0002 *   1.1872 f    (946.40,405.37)                       1.05
  khu_sensor_top/sensor_core/U151/Y (oa22d1_hd)                             0.2387               0.9250    0.1213     1.3085 r    (946.63,405.20)                       1.05
  khu_sensor_top/sensor_core/n473 (net)         1       0.0027                                   0.9250    0.0000     1.3085 r    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_read_reg_reg/D (fd2d1_hd)      0.0000    0.2387    0.0000     0.9250    0.0000 *   1.3085 r    (946.33,408.83)                       1.05
  data arrival time                                                                                                   1.3085                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_read_reg_reg/CK (fd2d1_hd)                                              0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3085                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3085                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_chip_set_done_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_chip_set_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_chip_set_done_reg/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250    0.0000     0.7500 r    (965.24,427.24)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_chip_set_done_reg/Q (fd4qd1_hd)          0.1638               0.9250    0.4370     1.1870 f    (955.20,426.90)                       1.05
  khu_sensor_top/sensor_core/r_mpr_chip_set_done (net)     3   0.0099                            0.9250    0.0000     1.1870 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U178/A (oa22d1_hd)                   0.0000    0.1638    0.0000     0.9250    0.0003 *   1.1874 f    (944.20,383.77)                       1.05
  khu_sensor_top/sensor_core/U178/Y (oa22d1_hd)                             0.2521               0.9250    0.1233     1.3106 r    (943.97,383.60)                       1.05
  khu_sensor_top/sensor_core/n483 (net)         1       0.0029                                   0.9250    0.0000     1.3106 r    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_chip_set_reg/D (fd4qd1_hd)     0.0000    0.2521    0.0000     0.9250    0.0000 *   1.3107 r    (942.36,391.31)                       1.05
  data arrival time                                                                                                   1.3107                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_chip_set_reg/CK (fd4qd1_hd)                                             0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3107                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3107                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_1_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000     0.9250    0.0000     0.7500 r    (859.36,415.99)        i              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_1_/Q (fd4qd1_hd)            0.1435               0.9250    0.4228     1.1728 f    (869.40,416.33)                       1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[1] (net)     2   0.0078                              0.9250    0.0000     1.1728 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX[1] (sensor_core)                                     0.9250    0.0000     1.1728 f    (netlink)                             
  khu_sensor_top/w_uart_data_tx[1] (net)                0.0078                                   0.9250    0.0000     1.1728 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/i_UART_DATA_TX[1] (uart_controller)                             0.9250    0.0000     1.1728 f    (netlink)                             
  khu_sensor_top/uart_controller/i_UART_DATA_TX[1] (net)   0.0078                                0.9250    0.0000     1.1728 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U43/A (scg2d2_hd)                0.0000    0.1435    0.0000     0.9250    0.0001 *   1.1729 f    (879.09,416.43)                       1.05
  khu_sensor_top/uart_controller/U43/Y (scg2d2_hd)                          0.0848               0.9250    0.2143     1.3872 f    (877.76,416.05)                       1.05
  khu_sensor_top/uart_controller/n164 (net)     1       0.0026                                   0.9250    0.0000     1.3872 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_1_/D (fd4qd1_hd)   0.0000   0.0848   0.0000   0.9250   0.0000 *   1.3872 f (875.92,420.11)                    1.05
  data arrival time                                                                                                   1.3872                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_1_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0788     1.0688                                            
  data required time                                                                                                  1.0688                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0688                                            
  data arrival time                                                                                                  -1.3872                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3185                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250    0.0000     0.7500 r    (958.20,358.39)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg/Q (fd4qd1_hd)          0.1233               0.9250    0.4087     1.1587 f    (948.16,358.73)                       1.05
  khu_sensor_top/sensor_core/r_mpr_read_reg_mode (net)     2   0.0056                            0.9250    0.0000     1.1587 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U454/A (ivd1_hd)                     0.0000    0.1233    0.0000     0.9250    0.0000 *   1.1587 f    (953.44,362.41)                       1.05
  khu_sensor_top/sensor_core/U454/Y (ivd1_hd)                               0.1552               0.9250    0.1000     1.2587 r    (953.88,362.27)                       1.05
  khu_sensor_top/sensor_core/n166 (net)         2       0.0064                                   0.9250    0.0000     1.2587 r    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U278/D1 (mx2id1_hd)                  0.0000    0.1552    0.0000     0.9250    0.0000 *   1.2588 r    (959.65,358.32)                       1.05
  khu_sensor_top/sensor_core/U278/YN (mx2id1_hd)                            0.1360               0.9250    0.1225     1.3812 f    (959.57,358.48)                       1.05
  khu_sensor_top/sensor_core/n545 (net)         1       0.0060                                   0.9250    0.0000     1.3812 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg/D (fd4qd1_hd)   0.0000   0.1360   0.0000    0.9250    0.0000 *   1.3812 f    (956.60,358.33)                       1.05
  data arrival time                                                                                                   1.3812                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg/CK (fd4qd1_hd)                                        0.0000     0.9900 r                                          
  library hold time                                                                                        0.0662     1.0562                                            
  data required time                                                                                                  1.0562                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0562                                            
  data arrival time                                                                                                  -1.3812                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3251                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_3_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_3_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000     0.9250    0.0000     0.7500 r    (857.60,420.05)        i              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_3_/Q (fd4qd1_hd)            0.1515               0.9250    0.4284     1.1784 f    (867.64,419.70)                       1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[3] (net)     2   0.0086                              0.9250    0.0000     1.1784 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX[3] (sensor_core)                                     0.9250    0.0000     1.1784 f    (netlink)                             
  khu_sensor_top/w_uart_data_tx[3] (net)                0.0086                                   0.9250    0.0000     1.1784 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/i_UART_DATA_TX[3] (uart_controller)                             0.9250    0.0000     1.1784 f    (netlink)                             
  khu_sensor_top/uart_controller/i_UART_DATA_TX[3] (net)   0.0086                                0.9250    0.0000     1.1784 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U45/A (scg2d2_hd)                0.0000    0.1515    0.0000     0.9250    0.0000 *   1.1785 f    (870.73,423.63)                       1.05
  khu_sensor_top/uart_controller/U45/Y (scg2d2_hd)                          0.0850               0.9250    0.2163     1.3948 f    (869.40,423.25)                       1.05
  khu_sensor_top/uart_controller/n162 (net)     1       0.0026                                   0.9250    0.0000     1.3948 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_3_/D (fd4qd1_hd)   0.0000   0.0850   0.0000   0.9250   0.0000 *   1.3948 f (862.28,427.31)                    1.05
  data arrival time                                                                                                   1.3948                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_3_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0787     1.0687                                            
  data required time                                                                                                  1.0687                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0687                                            
  data arrival time                                                                                                  -1.3948                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3261                                            


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Bit_Index_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Bit_Index_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_rx/r_Bit_Index_reg_1_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (943.40,243.20)       i              1.05
  khu_sensor_top/uart_controller/uart_rx/r_Bit_Index_reg_1_/Q (fd4qd1_hd)   0.1612               0.9250    0.4352     1.1852 f    (953.44,243.54)                       1.05
  khu_sensor_top/uart_controller/uart_rx/r_Bit_Index[1] (net)     3   0.0096                     0.9250    0.0000     1.1852 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_rx/U28/A (ao22d1_hd)        0.0000    0.1612    0.0000     0.9250    0.0001 *   1.1853 f    (946.77,247.26)                       1.05
  khu_sensor_top/uart_controller/uart_rx/U28/Y (ao22d1_hd)                  0.2452               0.9250    0.1435     1.3288 r    (947.03,247.30)                       1.05
  khu_sensor_top/uart_controller/uart_rx/n57 (net)     1   0.0040                                0.9250    0.0000     1.3288 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_rx/r_Bit_Index_reg_1_/D (fd4qd1_hd)   0.0000   0.2452   0.0000   0.9250   0.0000 *   1.3288 r (945.00,243.13)                     1.05
  data arrival time                                                                                                   1.3288                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_rx/r_Bit_Index_reg_1_/CK (fd4qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3288                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3288                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_5_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_5_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_5_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000     0.9250    0.0000     0.7500 r    (862.88,408.80)        i              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_5_/Q (fd4qd1_hd)            0.1589               0.9250    0.4336     1.1836 f    (872.92,409.14)                       1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[5] (net)     2   0.0094                              0.9250    0.0000     1.1836 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX[5] (sensor_core)                                     0.9250    0.0000     1.1836 f    (netlink)                             
  khu_sensor_top/w_uart_data_tx[5] (net)                0.0094                                   0.9250    0.0000     1.1836 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/i_UART_DATA_TX[5] (uart_controller)                             0.9250    0.0000     1.1836 f    (netlink)                             
  khu_sensor_top/uart_controller/i_UART_DATA_TX[5] (net)   0.0094                                0.9250    0.0000     1.1836 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U56/A (scg2d2_hd)                0.0000    0.1589    0.0000     0.9250    0.0000 *   1.1837 f    (876.43,412.41)                       1.05
  khu_sensor_top/uart_controller/U56/Y (scg2d2_hd)                          0.0828               0.9250    0.2159     1.3995 f    (877.77,412.79)                       1.05
  khu_sensor_top/uart_controller/n160 (net)     1       0.0023                                   0.9250    0.0000     1.3995 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_5_/D (fd4qd1_hd)   0.0000   0.0828   0.0000   0.9250   0.0000 *   1.3996 f (878.12,405.71)                    1.05
  data arrival time                                                                                                   1.3996                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_5_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0792     1.0692                                            
  data required time                                                                                                  1.0692                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0692                                            
  data arrival time                                                                                                  -1.3996                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3303                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg_3_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_3_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000     0.9250    0.0000     0.7500 r    (937.68,355.24)        i              1.05
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_3_/Q (fd4qd1_hd)            0.1802               0.9250    0.4473     1.1973 f    (947.72,354.90)                       1.05
  khu_sensor_top/sensor_core/r_ads_reg_addr[3] (net)     2   0.0117                              0.9250    0.0000     1.1973 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U37/A (scg14d1_hd)                   0.0000    0.1802    0.0000     0.9250    0.0000 *   1.1973 f    (945.40,359.58)                       1.05
  khu_sensor_top/sensor_core/U37/Y (scg14d1_hd)                             0.1010               0.9250    0.1980     1.3953 f    (944.46,358.14)                       1.05
  khu_sensor_top/sensor_core/n409 (net)         1       0.0027                                   0.9250    0.0000     1.3953 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_3_/D (fd4qd1_hd)   0.0000   0.1010    0.0000     0.9250    0.0000 *   1.3953 f    (939.28,355.31)                       1.05
  data arrival time                                                                                                   1.3953                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_3_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0748     1.0648                                            
  data required time                                                                                                  1.0648                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0648                                            
  data arrival time                                                                                                  -1.3953                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3306                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_10_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_18_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_10_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (965.84,427.24)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_10_/Q (fd4qd1_hd)   0.1218             0.9250    0.4076     1.1576 f    (975.88,426.90)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[10] (net)     2   0.0055                   0.9250    0.0000     1.1576 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U94/E (scg5d1_hd)                0.0000    0.1218    0.0000     0.9250    0.0000 *   1.1577 f    (978.91,423.09)                       1.05
  khu_sensor_top/uart_controller/U94/Y (scg5d1_hd)                          0.1310               0.9250    0.2312     1.3888 f    (982.99,423.53)                       1.05
  khu_sensor_top/uart_controller/n147 (net)     1       0.0027                                   0.9250    0.0000     1.3888 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_18_/D (fd4qd1_hd)   0.0000   0.1310   0.0000   0.9250   0.0000 *   1.3888 f (980.64,420.11)                   1.05
  data arrival time                                                                                                   1.3888                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_18_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0674     1.0574                                            
  data required time                                                                                                  1.0574                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0574                                            
  data arrival time                                                                                                  -1.3888                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3315                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_33_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_41_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_33_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (930.20,405.64)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_33_/Q (fd4qd1_hd)   0.1189             0.9250    0.4056     1.1556 f    (940.24,405.30)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[33] (net)     2   0.0052                   0.9250    0.0000     1.1556 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U71/E (scg5d1_hd)                0.0000    0.1189    0.0000     0.9250    0.0003 *   1.1559 f    (991.23,394.29)                       1.05
  khu_sensor_top/uart_controller/U71/Y (scg5d1_hd)                          0.1345               0.9250    0.2323     1.3882 f    (995.31,394.73)                       1.05
  khu_sensor_top/uart_controller/n124 (net)     1       0.0029                                   0.9250    0.0000     1.3882 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_41_/D (fd4qd1_hd)   0.0000   0.1345   0.0000   0.9250   0.0000 *   1.3882 f (999.12,394.33)                   1.05
  data arrival time                                                                                                   1.3882                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_41_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0665     1.0565                                            
  data required time                                                                                                  1.0565                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0565                                            
  data arrival time                                                                                                  -1.3882                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3317                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_6_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_30_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_6_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (936.36,502.39)        i              1.05
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_6_/Q (fd4qd1_hd)        0.1411               0.9250    0.4211     1.1711 f    (946.40,502.73)                       1.05
  khu_sensor_top/sensor_core/r_ads_ch2_data_out[6] (net)     2   0.0075                          0.9250    0.0000     1.1711 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U325/A (scg2d2_hd)                   0.0000    0.1411    0.0000     0.9250    0.0000 *   1.1712 f    (942.45,495.63)                       1.05
  khu_sensor_top/sensor_core/U325/Y (scg2d2_hd)                             0.0994               0.9250    0.2271     1.3983 f    (941.11,495.25)                       1.05
  khu_sensor_top/sensor_core/n513 (net)         1       0.0053                                   0.9250    0.0000     1.3983 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_30_/D (fd4qd1_hd)   0.0000   0.0994   0.0000     0.9250    0.0000 *   1.3983 f    (939.72,484.91)                       1.05
  data arrival time                                                                                                   1.3983                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_30_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0752     1.0652                                            
  data required time                                                                                                  1.0652                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0652                                            
  data arrival time                                                                                                  -1.3983                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3331                                            


  Startpoint: khu_sensor_top/sensor_core/r_uart_clk_counter_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_clk_counter_reg_3_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_3_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (992.24,340.85)        i              1.05
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_3_/Q (fd4qd1_hd)        0.1505               0.9250    0.4277     1.1777 f    (1002.28,340.51)                      1.05
  khu_sensor_top/sensor_core/r_uart_clk_counter[3] (net)     2   0.0085                          0.9250    0.0000     1.1777 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U510/C (ao21d1_hd)                   0.0000    0.1505    0.0000     0.9250    0.0000 *   1.1777 f    (1003.60,343.80)                      1.05
  khu_sensor_top/sensor_core/U510/Y (ao21d1_hd)                             0.2120               0.9250    0.1379     1.3157 r    (1003.92,344.08)                      1.05
  khu_sensor_top/sensor_core/n313 (net)         1       0.0045                                   0.9250    0.0000     1.3157 r    [0.00,0.00]                           
  khu_sensor_top/sensor_core/U509/C (ao21d1_hd)                   0.0000    0.2120    0.0000     0.9250    0.0000 *   1.3157 r    (1000.08,343.80)                      1.05
  khu_sensor_top/sensor_core/U509/Y (ao21d1_hd)                             0.1016               0.9250    0.0835     1.3992 f    (999.76,344.08)                       1.05
  khu_sensor_top/sensor_core/n639 (net)         1       0.0030                                   0.9250    0.0000     1.3992 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_3_/D (fd4qd1_hd)   0.0000   0.1016   0.0000   0.9250   0.0000 *   1.3992 f    (993.84,340.91)                       1.05
  data arrival time                                                                                                   1.3992                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_3_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0746     1.0646                                            
  data required time                                                                                                  1.0646                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0646                                            
  data arrival time                                                                                                  -1.3992                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3346                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000     0.7500 r    (1007.92,437.60)       i              1.05
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_/Q (fd4qd1_hd)         0.1706               0.9250    0.4413     1.1913 f    (997.88,437.93)                       1.05
  khu_sensor_top/sensor_core/r_mpr_clk_counter[1] (net)     3   0.0107                           0.9250    0.0000     1.1913 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U425/A (ao22d1_hd)                   0.0000    0.1706    0.0000     0.9250    0.0001 *   1.1914 f    (1004.55,444.77)                      1.05
  khu_sensor_top/sensor_core/U425/Y (ao22d1_hd)                             0.2389               0.9250    0.1436     1.3349 r    (1004.29,444.73)                      1.05
  khu_sensor_top/sensor_core/n610 (net)         1       0.0038                                   0.9250    0.0000     1.3349 r    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_/D (fd4qd1_hd)   0.0000   0.2389   0.0000   0.9250    0.0000 *   1.3349 r    (1006.32,437.53)                      1.05
  data arrival time                                                                                                   1.3349                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3349                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3349                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_10_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_10_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_10_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (965.84,427.24)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_10_/Q (fd4qd1_hd)   0.1218             0.9250    0.4076     1.1576 f    (975.88,426.90)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[10] (net)     2   0.0055                   0.9250    0.0000     1.1576 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U102/B (scg5d1_hd)               0.0000    0.1218    0.0000     0.9250    0.0000 *   1.1576 f    (976.28,423.09)                       1.05
  khu_sensor_top/uart_controller/U102/Y (scg5d1_hd)                         0.1397               0.9250    0.2345     1.3922 f    (973.17,423.53)                       1.05
  khu_sensor_top/uart_controller/n155 (net)     1       0.0031                                   0.9250    0.0000     1.3922 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_10_/D (fd4qd1_hd)   0.0000   0.1397   0.0000   0.9250   0.0000 *   1.3922 f (967.44,427.31)                   1.05
  data arrival time                                                                                                   1.3922                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_10_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0652     1.0552                                            
  data required time                                                                                                  1.0552                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0552                                            
  data arrival time                                                                                                  -1.3922                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3369                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_lstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_lstate_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_0_/CK (fd2d1_hd)    0.0000    0.8000    0.0000     0.9250    0.0000     0.7500 r    (952.66,459.15)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_0_/QN (fd2d1_hd)              0.1896               0.9250    0.5405     1.2905 r    (962.23,459.26)                       1.05
  khu_sensor_top/sensor_core/n886 (net)         2       0.0078                                   0.9250    0.0000     1.2905 r    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U369/B (ao22d1_hd)                   0.0000    0.1896    0.0000     0.9250    0.0000 *   1.2905 r    (964.47,459.13)                       1.05
  khu_sensor_top/sensor_core/U369/Y (ao22d1_hd)                             0.1384               0.9250    0.1069     1.3974 f    (965.13,459.14)                       1.05
  khu_sensor_top/sensor_core/n572 (net)         1       0.0054                                   0.9250    0.0000     1.3974 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_0_/D (fd2d1_hd)     0.0000    0.1384    0.0000     0.9250    0.0000 *   1.3974 f    (954.25,459.23)                       1.05
  data arrival time                                                                                                   1.3974                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_0_/CK (fd2d1_hd)                                             0.0000     0.9900 r                                          
  library hold time                                                                                        0.0700     1.0600                                            
  data required time                                                                                                  1.0600                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0600                                            
  data arrival time                                                                                                  -1.3974                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3374                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_2_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000     0.9250    0.0000     0.7500 r    (964.52,362.45)        i              1.05
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_2_/Q (fd4qd1_hd)            0.1536               0.9250    0.4299     1.1799 f    (974.56,362.11)                       1.05
  khu_sensor_top/sensor_core/r_ads_reg_addr[2] (net)     2   0.0088                              0.9250    0.0000     1.1799 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U36/A (scg14d1_hd)                   0.0000    0.1536    0.0000     0.9250    0.0001 *   1.1800 f    (962.99,361.26)                       1.05
  khu_sensor_top/sensor_core/U36/Y (scg14d1_hd)                             0.1374               0.9250    0.2134     1.3933 f    (962.06,362.70)                       1.05
  khu_sensor_top/sensor_core/n408 (net)         1       0.0060                                   0.9250    0.0000     1.3933 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_2_/D (fd4qd1_hd)   0.0000   0.1374    0.0000     0.9250    0.0000 *   1.3934 f    (966.12,362.51)                       1.05
  data arrival time                                                                                                   1.3934                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_2_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0658     1.0558                                            
  data required time                                                                                                  1.0558                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0558                                            
  data arrival time                                                                                                  -1.3934                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3375                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_32_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_32_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_32_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (946.04,423.20)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_32_/Q (fd4qd1_hd)   0.1375             0.9250    0.4186     1.1686 f    (956.08,423.54)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[32] (net)     2   0.0071                   0.9250    0.0000     1.1686 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U80/B (scg5d1_hd)                0.0000    0.1375    0.0000     0.9250    0.0001 *   1.1687 f    (933.16,423.09)                       1.05
  khu_sensor_top/uart_controller/U80/Y (scg5d1_hd)                          0.1224               0.9250    0.2304     1.3991 f    (930.05,423.53)                       1.05
  khu_sensor_top/uart_controller/n133 (net)     1       0.0022                                   0.9250    0.0000     1.3991 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_32_/D (fd4qd1_hd)   0.0000   0.1224   0.0000   0.9250   0.0000 *   1.3992 f (947.64,423.13)                   1.05
  data arrival time                                                                                                   1.3992                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_32_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0695     1.0595                                            
  data required time                                                                                                  1.0595                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0595                                            
  data arrival time                                                                                                  -1.3992                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3397                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_9_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_1_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (898.80,466.39)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_1_/Q (fd4qd1_hd)        0.1682               0.9250    0.4398     1.1898 f    (888.76,466.73)                       1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status[1] (net)     2   0.0104                          0.9250    0.0000     1.1898 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U261/A (scg2d2_hd)                   0.0000    0.1682    0.0000     0.9250    0.0001 *   1.1899 f    (889.21,445.23)                       1.05
  khu_sensor_top/sensor_core/U261/Y (scg2d2_hd)                             0.0838               0.9250    0.2189     1.4088 f    (887.88,444.85)                       1.05
  khu_sensor_top/sensor_core/n534 (net)         1       0.0024                                   0.9250    0.0000     1.4088 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_9_/D (fd4qd1_hd)   0.0000   0.0838    0.0000     0.9250    0.0000 *   1.4089 f    (882.52,441.71)                       1.05
  data arrival time                                                                                                   1.4089                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_9_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0790     1.0690                                            
  data required time                                                                                                  1.0690                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0690                                            
  data arrival time                                                                                                  -1.4089                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3399                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (1007.92,499.24)       i              1.05
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_/Q (fd4qd1_hd)        0.1462               0.9250    0.4247     1.1747 f    (997.88,498.90)                       1.05
  khu_sensor_top/sensor_core/r_mpr_second_param[1] (net)     2   0.0081                          0.9250    0.0000     1.1747 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U81/B (scg14d1_hd)                   0.0000    0.1462    0.0000     0.9250    0.0000 *   1.1748 f    (998.27,495.16)                       1.05
  khu_sensor_top/sensor_core/U81/Y (scg14d1_hd)                             0.1334               0.9250    0.2228     1.3976 f    (996.82,494.94)                       1.05
  khu_sensor_top/sensor_core/n446 (net)         1       0.0054                                   0.9250    0.0000     1.3976 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_/D (fd4qd1_hd)   0.0000   0.1334   0.0000   0.9250   0.0000 *   1.3976 f    (1006.32,499.31)                      1.05
  data arrival time                                                                                                   1.3976                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0668     1.0568                                            
  data required time                                                                                                  1.0568                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0568                                            
  data arrival time                                                                                                  -1.3976                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3408                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_33_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_33_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_33_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (930.20,405.64)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_33_/Q (fd4qd1_hd)   0.1189             0.9250    0.4056     1.1556 f    (940.24,405.30)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[33] (net)     2   0.0052                   0.9250    0.0000     1.1556 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U79/B (scg5d1_hd)                0.0000    0.1189    0.0000     0.9250    0.0000 *   1.1557 f    (930.60,408.69)                       1.05
  khu_sensor_top/uart_controller/U79/Y (scg5d1_hd)                          0.1474               0.9250    0.2394     1.3950 f    (933.71,409.13)                       1.05
  khu_sensor_top/uart_controller/n132 (net)     1       0.0038                                   0.9250    0.0000     1.3950 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_33_/D (fd4qd1_hd)   0.0000   0.1474   0.0000   0.9250   0.0000 *   1.3950 f (931.80,405.71)                   1.05
  data arrival time                                                                                                   1.3950                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_33_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0634     1.0534                                            
  data required time                                                                                                  1.0534                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0534                                            
  data arrival time                                                                                                  -1.3950                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3417                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_10_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_18_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_10_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r    (943.84,451.99)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_10_/Q (fd4qd1_hd)       0.1561               0.9250    0.4316     1.1816 f    (953.88,452.33)                       1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status[10] (net)     2   0.0091                         0.9250    0.0000     1.1816 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U270/A (scg2d2_hd)                   0.0000    0.1561    0.0000     0.9250    0.0001 *   1.1817 f    (960.47,430.83)                       1.05
  khu_sensor_top/sensor_core/U270/Y (scg2d2_hd)                             0.0952               0.9250    0.2269     1.4086 f    (961.80,430.45)                       1.05
  khu_sensor_top/sensor_core/n525 (net)         1       0.0045                                   0.9250    0.0000     1.4086 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_18_/D (fd4qd1_hd)   0.0000   0.0952   0.0000     0.9250    0.0000 *   1.4086 f    (967.44,430.33)                       1.05
  data arrival time                                                                                                   1.4086                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_18_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0762     1.0662                                            
  data required time                                                                                                  1.0662                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0662                                            
  data arrival time                                                                                                  -1.4086                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3425                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_2_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r   (945.88,473.60)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_2_/Q (fd4qd1_hd)      0.1489               0.9250    0.4266     1.1766 f    (935.84,473.93)                       1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_0[2] (net)     2   0.0083                        0.9250    0.0000     1.1766 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U238/A (scg2d2_hd)                   0.0000    0.1489    0.0000     0.9250    0.0001 *   1.1767 f    (940.23,455.61)                       1.05
  khu_sensor_top/sensor_core/U238/Y (scg2d2_hd)                             0.1017               0.9250    0.2307     1.4074 f    (941.57,455.99)                       1.05
  khu_sensor_top/sensor_core/n582 (net)         1       0.0058                                   0.9250    0.0000     1.4074 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_2_/D (fd4qd1_hd)   0.0000   0.1017   0.0000   0.9250   0.0000 *   1.4074 f    (940.16,448.91)                       1.05
  data arrival time                                                                                                   1.4074                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_2_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0746     1.0646                                            
  data required time                                                                                                  1.0646                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0646                                            
  data arrival time                                                                                                  -1.4074                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3428                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (1007.92,499.24)       i              1.05
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_/Q (fd4qd1_hd)        0.1462               0.9250    0.4247     1.1747 f    (997.88,498.90)                       1.05
  khu_sensor_top/sensor_core/r_mpr_second_param[1] (net)     2   0.0081                          0.9250    0.0000     1.1747 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U411/B (scg2d2_hd)                   0.0000    0.1462    0.0000     0.9250    0.0000 *   1.1748 f    (995.63,506.33)                       1.05
  khu_sensor_top/sensor_core/U411/Y (scg2d2_hd)                             0.0901               0.9250    0.2377     1.4125 f    (993.47,506.39)                       1.05
  khu_sensor_top/sensor_core/n445 (net)         1       0.0036                                   0.9250    0.0000     1.4125 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_1_/D (fd4qd1_hd)   0.0000   0.0901   0.0000    0.9250    0.0000 *   1.4125 f    (1006.32,509.53)                      1.05
  data arrival time                                                                                                   1.4125                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_1_/CK (fd4qd1_hd)                                        0.0000     0.9900 r                                          
  library hold time                                                                                        0.0774     1.0674                                            
  data required time                                                                                                  1.0674                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0674                                            
  data arrival time                                                                                                  -1.4125                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3451                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_21_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_29_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_21_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (887.96,405.64)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_21_/Q (fd4qd1_hd)   0.1389             0.9250    0.4196     1.1696 f    (898.00,405.30)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[21] (net)     2   0.0073                   0.9250    0.0000     1.1696 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U83/E (scg5d1_hd)                0.0000    0.1389    0.0000     0.9250    0.0000 *   1.1696 f    (900.15,405.75)                       1.05
  khu_sensor_top/uart_controller/U83/Y (scg5d1_hd)                          0.1272               0.9250    0.2339     1.4035 f    (904.23,405.31)                       1.05
  khu_sensor_top/uart_controller/n136 (net)     1       0.0025                                   0.9250    0.0000     1.4035 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_29_/D (fd4qd1_hd)   0.0000   0.1272   0.0000   0.9250   0.0000 *   1.4035 f (893.08,401.53)                   1.05
  data arrival time                                                                                                   1.4035                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_29_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0683     1.0583                                            
  data required time                                                                                                  1.0583                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0583                                            
  data arrival time                                                                                                  -1.4035                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3452                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_11_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_3_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (875.20,470.45)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_3_/Q (fd4qd1_hd)        0.1605               0.9250    0.4347     1.1847 f    (885.24,470.11)                       1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status[3] (net)     2   0.0096                          0.9250    0.0000     1.1847 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U263/A (scg2d2_hd)                   0.0000    0.1605    0.0000     0.9250    0.0000 *   1.1847 f    (883.91,452.43)                       1.05
  khu_sensor_top/sensor_core/U263/Y (scg2d2_hd)                             0.0942               0.9250    0.2271     1.4118 f    (885.24,452.05)                       1.05
  khu_sensor_top/sensor_core/n532 (net)         1       0.0043                                   0.9250    0.0000     1.4118 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_11_/D (fd4qd1_hd)   0.0000   0.0942   0.0000     0.9250    0.0000 *   1.4119 f    (875.04,456.11)                       1.05
  data arrival time                                                                                                   1.4119                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_11_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0764     1.0664                                            
  data required time                                                                                                  1.0664                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0664                                            
  data arrival time                                                                                                  -1.4119                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3454                                            


  Startpoint: khu_sensor_top/uart_controller/uart_tx/r_Bit_Index_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/r_Bit_Index_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_tx/r_Bit_Index_reg_2_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (972.00,228.79)       i              1.05
  khu_sensor_top/uart_controller/uart_tx/r_Bit_Index_reg_2_/Q (fd4qd1_hd)   0.1738               0.9250    0.4433     1.1933 f    (982.04,229.13)                       1.05
  khu_sensor_top/uart_controller/uart_tx/N18 (net)     3   0.0110                                0.9250    0.0000     1.1933 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/U41/C (ao21d1_hd)        0.0000    0.1738    0.0000     0.9250    0.0001 *   1.1934 f    (988.65,233.04)                       1.05
  khu_sensor_top/uart_controller/uart_tx/U41/Y (ao21d1_hd)                  0.1948               0.9250    0.1345     1.3279 r    (988.96,232.76)                       1.05
  khu_sensor_top/uart_controller/uart_tx/n44 (net)     1   0.0037                                0.9250    0.0000     1.3279 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/U40/C (ao21d1_hd)        0.0000    0.1948    0.0000     0.9250    0.0000 *   1.3279 r    (983.36,228.60)                       1.05
  khu_sensor_top/uart_controller/uart_tx/U40/Y (ao21d1_hd)                  0.1002               0.9250    0.0827     1.4106 f    (983.68,228.88)                       1.05
  khu_sensor_top/uart_controller/uart_tx/n62 (net)     1   0.0033                                0.9250    0.0000     1.4106 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/r_Bit_Index_reg_2_/D (fd4qd1_hd)   0.0000   0.1002   0.0000   0.9250   0.0000 *   1.4107 f (973.60,228.73)                     1.05
  data arrival time                                                                                                   1.4107                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_tx/r_Bit_Index_reg_2_/CK (fd4qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0750     1.0650                                            
  data required time                                                                                                  1.0650                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0650                                            
  data arrival time                                                                                                  -1.4107                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3457                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_9_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_17_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_9_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (898.80,427.24)      i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_9_/Q (fd4qd1_hd)   0.1390              0.9250    0.4197     1.1697 f    (888.76,426.90)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[9] (net)     2   0.0073                    0.9250    0.0000     1.1697 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U95/E (scg5d1_hd)                0.0000    0.1390    0.0000     0.9250    0.0001 *   1.1698 f    (901.91,437.49)                       1.05
  khu_sensor_top/uart_controller/U95/Y (scg5d1_hd)                          0.1278               0.9250    0.2342     1.4040 f    (905.99,437.93)                       1.05
  khu_sensor_top/uart_controller/n148 (net)     1       0.0025                                   0.9250    0.0000     1.4040 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_17_/D (fd4qd1_hd)   0.0000   0.1278   0.0000   0.9250   0.0000 *   1.4040 f (901.88,434.51)                   1.05
  data arrival time                                                                                                   1.4040                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_17_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0682     1.0582                                            
  data required time                                                                                                  1.0582                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0582                                            
  data arrival time                                                                                                  -1.4040                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3458                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_4_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_4_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000     0.9250    0.0000     0.7500 r    (856.28,448.85)        i              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_4_/Q (fd4qd1_hd)            0.1463               0.9250    0.4248     1.1748 f    (866.32,448.51)                       1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[4] (net)     2   0.0081                              0.9250    0.0000     1.1748 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX[4] (sensor_core)                                     0.9250    0.0000     1.1748 f    (netlink)                             
  khu_sensor_top/w_uart_data_tx[4] (net)                0.0081                                   0.9250    0.0000     1.1748 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/i_UART_DATA_TX[4] (uart_controller)                             0.9250    0.0000     1.1748 f    (netlink)                             
  khu_sensor_top/uart_controller/i_UART_DATA_TX[4] (net)   0.0081                                0.9250    0.0000     1.1748 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U46/A (scg2d2_hd)                0.0000    0.1463    0.0000     0.9250    0.0001 *   1.1749 f    (869.41,434.01)                       1.05
  khu_sensor_top/uart_controller/U46/Y (scg2d2_hd)                          0.1069               0.9250    0.2345     1.4094 f    (868.08,434.39)                       1.05
  khu_sensor_top/uart_controller/n161 (net)     1       0.0068                                   0.9250    0.0000     1.4094 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_4_/D (fd4qd1_hd)   0.0000   0.1069   0.0000   0.9250   0.0000 *   1.4094 f (856.56,437.53)                    1.05
  data arrival time                                                                                                   1.4094                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_4_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0733     1.0633                                            
  data required time                                                                                                  1.0633                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0633                                            
  data arrival time                                                                                                  -1.4094                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3461                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_12_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_4_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (876.96,466.39)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_4_/Q (fd4qd1_hd)        0.1612               0.9250    0.4352     1.1852 f    (887.00,466.73)                       1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status[4] (net)     2   0.0096                          0.9250    0.0000     1.1852 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U264/A (scg2d2_hd)                   0.0000    0.1612    0.0000     0.9250    0.0001 *   1.1853 f    (872.05,448.41)                       1.05
  khu_sensor_top/sensor_core/U264/Y (scg2d2_hd)                             0.0945               0.9250    0.2275     1.4128 f    (870.72,448.79)                       1.05
  khu_sensor_top/sensor_core/n531 (net)         1       0.0044                                   0.9250    0.0000     1.4128 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_12_/D (fd4qd1_hd)   0.0000   0.0945   0.0000     0.9250    0.0000 *   1.4128 f    (862.72,451.93)                       1.05
  data arrival time                                                                                                   1.4128                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_12_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0764     1.0664                                            
  data required time                                                                                                  1.0664                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0664                                            
  data arrival time                                                                                                  -1.4128                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3465                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_chip_set_done_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_chip_set_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_chip_set_done_reg/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250    0.0000     0.7500 r    (965.24,427.24)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_chip_set_done_reg/Q (fd4qd1_hd)          0.1638               0.9250    0.4370     1.1870 f    (955.20,426.90)                       1.05
  khu_sensor_top/sensor_core/r_mpr_chip_set_done (net)     3   0.0099                            0.9250    0.0000     1.1870 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U638/A (ivd1_hd)                     0.0000    0.1638    0.0000     0.9250    0.0003 *   1.1873 f    (937.16,408.83)                       1.05
  khu_sensor_top/sensor_core/U638/Y (ivd1_hd)                               0.2020               0.9250    0.1289     1.3162 r    (936.72,408.97)                       1.05
  khu_sensor_top/sensor_core/n3 (net)           2       0.0088                                   0.9250    0.0000     1.3162 r    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U637/B (nr2d1_hd)                    0.0000    0.2020    0.0000     0.9250    0.0001 *   1.3163 r    (932.76,380.42)                       1.05
  khu_sensor_top/sensor_core/U637/Y (nr2d1_hd)                              0.1012               0.9250    0.0949     1.4112 f    (932.17,380.40)                       1.05
  khu_sensor_top/sensor_core/N262 (net)         1       0.0040                                   0.9250    0.0000     1.4112 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_chip_set_reg/D (fd4qd1_hd)         0.0000    0.1012    0.0000     0.9250    0.0000 *   1.4112 f    (928.28,376.91)                       1.05
  data arrival time                                                                                                   1.4112                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_chip_set_reg/CK (fd4qd1_hd)                                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0747     1.0647                                            
  data required time                                                                                                  1.0647                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0647                                            
  data arrival time                                                                                                  -1.4112                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3465                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_25_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_25_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_25_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (918.32,434.45)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_25_/Q (fd4qd1_hd)   0.1428             0.9250    0.4223     1.1723 f    (928.36,434.11)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[25] (net)     2   0.0077                   0.9250    0.0000     1.1723 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U87/B (scg5d1_hd)                0.0000    0.1428    0.0000     0.9250    0.0000 *   1.1723 f    (923.56,437.49)                       1.05
  khu_sensor_top/uart_controller/U87/Y (scg5d1_hd)                          0.1250               0.9250    0.2334     1.4057 f    (926.67,437.93)                       1.05
  khu_sensor_top/uart_controller/n140 (net)     1       0.0023                                   0.9250    0.0000     1.4057 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_25_/D (fd4qd1_hd)   0.0000   0.1250   0.0000   0.9250   0.0000 *   1.4058 f (919.92,434.51)                   1.05
  data arrival time                                                                                                   1.4058                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_25_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0689     1.0589                                            
  data required time                                                                                                  1.0589                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0589                                            
  data arrival time                                                                                                  -1.4058                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3469                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_32_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_40_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_32_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (946.04,423.20)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_32_/Q (fd4qd1_hd)   0.1375             0.9250    0.4186     1.1686 f    (956.08,423.54)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[32] (net)     2   0.0071                   0.9250    0.0000     1.1686 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U72/E (scg5d1_hd)                0.0000    0.1375    0.0000     0.9250    0.0001 *   1.1687 f    (971.87,420.15)                       1.05
  khu_sensor_top/uart_controller/U72/Y (scg5d1_hd)                          0.1311               0.9250    0.2356     1.4043 f    (975.95,419.71)                       1.05
  khu_sensor_top/uart_controller/n125 (net)     1       0.0027                                   0.9250    0.0000     1.4043 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_40_/D (fd4qd1_hd)   0.0000   0.1311   0.0000   0.9250   0.0000 *   1.4043 f (976.68,415.93)                   1.05
  data arrival time                                                                                                   1.4043                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_40_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0674     1.0574                                            
  data required time                                                                                                  1.0574                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0574                                            
  data arrival time                                                                                                  -1.4043                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3469                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_5_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_5_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_5_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000     0.9250    0.0000     0.7500 r    (962.76,391.24)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_5_/Q (fd4qd1_hd)            0.1901               0.9250    0.4535     1.2035 f    (972.80,390.90)                       1.05
  khu_sensor_top/sensor_core/r_mpr_reg_addr[5] (net)     2   0.0129                              0.9250    0.0000     1.2035 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U140/A (scg14d1_hd)                  0.0000    0.1901    0.0000     0.9250    0.0000 *   1.2035 f    (973.36,395.58)                       1.05
  khu_sensor_top/sensor_core/U140/Y (scg14d1_hd)                            0.1103               0.9250    0.2067     1.4102 f    (974.30,394.14)                       1.05
  khu_sensor_top/sensor_core/n467 (net)         1       0.0035                                   0.9250    0.0000     1.4102 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_5_/D (fd4qd1_hd)   0.0000   0.1103    0.0000     0.9250    0.0000 *   1.4102 f    (964.36,391.31)                       1.05
  data arrival time                                                                                                   1.4102                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_5_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0725     1.0625                                            
  data required time                                                                                                  1.0625                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0625                                            
  data arrival time                                                                                                  -1.4102                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3478                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_chip_set_done_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_chip_set_done_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_chip_set_done_reg/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250    0.0000     0.7500 r    (965.24,427.24)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_chip_set_done_reg/Q (fd4qd1_hd)          0.1638               0.9250    0.4370     1.1870 f    (955.20,426.90)                       1.05
  khu_sensor_top/sensor_core/r_mpr_chip_set_done (net)     3   0.0099                            0.9250    0.0000     1.1870 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U638/A (ivd1_hd)                     0.0000    0.1638    0.0000     0.9250    0.0003 *   1.1873 f    (937.16,408.83)                       1.05
  khu_sensor_top/sensor_core/U638/Y (ivd1_hd)                               0.2020               0.9250    0.1289     1.3162 r    (936.72,408.97)                       1.05
  khu_sensor_top/sensor_core/n3 (net)           2       0.0088                                   0.9250    0.0000     1.3162 r    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U3/C (oa21d1_hd)                     0.0000    0.2020    0.0000     0.9250    0.0003 *   1.3165 r    (970.18,445.08)                       1.05
  khu_sensor_top/sensor_core/U3/Y (oa21d1_hd)                               0.0940               0.9250    0.0977     1.4142 f    (970.46,444.87)                       1.05
  khu_sensor_top/sensor_core/n373 (net)         1       0.0027                                   0.9250    0.0000     1.4142 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_chip_set_done_reg/D (fd4qd1_hd)   0.0000   0.0940   0.0000    0.9250    0.0001 *   1.4143 f    (963.64,427.31)                       1.05
  data arrival time                                                                                                   1.4143                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_chip_set_done_reg/CK (fd4qd1_hd)                                        0.0000     0.9900 r                                          
  library hold time                                                                                        0.0765     1.0665                                            
  data required time                                                                                                  1.0665                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0665                                            
  data arrival time                                                                                                  -1.4143                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3478                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_8_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_16_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_8_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (912.16,427.24)      i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_8_/Q (fd4qd1_hd)   0.1344              0.9250    0.4165     1.1665 f    (922.20,426.90)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[8] (net)     2   0.0068                    0.9250    0.0000     1.1665 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U96/E (scg5d1_hd)                0.0000    0.1344    0.0000     0.9250    0.0000 *   1.1665 f    (930.07,434.55)                       1.05
  khu_sensor_top/uart_controller/U96/Y (scg5d1_hd)                          0.1369               0.9250    0.2379     1.4044 f    (934.15,434.11)                       1.05
  khu_sensor_top/uart_controller/n149 (net)     1       0.0031                                   0.9250    0.0000     1.4044 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_16_/D (fd4qd1_hd)   0.0000   0.1369   0.0000   0.9250   0.0000 *   1.4045 f (943.40,430.33)                   1.05
  data arrival time                                                                                                   1.4045                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_16_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0659     1.0559                                            
  data required time                                                                                                  1.0559                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0559                                            
  data arrival time                                                                                                  -1.4045                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3485                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_6_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_6_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (936.36,502.39)        i              1.05
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_6_/Q (fd4qd1_hd)        0.1411               0.9250    0.4211     1.1711 f    (946.40,502.73)                       1.05
  khu_sensor_top/sensor_core/r_ads_ch2_data_out[6] (net)     2   0.0075                          0.9250    0.0000     1.1711 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U557/B (scg2d2_hd)                   0.0000    0.1411    0.0000     0.9250    0.0000 *   1.1712 f    (947.33,502.51)                       1.05
  khu_sensor_top/sensor_core/U557/Y (scg2d2_hd)                             0.0980               0.9250    0.2439     1.4150 f    (949.48,502.45)                       1.05
  khu_sensor_top/sensor_core/n537 (net)         1       0.0051                                   0.9250    0.0000     1.4150 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_6_/D (fd4qd1_hd)   0.0000   0.0980   0.0000   0.9250   0.0000 *   1.4151 f    (937.96,502.33)                       1.05
  data arrival time                                                                                                   1.4151                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_6_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0755     1.0655                                            
  data required time                                                                                                  1.0655                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0655                                            
  data arrival time                                                                                                  -1.4151                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3496                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_11_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_19_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_11_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r    (885.76,456.05)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_11_/Q (fd4qd1_hd)       0.1823               0.9250    0.4486     1.1986 f    (895.80,455.70)                       1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status[11] (net)     2   0.0120                         0.9250    0.0000     1.1986 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U271/A (scg2d2_hd)                   0.0000    0.1823    0.0000     0.9250    0.0000 *   1.1986 f    (894.47,445.23)                       1.05
  khu_sensor_top/sensor_core/U271/Y (scg2d2_hd)                             0.0821               0.9250    0.2205     1.4191 f    (895.80,444.85)                       1.05
  khu_sensor_top/sensor_core/n524 (net)         1       0.0021                                   0.9250    0.0000     1.4191 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_19_/D (fd4qd1_hd)   0.0000   0.0821   0.0000     0.9250    0.0000 *   1.4191 f    (895.88,451.93)                       1.05
  data arrival time                                                                                                   1.4191                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_19_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0794     1.0694                                            
  data required time                                                                                                  1.0694                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0694                                            
  data arrival time                                                                                                  -1.4191                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3497                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_1_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_9_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_1_reg_1_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r   (923.44,466.39)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_1_reg_1_/Q (fd4qd1_hd)      0.1638               0.9250    0.4370     1.1870 f    (913.40,466.73)                       1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_1[1] (net)     2   0.0099                        0.9250    0.0000     1.1870 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U245/A (scg2d2_hd)                   0.0000    0.1638    0.0000     0.9250    0.0001 *   1.1871 f    (909.89,459.63)                       1.05
  khu_sensor_top/sensor_core/U245/Y (scg2d2_hd)                             0.0959               0.9250    0.2292     1.4163 f    (908.55,459.25)                       1.05
  khu_sensor_top/sensor_core/n575 (net)         1       0.0047                                   0.9250    0.0000     1.4163 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_9_/D (fd4qd1_hd)   0.0000   0.0959   0.0000   0.9250   0.0000 *   1.4163 f    (904.24,459.13)                       1.05
  data arrival time                                                                                                   1.4163                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_9_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0760     1.0660                                            
  data required time                                                                                                  1.0660                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0660                                            
  data arrival time                                                                                                  -1.4163                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3503                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_8_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_8_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_8_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (912.16,427.24)      i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_8_/Q (fd4qd1_hd)   0.1344              0.9250    0.4165     1.1665 f    (922.20,426.90)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[8] (net)     2   0.0068                    0.9250    0.0000     1.1665 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U104/B (scg5d1_hd)               0.0000    0.1344    0.0000     0.9250    0.0000 *   1.1665 f    (917.76,437.49)                       1.05
  khu_sensor_top/uart_controller/U104/Y (scg5d1_hd)                         0.1395               0.9250    0.2393     1.4058 f    (914.65,437.93)                       1.05
  khu_sensor_top/uart_controller/n157 (net)     1       0.0033                                   0.9250    0.0000     1.4058 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_8_/D (fd4qd1_hd)   0.0000   0.1395   0.0000   0.9250   0.0000 *   1.4058 f (913.76,427.31)                    1.05
  data arrival time                                                                                                   1.4058                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_8_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0653     1.0553                                            
  data required time                                                                                                  1.0553                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0553                                            
  data arrival time                                                                                                  -1.4058                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3505                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_8_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_0_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (927.40,470.45)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_0_/Q (fd4qd1_hd)        0.1778               0.9250    0.4458     1.1958 f    (917.36,470.11)                       1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status[0] (net)     2   0.0115                          0.9250    0.0000     1.1958 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U260/A (scg2d2_hd)                   0.0000    0.1778    0.0000     0.9250    0.0001 *   1.1959 f    (918.67,445.23)                       1.05
  khu_sensor_top/sensor_core/U260/Y (scg2d2_hd)                             0.0860               0.9250    0.2233     1.4192 f    (920.01,444.85)                       1.05
  khu_sensor_top/sensor_core/n535 (net)         1       0.0029                                   0.9250    0.0000     1.4192 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_8_/D (fd4qd1_hd)   0.0000   0.0860    0.0000     0.9250    0.0000 *   1.4192 f    (921.40,441.71)                       1.05
  data arrival time                                                                                                   1.4192                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_8_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0784     1.0684                                            
  data required time                                                                                                  1.0684                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0684                                            
  data arrival time                                                                                                  -1.4192                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3508                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_9_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_9_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_9_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (898.80,427.24)      i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_9_/Q (fd4qd1_hd)   0.1390              0.9250    0.4197     1.1697 f    (888.76,426.90)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[9] (net)     2   0.0073                    0.9250    0.0000     1.1697 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U103/B (scg5d1_hd)               0.0000    0.1390    0.0000     0.9250    0.0000 *   1.1697 f    (884.84,427.35)                       1.05
  khu_sensor_top/uart_controller/U103/Y (scg5d1_hd)                         0.1346               0.9250    0.2378     1.4075 f    (887.95,426.91)                       1.05
  khu_sensor_top/uart_controller/n156 (net)     1       0.0030                                   0.9250    0.0000     1.4075 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_9_/D (fd4qd1_hd)   0.0000   0.1346   0.0000   0.9250   0.0000 *   1.4075 f (897.20,427.31)                    1.05
  data arrival time                                                                                                   1.4075                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_9_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0665     1.0565                                            
  data required time                                                                                                  1.0565                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0565                                            
  data arrival time                                                                                                  -1.4075                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3510                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_1_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_11_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_1_reg_3_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r   (908.04,463.24)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_1_reg_3_/Q (fd4qd1_hd)      0.1715               0.9250    0.4419     1.1919 f    (898.00,462.90)                       1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_1[3] (net)     2   0.0108                        0.9250    0.0000     1.1919 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U247/A (scg2d2_hd)                   0.0000    0.1715    0.0000     0.9250    0.0000 *   1.1919 f    (891.83,459.63)                       1.05
  khu_sensor_top/sensor_core/U247/Y (scg2d2_hd)                             0.0906               0.9250    0.2264     1.4183 f    (893.16,459.25)                       1.05
  khu_sensor_top/sensor_core/n573 (net)         1       0.0037                                   0.9250    0.0000     1.4183 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_11_/D (fd4qd1_hd)   0.0000   0.0906   0.0000   0.9250   0.0000 *   1.4183 f   (887.36,456.11)                       1.05
  data arrival time                                                                                                   1.4183                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_11_/CK (fd4qd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0773     1.0673                                            
  data required time                                                                                                  1.0673                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0673                                            
  data arrival time                                                                                                  -1.4183                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3510                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_44_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_52_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_44_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (986.36,384.05)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_44_/Q (fd4qd1_hd)   0.1836             0.9250    0.4495     1.1995 f    (976.32,383.70)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[44] (net)     2   0.0121                   0.9250    0.0000     1.1995 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U25/B (nd2d1_hd)                 0.0000    0.1836    0.0000     0.9250    0.0001 *   1.1995 f    (987.33,369.61)                       1.05
  khu_sensor_top/uart_controller/U25/Y (nd2d1_hd)                           0.1784               0.9250    0.1282     1.3277 r    (987.91,369.84)                       1.05
  khu_sensor_top/uart_controller/n42 (net)      1       0.0055                                   0.9250    0.0000     1.3277 r    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U55/C (scg14d1_hd)               0.0000    0.1784    0.0000     0.9250    0.0000 *   1.3278 r    (993.12,362.47)                       1.05
  khu_sensor_top/uart_controller/U55/Y (scg14d1_hd)                         0.1020               0.9250    0.0884     1.4162 f    (993.74,362.70)                       1.05
  khu_sensor_top/uart_controller/n113 (net)     1       0.0035                                   0.9250    0.0000     1.4162 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_52_/D (fd4qd1_hd)   0.0000   0.1020   0.0000   0.9250   0.0000 *   1.4162 f (995.32,358.33)                   1.05
  data arrival time                                                                                                   1.4162                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_52_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0745     1.0645                                            
  data required time                                                                                                  1.0645                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0645                                            
  data arrival time                                                                                                  -1.4162                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3517                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_7_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_7_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_7_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000     0.9250    0.0000     0.7500 r    (858.04,441.64)        i              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_7_/Q (fd4qd1_hd)            0.1600               0.9250    0.4344     1.1844 f    (868.08,441.30)                       1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[7] (net)     2   0.0095                              0.9250    0.0000     1.1844 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX[7] (sensor_core)                                     0.9250    0.0000     1.1844 f    (netlink)                             
  khu_sensor_top/w_uart_data_tx[7] (net)                0.0095                                   0.9250    0.0000     1.1844 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/i_UART_DATA_TX[7] (uart_controller)                             0.9250    0.0000     1.1844 f    (netlink)                             
  khu_sensor_top/uart_controller/i_UART_DATA_TX[7] (net)   0.0095                                0.9250    0.0000     1.1844 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U105/A (scg2d2_hd)               0.0000    0.1600    0.0000     0.9250    0.0000 *   1.1844 f    (867.65,438.03)                       1.05
  khu_sensor_top/uart_controller/U105/Y (scg2d2_hd)                         0.1022               0.9250    0.2336     1.4180 f    (866.32,437.65)                       1.05
  khu_sensor_top/uart_controller/n158 (net)     1       0.0059                                   0.9250    0.0000     1.4180 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_7_/D (fd4qd1_hd)   0.0000   0.1022   0.0000   0.9250   0.0000 *   1.4180 f (860.96,430.33)                    1.05
  data arrival time                                                                                                   1.4180                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_7_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0745     1.0645                                            
  data required time                                                                                                  1.0645                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0645                                            
  data arrival time                                                                                                  -1.4180                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3535                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_27_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_27_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_27_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (900.72,427.24)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_27_/Q (fd4qd1_hd)   0.1496             0.9250    0.4271     1.1771 f    (910.76,426.90)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[27] (net)     2   0.0084                   0.9250    0.0000     1.1771 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U85/B (scg5d1_hd)                0.0000    0.1496    0.0000     0.9250    0.0000 *   1.1771 f    (911.16,437.49)                       1.05
  khu_sensor_top/uart_controller/U85/Y (scg5d1_hd)                          0.1250               0.9250    0.2354     1.4125 f    (908.05,437.93)                       1.05
  khu_sensor_top/uart_controller/n138 (net)     1       0.0024                                   0.9250    0.0000     1.4125 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_27_/D (fd4qd1_hd)   0.0000   0.1250   0.0000   0.9250   0.0000 *   1.4126 f (902.32,427.31)                   1.05
  data arrival time                                                                                                   1.4126                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_27_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0688     1.0588                                            
  data required time                                                                                                  1.0588                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0588                                            
  data arrival time                                                                                                  -1.4126                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3537                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_11_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_19_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_11_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (887.80,437.60)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_11_/Q (fd4qd1_hd)   0.1311             0.9250    0.4141     1.1641 f    (877.76,437.93)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[11] (net)     2   0.0064                   0.9250    0.0000     1.1641 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U93/E (scg5d1_hd)                0.0000    0.1311    0.0000     0.9250    0.0000 *   1.1642 f    (883.87,434.55)                       1.05
  khu_sensor_top/uart_controller/U93/Y (scg5d1_hd)                          0.1483               0.9250    0.2433     1.4075 f    (887.95,434.11)                       1.05
  khu_sensor_top/uart_controller/n146 (net)     1       0.0038                                   0.9250    0.0000     1.4075 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_19_/D (fd4qd1_hd)   0.0000   0.1483   0.0000   0.9250   0.0000 *   1.4075 f (890.88,437.53)                   1.05
  data arrival time                                                                                                   1.4075                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_19_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0631     1.0531                                            
  data required time                                                                                                  1.0531                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0531                                            
  data arrival time                                                                                                  -1.4075                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3543                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_29_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_5_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (910.40,513.65)        i              1.05
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_5_/Q (fd4qd1_hd)        0.1682               0.9250    0.4398     1.1898 f    (920.44,513.30)                       1.05
  khu_sensor_top/sensor_core/r_ads_ch2_data_out[5] (net)     2   0.0104                          0.9250    0.0000     1.1898 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U316/A (scg2d2_hd)                   0.0000    0.1682    0.0000     0.9250    0.0001 *   1.1899 f    (919.13,491.61)                       1.05
  khu_sensor_top/sensor_core/U316/Y (scg2d2_hd)                             0.0961               0.9250    0.2304     1.4203 f    (917.79,491.99)                       1.05
  khu_sensor_top/sensor_core/n514 (net)         1       0.0047                                   0.9250    0.0000     1.4203 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_29_/D (fd4qd1_hd)   0.0000   0.0961   0.0000     0.9250    0.0000 *   1.4203 f    (912.16,484.91)                       1.05
  data arrival time                                                                                                   1.4203                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_29_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0760     1.0660                                            
  data required time                                                                                                  1.0660                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0660                                            
  data arrival time                                                                                                  -1.4203                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3544                                            


  Startpoint: khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_6_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_6_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_6_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (938.12,300.80)        i              1.05
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_6_/Q (fd4qd1_hd)        0.1495               0.9250    0.4270     1.1770 f    (948.16,301.14)                       1.05
  khu_sensor_top/uart_controller/o_UART_DATA_RX[6] (net)     2   0.0084                          0.9250    0.0000     1.1770 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U142/B (scg2d2_hd)               0.0000    0.1495    0.0000     0.9250    0.0000 *   1.1771 f    (952.95,300.91)                       1.05
  khu_sensor_top/uart_controller/U142/Y (scg2d2_hd)                         0.0976               0.9250    0.2433     1.4204 f    (950.79,300.85)                       1.05
  khu_sensor_top/uart_controller/n103 (net)     1       0.0046                                   0.9250    0.0000     1.4204 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_6_/D (fd4qd1_hd)   0.0000   0.0976   0.0000   0.9250   0.0000 *   1.4204 f    (939.72,300.73)                       1.05
  data arrival time                                                                                                   1.4204                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_6_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0756     1.0656                                            
  data required time                                                                                                  1.0656                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0656                                            
  data arrival time                                                                                                  -1.4204                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3548                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_0_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r   (924.92,477.64)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_0_/Q (fd4qd1_hd)      0.1601               0.9250    0.4344     1.1844 f    (934.96,477.30)                       1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_0[0] (net)     2   0.0095                        0.9250    0.0000     1.1844 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U236/A (scg2d2_hd)                   0.0000    0.1601    0.0000     0.9250    0.0001 *   1.1845 f    (930.13,470.01)                       1.05
  khu_sensor_top/sensor_core/U236/Y (scg2d2_hd)                             0.1043               0.9250    0.2353     1.4198 f    (928.79,470.39)                       1.05
  khu_sensor_top/sensor_core/n584 (net)         1       0.0063                                   0.9250    0.0000     1.4198 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_0_/D (fd4qd1_hd)   0.0000   0.1043   0.0000   0.9250   0.0000 *   1.4198 f    (925.80,470.51)                       1.05
  data arrival time                                                                                                   1.4198                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_0_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0740     1.0640                                            
  data required time                                                                                                  1.0640                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0640                                            
  data arrival time                                                                                                  -1.4198                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3559                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_10_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_2_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (938.56,448.85)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_2_/Q (fd4qd1_hd)        0.1842               0.9250    0.4498     1.1998 f    (948.60,448.51)                       1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status[2] (net)     2   0.0122                          0.9250    0.0000     1.1998 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U262/A (scg2d2_hd)                   0.0000    0.1842    0.0000     0.9250    0.0001 *   1.1999 f    (960.05,423.63)                       1.05
  khu_sensor_top/sensor_core/U262/Y (scg2d2_hd)                             0.0862               0.9250    0.2249     1.4248 f    (958.72,423.25)                       1.05
  khu_sensor_top/sensor_core/n533 (net)         1       0.0029                                   0.9250    0.0000     1.4248 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_10_/D (fd4qd1_hd)   0.0000   0.0862   0.0000     0.9250    0.0000 *   1.4248 f    (962.16,420.11)                       1.05
  data arrival time                                                                                                   1.4248                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_10_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0784     1.0684                                            
  data required time                                                                                                  1.0684                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0684                                            
  data arrival time                                                                                                  -1.4248                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3564                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_27_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_35_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_27_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (900.72,427.24)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_27_/Q (fd4qd1_hd)   0.1496             0.9250    0.4271     1.1771 f    (910.76,426.90)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[27] (net)     2   0.0084                   0.9250    0.0000     1.1771 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U77/E (scg5d1_hd)                0.0000    0.1496    0.0000     0.9250    0.0000 *   1.1772 f    (910.71,401.49)                       1.05
  khu_sensor_top/uart_controller/U77/Y (scg5d1_hd)                          0.1298               0.9250    0.2382     1.4154 f    (914.79,401.93)                       1.05
  khu_sensor_top/uart_controller/n130 (net)     1       0.0026                                   0.9250    0.0000     1.4154 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_35_/D (fd4qd1_hd)   0.0000   0.1298   0.0000   0.9250   0.0000 *   1.4154 f (919.92,391.31)                   1.05
  data arrival time                                                                                                   1.4154                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_35_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0677     1.0577                                            
  data required time                                                                                                  1.0577                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0577                                            
  data arrival time                                                                                                  -1.4154                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3578                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_2_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (986.08,271.99)        i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_2_/Q (fd4qd1_hd)        0.1560               0.9250    0.4316     1.1816 f    (996.12,272.33)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx[2] (net)     2   0.0091                          0.9250    0.0000     1.1816 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/i_Tx_Byte[2] (uart_tx)                                  0.9250    0.0000     1.1816 f    (netlink)                             
  khu_sensor_top/uart_controller/uart_tx/i_Tx_Byte[2] (net)   0.0091                             0.9250    0.0000     1.1816 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/U58/B (scg2d2_hd)        0.0000    0.1560    0.0000     0.9250    0.0000 *   1.1816 f    (995.19,257.71)                       1.05
  khu_sensor_top/uart_controller/uart_tx/U58/Y (scg2d2_hd)                  0.0945               0.9250    0.2440     1.4256 f    (993.03,257.65)                       1.05
  khu_sensor_top/uart_controller/uart_tx/n68 (net)     1   0.0044                                0.9250    0.0000     1.4256 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_2_/D (fd4qd1_hd)   0.0000   0.0945   0.0000   0.9250   0.0000 *   1.4256 f (988.12,261.71)                       1.05
  data arrival time                                                                                                   1.4256                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_2_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0764     1.0664                                            
  data required time                                                                                                  1.0664                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0664                                            
  data arrival time                                                                                                  -1.4256                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3593                                            


  Startpoint: khu_sensor_top/sensor_core/r_uart_clk_counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_clk_counter_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_0_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (989.60,348.05)        i              1.05
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_0_/Q (fd4qd1_hd)        0.2604               0.9250    0.5526     1.3026 r    (999.64,347.70)                       1.05
  khu_sensor_top/sensor_core/r_uart_clk_counter[0] (net)     3   0.0117                          0.9250    0.0000     1.3026 r    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U508/B (ao22d1_hd)                   0.0000    0.2604    0.0000     0.9250    0.0001 *   1.3027 r    (990.38,343.93)                       1.05
  khu_sensor_top/sensor_core/U508/Y (ao22d1_hd)                             0.1402               0.9250    0.1118     1.4144 f    (989.71,343.93)                       1.05
  khu_sensor_top/sensor_core/n638 (net)         1       0.0044                                   0.9250    0.0000     1.4144 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_0_/D (fd4qd1_hd)   0.0000   0.1402   0.0000   0.9250   0.0000 *   1.4144 f    (991.20,348.11)                       1.05
  data arrival time                                                                                                   1.4144                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_0_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0651     1.0551                                            
  data required time                                                                                                  1.0551                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0551                                            
  data arrival time                                                                                                  -1.4144                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3593                                            


  Startpoint: khu_sensor_top/uart_controller/uart_tx/r_Clock_Count_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/r_Clock_Count_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_tx/r_Clock_Count_reg_1_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (972.88,196.85)     i              1.05
  khu_sensor_top/uart_controller/uart_tx/r_Clock_Count_reg_1_/Q (fd4qd1_hd)   0.1697             0.9250    0.4408     1.1908 f    (982.92,196.51)                       1.05
  khu_sensor_top/uart_controller/uart_tx/r_Clock_Count[1] (net)     2   0.0106                   0.9250    0.0000     1.1908 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/U51/B (scg2d2_hd)        0.0000    0.1697    0.0000     0.9250    0.0000 *   1.1908 f    (984.63,200.11)                       1.05
  khu_sensor_top/uart_controller/uart_tx/U51/Y (scg2d2_hd)                  0.0845               0.9250    0.2377     1.4285 f    (982.47,200.05)                       1.05
  khu_sensor_top/uart_controller/uart_tx/n76 (net)     1   0.0026                                0.9250    0.0000     1.4285 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/r_Clock_Count_reg_1_/D (fd4qd1_hd)   0.0000   0.0845   0.0000   0.9250   0.0000 *   1.4285 f (974.48,196.91)                   1.05
  data arrival time                                                                                                   1.4285                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_tx/r_Clock_Count_reg_1_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0788     1.0688                                            
  data required time                                                                                                  1.0688                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0688                                            
  data arrival time                                                                                                  -1.4285                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3597                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_clk_counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_clk_counter_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_clk_counter_reg_0_/CK (fj2d1_hd)   0.0000   0.8000   0.0000   0.9250    0.0000     0.7500 r    (873.64,376.82)        i              1.05
  khu_sensor_top/sensor_core/r_ads_clk_counter_reg_0_/Q (fj2d1_hd)          0.1031               0.9250    0.3749     1.1249 f    (869.84,376.74)                       1.05
  khu_sensor_top/sensor_core/r_ads_clk_counter[0] (net)     1   0.0042                           0.9250    0.0000     1.1249 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/U306/A (oa21d1_hd)                   0.0000    0.1031    0.0000     0.9250    0.0000 *   1.1249 f    (865.85,376.58)                       1.05
  khu_sensor_top/sensor_core/U306/Y (oa21d1_hd)                             0.2287               0.9250    0.1695     1.2944 r    (866.46,376.77)                       1.05
  khu_sensor_top/sensor_core/n187 (net)         1       0.0064                                   0.9250    0.0000     1.2944 r    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U304/B (oa22d1_hd)                   0.0000    0.2287    0.0000     0.9250    0.0000 *   1.2944 r    (864.15,372.86)                       1.05
  khu_sensor_top/sensor_core/U304/Y (oa22d1_hd)                             0.1206               0.9250    0.1255     1.4199 f    (864.77,373.24)                       1.05
  khu_sensor_top/sensor_core/n561 (net)         1       0.0039                                   0.9250    0.0000     1.4199 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_clk_counter_reg_1_/D (fd4qd1_hd)   0.0000   0.1206   0.0000   0.9250    0.0000 *   1.4199 f    (861.40,379.93)                       1.05
  data arrival time                                                                                                   1.4199                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_clk_counter_reg_1_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0699     1.0599                                            
  data required time                                                                                                  1.0599                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0599                                            
  data arrival time                                                                                                  -1.4199                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3600                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_7_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_31_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_7_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (903.80,509.60)        i              1.05
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_7_/Q (fd4qd1_hd)        0.1902               0.9250    0.4535     1.2035 f    (913.84,509.93)                       1.05
  khu_sensor_top/sensor_core/r_ads_ch2_data_out[7] (net)     2   0.0129                          0.9250    0.0000     1.2035 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U327/A (scg2d2_hd)                   0.0000    0.1902    0.0000     0.9250    0.0001 *   1.2036 f    (916.05,491.61)                       1.05
  khu_sensor_top/sensor_core/U327/Y (scg2d2_hd)                             0.0850               0.9250    0.2251     1.4287 f    (914.72,491.99)                       1.05
  khu_sensor_top/sensor_core/n512 (net)         1       0.0027                                   0.9250    0.0000     1.4287 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_31_/D (fd4qd1_hd)   0.0000   0.0850   0.0000     0.9250    0.0000 *   1.4287 f    (909.08,492.11)                       1.05
  data arrival time                                                                                                   1.4287                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_31_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0787     1.0687                                            
  data required time                                                                                                  1.0687                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0687                                            
  data arrival time                                                                                                  -1.4287                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3600                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_24_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_24_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_24_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (945.44,423.20)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_24_/Q (fd4qd1_hd)   0.1440             0.9250    0.4232     1.1732 f    (935.40,423.54)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[24] (net)     2   0.0078                   0.9250    0.0000     1.1732 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U88/B (scg5d1_hd)                0.0000    0.1440    0.0000     0.9250    0.0000 *   1.1732 f    (938.08,427.35)                       1.05
  khu_sensor_top/uart_controller/U88/Y (scg5d1_hd)                          0.1398               0.9250    0.2421     1.4153 f    (941.19,426.91)                       1.05
  khu_sensor_top/uart_controller/n141 (net)     1       0.0033                                   0.9250    0.0000     1.4153 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_24_/D (fd4qd1_hd)   0.0000   0.1398   0.0000   0.9250   0.0000 *   1.4153 f (943.84,423.13)                   1.05
  data arrival time                                                                                                   1.4153                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_24_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0652     1.0552                                            
  data required time                                                                                                  1.0552                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0552                                            
  data arrival time                                                                                                  -1.4153                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3601                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_42_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_42_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_42_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (1007.48,405.64)    i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_42_/Q (fd4qd1_hd)   0.1504             0.9250    0.4276     1.1776 f    (997.44,405.30)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[42] (net)     2   0.0085                   0.9250    0.0000     1.1776 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U70/B (scg5d1_hd)                0.0000    0.1504    0.0000     0.9250    0.0000 *   1.1776 f    (993.08,405.75)                       1.05
  khu_sensor_top/uart_controller/U70/Y (scg5d1_hd)                          0.1324               0.9250    0.2397     1.4174 f    (996.19,405.31)                       1.05
  khu_sensor_top/uart_controller/n123 (net)     1       0.0028                                   0.9250    0.0000     1.4174 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_42_/D (fd4qd1_hd)   0.0000   0.1324   0.0000   0.9250   0.0000 *   1.4174 f (1005.88,405.71)                  1.05
  data arrival time                                                                                                   1.4174                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_42_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0670     1.0570                                            
  data required time                                                                                                  1.0570                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0570                                            
  data arrival time                                                                                                  -1.4174                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3604                                            


  Startpoint: khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_0_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (939.44,283.24)        i              1.05
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_0_/Q (fd4qd1_hd)        0.1641               0.9250    0.4373     1.1873 f    (949.48,282.90)                       1.05
  khu_sensor_top/uart_controller/o_UART_DATA_RX[0] (net)     2   0.0099                          0.9250    0.0000     1.1873 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U112/B (scg2d2_hd)               0.0000    0.1641    0.0000     0.9250    0.0001 *   1.1874 f    (952.07,290.33)                       1.05
  khu_sensor_top/uart_controller/U112/Y (scg2d2_hd)                         0.0916               0.9250    0.2407     1.4281 f    (949.91,290.39)                       1.05
  khu_sensor_top/uart_controller/n109 (net)     1       0.0034                                   0.9250    0.0000     1.4281 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_0_/D (fd4qd1_hd)   0.0000   0.0916   0.0000   0.9250   0.0000 *   1.4281 f    (941.04,283.31)                       1.05
  data arrival time                                                                                                   1.4281                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_0_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0771     1.0671                                            
  data required time                                                                                                  1.0671                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0671                                            
  data arrival time                                                                                                  -1.4281                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3610                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_6_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_14_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_6_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (942.08,459.20)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_6_/Q (fd4qd1_hd)        0.1813               0.9250    0.4480     1.1980 f    (952.12,459.54)                       1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status[6] (net)     2   0.0119                          0.9250    0.0000     1.1980 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U266/A (scg2d2_hd)                   0.0000    0.1813    0.0000     0.9250    0.0001 *   1.1981 f    (960.91,434.01)                       1.05
  khu_sensor_top/sensor_core/U266/Y (scg2d2_hd)                             0.0921               0.9250    0.2301     1.4282 f    (962.24,434.39)                       1.05
  khu_sensor_top/sensor_core/n529 (net)         1       0.0040                                   0.9250    0.0000     1.4282 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_14_/D (fd4qd1_hd)   0.0000   0.0921   0.0000     0.9250    0.0001 *   1.4282 f    (979.32,430.33)                       1.05
  data arrival time                                                                                                   1.4282                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_14_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0770     1.0670                                            
  data required time                                                                                                  1.0670                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0670                                            
  data arrival time                                                                                                  -1.4282                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3613                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_4_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_4_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (975.08,283.24)        i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_4_/Q (fd4qd1_hd)        0.1757               0.9250    0.4445     1.1945 f    (985.12,282.90)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx[4] (net)     2   0.0112                          0.9250    0.0000     1.1945 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/i_Tx_Byte[4] (uart_tx)                                  0.9250    0.0000     1.1945 f    (netlink)                             
  khu_sensor_top/uart_controller/uart_tx/i_Tx_Byte[4] (net)   0.0112                             0.9250    0.0000     1.1945 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/U60/B (scg2d2_hd)        0.0000    0.1757    0.0000     0.9250    0.0001 *   1.1946 f    (987.71,254.33)                       1.05
  khu_sensor_top/uart_controller/uart_tx/U60/Y (scg2d2_hd)                  0.0830               0.9250    0.2371     1.4317 f    (985.55,254.39)                       1.05
  khu_sensor_top/uart_controller/uart_tx/n66 (net)     1   0.0023                                0.9250    0.0000     1.4317 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_4_/D (fd4qd1_hd)   0.0000   0.0830   0.0000   0.9250   0.0000 *   1.4318 f (975.80,254.51)                       1.05
  data arrival time                                                                                                   1.4318                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_4_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0792     1.0692                                            
  data required time                                                                                                  1.0692                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0692                                            
  data arrival time                                                                                                  -1.4318                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3626                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_/CK (fd2d1_hd)   0.0000   0.8000   0.0000   0.9250    0.0000     0.7500 r    (1007.91,441.68)       i              1.05
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_/QN (fd2d1_hd)         0.2091               0.9250    0.5496     1.2996 r    (998.33,441.58)                       1.05
  khu_sensor_top/sensor_core/n889 (net)         2       0.0090                                   0.9250    0.0000     1.2996 r    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U424/B (oa22d1_hd)                   0.0000    0.2091    0.0000     0.9250    0.0000 *   1.2996 r    (999.22,444.86)                       1.05
  khu_sensor_top/sensor_core/U424/Y (oa22d1_hd)                             0.1292               0.9250    0.1263     1.4258 f    (999.85,445.24)                       1.05
  khu_sensor_top/sensor_core/n609 (net)         1       0.0048                                   0.9250    0.0000     1.4258 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_/D (fd2d1_hd)   0.0000   0.1292   0.0000    0.9250    0.0000 *   1.4259 f    (1006.31,441.61)                      1.05
  data arrival time                                                                                                   1.4259                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_/CK (fd2d1_hd)                                        0.0000     0.9900 r                                          
  library hold time                                                                                        0.0724     1.0624                                            
  data required time                                                                                                  1.0624                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0624                                            
  data arrival time                                                                                                  -1.4259                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3635                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_0_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000     0.9250    0.0000     0.7500 r    (890.16,420.05)        i              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_0_/Q (fd4qd1_hd)            0.1643               0.9250    0.4374     1.1874 f    (900.20,419.70)                       1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[0] (net)     2   0.0100                              0.9250    0.0000     1.1874 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX[0] (sensor_core)                                     0.9250    0.0000     1.1874 f    (netlink)                             
  khu_sensor_top/w_uart_data_tx[0] (net)                0.0100                                   0.9250    0.0000     1.1874 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/i_UART_DATA_TX[0] (uart_controller)                             0.9250    0.0000     1.1874 f    (netlink)                             
  khu_sensor_top/uart_controller/i_UART_DATA_TX[0] (net)   0.0100                                0.9250    0.0000     1.1874 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U37/A (scg2d2_hd)                0.0000    0.1643    0.0000     0.9250    0.0000 *   1.1874 f    (899.31,416.43)                       1.05
  khu_sensor_top/uart_controller/U37/Y (scg2d2_hd)                          0.1079               0.9250    0.2392     1.4266 f    (900.65,416.05)                       1.05
  khu_sensor_top/uart_controller/n165 (net)     1       0.0070                                   0.9250    0.0000     1.4266 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_0_/D (fd4qd1_hd)   0.0000   0.1079   0.0000   0.9250   0.0000 *   1.4266 f (901.00,423.13)                    1.05
  data arrival time                                                                                                   1.4266                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_0_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0731     1.0631                                            
  data required time                                                                                                  1.0631                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0631                                            
  data arrival time                                                                                                  -1.4266                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3636                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_1_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r   (923.44,477.64)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_1_/Q (fd4qd1_hd)      0.1821               0.9250    0.4485     1.1985 f    (913.40,477.30)                       1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_0[1] (net)     2   0.0120                        0.9250    0.0000     1.1985 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U237/A (scg2d2_hd)                   0.0000    0.1821    0.0000     0.9250    0.0002 *   1.1987 f    (894.49,462.81)                       1.05
  khu_sensor_top/sensor_core/U237/Y (scg2d2_hd)                             0.0938               0.9250    0.2317     1.4304 f    (893.16,463.19)                       1.05
  khu_sensor_top/sensor_core/n583 (net)         1       0.0043                                   0.9250    0.0000     1.4304 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_1_/D (fd4qd1_hd)   0.0000   0.0938   0.0000   0.9250   0.0000 *   1.4304 f    (897.20,466.33)                       1.05
  data arrival time                                                                                                   1.4304                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_1_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0765     1.0665                                            
  data required time                                                                                                  1.0665                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0665                                            
  data arrival time                                                                                                  -1.4304                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3639                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_43_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_43_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_43_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (968.92,379.99)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_43_/Q (fd4qd1_hd)   0.1548             0.9250    0.4307     1.1807 f    (978.96,380.33)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[43] (net)     2   0.0090                   0.9250    0.0000     1.1807 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U69/B (scg5d1_hd)                0.0000    0.1548    0.0000     0.9250    0.0000 *   1.1808 f    (969.32,387.09)                       1.05
  khu_sensor_top/uart_controller/U69/Y (scg5d1_hd)                          0.1314               0.9250    0.2404     1.4212 f    (972.43,387.53)                       1.05
  khu_sensor_top/uart_controller/n122 (net)     1       0.0028                                   0.9250    0.0000     1.4212 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_43_/D (fd4qd1_hd)   0.0000   0.1314   0.0000   0.9250   0.0000 *   1.4212 f (970.52,379.93)                   1.05
  data arrival time                                                                                                   1.4212                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_43_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0673     1.0573                                            
  data required time                                                                                                  1.0573                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0573                                            
  data arrival time                                                                                                  -1.4212                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3639                                            


  Startpoint: khu_sensor_top/uart_controller/r_data_counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_data_counter_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_0_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (997.96,290.45)        i              1.05
  khu_sensor_top/uart_controller/r_data_counter_reg_0_/Q (fd4qd1_hd)        0.2083               0.9250    0.4648     1.2148 f    (1008.00,290.11)                      1.05
  khu_sensor_top/uart_controller/r_data_counter_0_ (net)     4   0.0149                          0.9250    0.0000     1.2148 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U17/A (ao22d1_hd)                0.0000    0.2083    0.0000     0.9250    0.0001 *   1.2149 f    (1002.79,293.58)                      1.05
  khu_sensor_top/uart_controller/U17/Y (ao22d1_hd)                          0.2393               0.9250    0.1491     1.3639 r    (1002.53,293.54)                      1.05
  khu_sensor_top/uart_controller/n92 (net)      1       0.0036                                   0.9250    0.0000     1.3639 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_data_counter_reg_0_/D (fd4qd1_hd)   0.0000   0.2393   0.0000   0.9250   0.0000 *   1.3640 r    (999.56,290.51)                       1.05
  data arrival time                                                                                                   1.3640                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_0_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3640                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3640                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_27_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_3_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (930.04,509.60)        i              1.05
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_3_/Q (fd4qd1_hd)        0.1876               0.9250    0.4519     1.2019 f    (920.00,509.93)                       1.05
  khu_sensor_top/sensor_core/r_ads_ch2_data_out[3] (net)     2   0.0126                          0.9250    0.0000     1.2019 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U298/A (scg2d2_hd)                   0.0000    0.1876    0.0000     0.9250    0.0001 *   1.2020 f    (922.19,491.61)                       1.05
  khu_sensor_top/sensor_core/U298/Y (scg2d2_hd)                             0.0904               0.9250    0.2299     1.4319 f    (923.53,491.99)                       1.05
  khu_sensor_top/sensor_core/n516 (net)         1       0.0037                                   0.9250    0.0000     1.4319 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_27_/D (fd4qd1_hd)   0.0000   0.0904   0.0000     0.9250    0.0000 *   1.4319 f    (923.16,480.73)                       1.05
  data arrival time                                                                                                   1.4319                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_27_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0774     1.0674                                            
  data required time                                                                                                  1.0674                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0674                                            
  data arrival time                                                                                                  -1.4319                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3645                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_2_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (986.08,271.99)        i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_2_/Q (fd4qd1_hd)        0.1560               0.9250    0.4316     1.1816 f    (996.12,272.33)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx[2] (net)     2   0.0091                          0.9250    0.0000     1.1816 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U31/B (scg2d2_hd)                0.0000    0.1560    0.0000     0.9250    0.0000 *   1.1816 f    (993.87,279.31)                       1.05
  khu_sensor_top/uart_controller/U31/Y (scg2d2_hd)                          0.1000               0.9250    0.2488     1.4305 f    (991.72,279.25)                       1.05
  khu_sensor_top/uart_controller/n86 (net)      1       0.0055                                   0.9250    0.0000     1.4305 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_2_/D (fd4qd1_hd)   0.0000   0.1000   0.0000   0.9250   0.0000 *   1.4305 f    (987.68,271.93)                       1.05
  data arrival time                                                                                                   1.4305                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_2_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0750     1.0650                                            
  data required time                                                                                                  1.0650                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0650                                            
  data arrival time                                                                                                  -1.4305                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3655                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_1_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000     0.9250    0.0000     0.7500 r    (958.80,365.60)        i              1.05
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_1_/Q (fd4qd1_hd)            0.2159               0.9250    0.4695     1.2195 f    (968.84,365.93)                       1.05
  khu_sensor_top/sensor_core/r_ads_reg_addr[1] (net)     2   0.0158                              0.9250    0.0000     1.2195 f    [0.01,0.02]                           
  khu_sensor_top/sensor_core/U35/A (scg14d1_hd)                   0.0000    0.2159    0.0000     0.9250    0.0000 *   1.2195 f    (960.35,361.26)                       1.05
  khu_sensor_top/sensor_core/U35/Y (scg14d1_hd)                             0.1048               0.9250    0.2100     1.4295 f    (959.42,362.70)                       1.05
  khu_sensor_top/sensor_core/n407 (net)         1       0.0030                                   0.9250    0.0000     1.4295 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_1_/D (fd4qd1_hd)   0.0000   0.1048    0.0000     0.9250    0.0000 *   1.4295 f    (960.40,365.53)                       1.05
  data arrival time                                                                                                   1.4295                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_1_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0738     1.0638                                            
  data required time                                                                                                  1.0638                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0638                                            
  data arrival time                                                                                                  -1.4295                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3657                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_7_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_15_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_7_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (886.48,459.20)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_7_/Q (fd4qd1_hd)        0.1830               0.9250    0.4490     1.1990 f    (876.44,459.54)                       1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status[7] (net)     2   0.0121                          0.9250    0.0000     1.1990 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U267/A (scg2d2_hd)                   0.0000    0.1830    0.0000     0.9250    0.0000 *   1.1991 f    (877.33,452.43)                       1.05
  khu_sensor_top/sensor_core/U267/Y (scg2d2_hd)                             0.0955               0.9250    0.2333     1.4323 f    (875.99,452.05)                       1.05
  khu_sensor_top/sensor_core/n528 (net)         1       0.0046                                   0.9250    0.0000     1.4323 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_15_/D (fd4qd1_hd)   0.0000   0.0955   0.0000     0.9250    0.0000 *   1.4324 f    (864.92,459.13)                       1.05
  data arrival time                                                                                                   1.4324                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_15_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0761     1.0661                                            
  data required time                                                                                                  1.0661                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0661                                            
  data arrival time                                                                                                  -1.4324                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3663                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (984.76,495.20)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_/Q (fd4qd1_hd)        0.1645               0.9250    0.4375     1.1875 f    (994.80,495.54)                       1.05
  khu_sensor_top/sensor_core/r_mpr_second_param[7] (net)     2   0.0100                          0.9250    0.0000     1.1875 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U427/B (scg2d2_hd)                   0.0000    0.1645    0.0000     0.9250    0.0000 *   1.1876 f    (992.11,506.33)                       1.05
  khu_sensor_top/sensor_core/U427/Y (scg2d2_hd)                             0.0938               0.9250    0.2452     1.4328 f    (989.96,506.39)                       1.05
  khu_sensor_top/sensor_core/n434 (net)         1       0.0042                                   0.9250    0.0000     1.4328 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_/D (fd4qd1_hd)   0.0000   0.0938   0.0000    0.9250    0.0000 *   1.4328 f    (984.16,513.71)                       1.05
  data arrival time                                                                                                   1.4328                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_/CK (fd4qd1_hd)                                        0.0000     0.9900 r                                          
  library hold time                                                                                        0.0765     1.0665                                            
  data required time                                                                                                  1.0665                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0665                                            
  data arrival time                                                                                                  -1.4328                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3663                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_1_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000     0.9250    0.0000     0.7500 r    (859.36,415.99)        i              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_1_/Q (fd4qd1_hd)            0.1435               0.9250    0.4228     1.1728 f    (869.40,416.33)                       1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[1] (net)     2   0.0078                              0.9250    0.0000     1.1728 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U293/A (scg6d1_hd)                   0.0000    0.1435    0.0000     0.9250    0.0000 *   1.1729 f    (872.59,415.95)                       1.05
  khu_sensor_top/sensor_core/U293/Y (scg6d1_hd)                             0.1065               0.9250    0.2576     1.4305 f    (871.16,416.22)                       1.05
  khu_sensor_top/sensor_core/n556 (net)         1       0.0031                                   0.9250    0.0000     1.4305 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_1_/D (fd4qd1_hd)   0.0000   0.1065    0.0000     0.9250    0.0000 *   1.4305 f    (860.96,415.93)                       1.05
  data arrival time                                                                                                   1.4305                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_1_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0734     1.0634                                            
  data required time                                                                                                  1.0634                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0634                                            
  data arrival time                                                                                                  -1.4305                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3671                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_4_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_4_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000     0.9250    0.0000     0.7500 r    (966.56,405.64)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_4_/Q (fd4qd1_hd)            0.2206               0.9250    0.4725     1.2225 f    (956.52,405.30)                       1.05
  khu_sensor_top/sensor_core/r_mpr_reg_addr[4] (net)     2   0.0163                              0.9250    0.0000     1.2225 f    [0.01,0.02]                           
  khu_sensor_top/sensor_core/U142/A (scg14d1_hd)                  0.0000    0.2206    0.0000     0.9250    0.0000 *   1.2225 f    (954.45,404.45)                       1.05
  khu_sensor_top/sensor_core/U142/Y (scg14d1_hd)                            0.1025               0.9250    0.2097     1.4323 f    (955.38,405.90)                       1.05
  khu_sensor_top/sensor_core/n468 (net)         1       0.0028                                   0.9250    0.0000     1.4323 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_4_/D (fd4qd1_hd)   0.0000   0.1025    0.0000     0.9250    0.0000 *   1.4323 f    (964.96,405.71)                       1.05
  data arrival time                                                                                                   1.4323                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_4_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0744     1.0644                                            
  data required time                                                                                                  1.0644                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0644                                            
  data arrival time                                                                                                  -1.4323                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3679                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_11_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_3_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (860.68,427.24)      i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_3_/Q (fd4qd1_hd)   0.1297              0.9250    0.4132     1.1632 f    (870.72,426.90)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[3] (net)     2   0.0063                    0.9250    0.0000     1.1632 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U101/E (scg5d1_hd)               0.0000    0.1297    0.0000     0.9250    0.0000 *   1.1632 f    (874.63,434.55)                       1.05
  khu_sensor_top/uart_controller/U101/Y (scg5d1_hd)                         0.1670               0.9250    0.2532     1.4164 f    (878.71,434.11)                       1.05
  khu_sensor_top/uart_controller/n154 (net)     1       0.0050                                   0.9250    0.0000     1.4164 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_11_/D (fd4qd1_hd)   0.0000   0.1670   0.0000   0.9250   0.0000 *   1.4164 f (886.20,437.53)                   1.05
  data arrival time                                                                                                   1.4164                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_11_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0585     1.0485                                            
  data required time                                                                                                  1.0485                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0485                                            
  data arrival time                                                                                                  -1.4164                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3679                                            


  Startpoint: khu_sensor_top/sensor_core/r_uart_clk_counter_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_clk_counter_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_1_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (997.52,355.24)        i              1.05
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_1_/Q (fd4qd1_hd)        0.2704               0.9250    0.5569     1.3069 r    (1007.56,354.90)                      1.05
  khu_sensor_top/sensor_core/r_uart_clk_counter[1] (net)     4   0.0123                          0.9250    0.0000     1.3069 r    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U507/B (ao22ad1_hd)                  0.0000    0.2704    0.0000     0.9250    0.0001 *   1.3070 r    (1003.17,347.98)                      1.05
  khu_sensor_top/sensor_core/U507/Y (ao22ad1_hd)                            0.1446               0.9250    0.1153     1.4223 f    (1003.86,348.02)                      1.05
  khu_sensor_top/sensor_core/n637 (net)         1       0.0046                                   0.9250    0.0000     1.4223 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_1_/D (fd4qd1_hd)   0.0000   0.1446   0.0000   0.9250   0.0000 *   1.4223 f    (999.12,355.31)                       1.05
  data arrival time                                                                                                   1.4223                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_1_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0640     1.0540                                            
  data required time                                                                                                  1.0540                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0540                                            
  data arrival time                                                                                                  -1.4223                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3683                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_26_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_26_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_26_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000    0.9250    0.0000     0.7500 r    (939.88,487.99)        i              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_26_/Q (fd4qd1_hd)           0.1531               0.9250    0.4296     1.1796 f    (949.92,488.33)                       1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[26] (net)     2   0.0088                             0.9250    0.0000     1.1796 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX[26] (sensor_core)                                    0.9250    0.0000     1.1796 f    (netlink)                             
  khu_sensor_top/w_uart_data_tx[26] (net)               0.0088                                   0.9250    0.0000     1.1796 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/i_UART_DATA_TX[26] (uart_controller)                            0.9250    0.0000     1.1796 f    (netlink)                             
  khu_sensor_top/uart_controller/i_UART_DATA_TX[26] (net)   0.0088                               0.9250    0.0000     1.1796 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U86/D (scg5d1_hd)                0.0000    0.1531    0.0000     0.9250    0.0006 *   1.1801 f    (987.33,423.38)                       1.05
  khu_sensor_top/uart_controller/U86/Y (scg5d1_hd)                          0.1362               0.9250    0.2443     1.4244 f    (985.93,423.53)                       1.05
  khu_sensor_top/uart_controller/n139 (net)     1       0.0031                                   0.9250    0.0000     1.4244 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_26_/D (fd4qd1_hd)   0.0000   0.1362   0.0000   0.9250   0.0000 *   1.4245 f (988.12,415.93)                   1.05
  data arrival time                                                                                                   1.4245                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_26_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0661     1.0561                                            
  data required time                                                                                                  1.0561                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0561                                            
  data arrival time                                                                                                  -1.4245                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3684                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_22_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_30_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_22_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (1007.48,427.24)    i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_22_/Q (fd4qd1_hd)   0.1344             0.9250    0.4164     1.1664 f    (997.44,426.90)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[22] (net)     2   0.0068                   0.9250    0.0000     1.1664 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U82/E (scg5d1_hd)                0.0000    0.1344    0.0000     0.9250    0.0000 *   1.1665 f    (995.73,423.09)                       1.05
  khu_sensor_top/uart_controller/U82/Y (scg5d1_hd)                          0.1621               0.9250    0.2517     1.4182 f    (991.65,423.53)                       1.05
  khu_sensor_top/uart_controller/n135 (net)     1       0.0047                                   0.9250    0.0000     1.4182 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_30_/D (fd4qd1_hd)   0.0000   0.1621   0.0000   0.9250   0.0000 *   1.4182 f (1005.88,420.11)                  1.05
  data arrival time                                                                                                   1.4182                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_30_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0597     1.0497                                            
  data required time                                                                                                  1.0497                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0497                                            
  data arrival time                                                                                                  -1.4182                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3685                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_lstate_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_lstate_reg_4_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_4_/CK (fd3qd1_hd)   0.0000    0.8000    0.0000     0.9250    0.0000     0.7500 r    (974.91,448.77)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_4_/Q (fd3qd1_hd)              0.1515               0.9250    0.4214     1.1714 f    (967.14,449.17)                       1.05
  khu_sensor_top/sensor_core/n370 (net)         2       0.0086                                   0.9250    0.0000     1.1714 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U893/A (ivd1_hd)                     0.0000    0.1515    0.0000     0.9250    0.0000 *   1.1715 f    (963.56,452.03)                       1.05
  khu_sensor_top/sensor_core/U893/Y (ivd1_hd)                               0.1918               0.9250    0.1218     1.2933 r    (963.99,452.17)                       1.05
  khu_sensor_top/sensor_core/n888 (net)         2       0.0083                                   0.9250    0.0000     1.2933 r    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U366/B (ao22d1_hd)                   0.0000    0.1918    0.0000     0.9250    0.0000 *   1.2933 r    (965.78,456.11)                       1.05
  khu_sensor_top/sensor_core/U366/Y (ao22d1_hd)                             0.1622               0.9250    0.1198     1.4131 f    (966.45,456.11)                       1.05
  khu_sensor_top/sensor_core/n570 (net)         1       0.0075                                   0.9250    0.0000     1.4131 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_4_/D (fd3qd1_hd)    0.0000    0.1622    0.0000     0.9250    0.0000 *   1.4131 f    (973.31,449.11)                       1.05
  data arrival time                                                                                                   1.4131                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_4_/CK (fd3qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0544     1.0444                                            
  data required time                                                                                                  1.0444                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0444                                            
  data arrival time                                                                                                  -1.4131                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3687                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_reg_4_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_4_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (975.08,283.24)        i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_4_/Q (fd4qd1_hd)        0.1757               0.9250    0.4445     1.1945 f    (985.12,282.90)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx[4] (net)     2   0.0112                          0.9250    0.0000     1.1945 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U33/B (scg2d2_hd)                0.0000    0.1757    0.0000     0.9250    0.0001 *   1.1945 f    (989.03,283.13)                       1.05
  khu_sensor_top/uart_controller/U33/Y (scg2d2_hd)                          0.0882               0.9250    0.2428     1.4374 f    (986.88,283.19)                       1.05
  khu_sensor_top/uart_controller/n84 (net)      1       0.0033                                   0.9250    0.0000     1.4374 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_4_/D (fd4qd1_hd)   0.0000   0.0882   0.0000   0.9250   0.0000 *   1.4374 f    (976.68,283.31)                       1.05
  data arrival time                                                                                                   1.4374                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_4_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0779     1.0679                                            
  data required time                                                                                                  1.0679                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0679                                            
  data arrival time                                                                                                  -1.4374                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3695                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_34_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_34_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_34_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (1007.48,415.99)    i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_34_/Q (fd4qd1_hd)   0.1609             0.9250    0.4350     1.1850 f    (997.44,416.33)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[34] (net)     2   0.0096                   0.9250    0.0000     1.1850 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U78/B (scg5d1_hd)                0.0000    0.1609    0.0000     0.9250    0.0001 *   1.1851 f    (992.64,420.15)                       1.05
  khu_sensor_top/uart_controller/U78/Y (scg5d1_hd)                          0.1325               0.9250    0.2426     1.4277 f    (995.75,419.71)                       1.05
  khu_sensor_top/uart_controller/n131 (net)     1       0.0028                                   0.9250    0.0000     1.4277 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_34_/D (fd4qd1_hd)   0.0000   0.1325   0.0000   0.9250   0.0000 *   1.4277 f (1005.88,415.93)                  1.05
  data arrival time                                                                                                   1.4277                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_34_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0670     1.0570                                            
  data required time                                                                                                  1.0570                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0570                                            
  data arrival time                                                                                                  -1.4277                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3707                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_2_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000     0.7500 r    (926.96,333.64)        i              1.05
  khu_sensor_top/sensor_core/r_ads_first_param_reg_2_/Q (fd4qd1_hd)         0.1454               0.9250    0.4242     1.1742 f    (916.92,333.30)                       1.05
  khu_sensor_top/sensor_core/r_ads_first_param[2] (net)     2   0.0080                           0.9250    0.0000     1.1742 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U387/C (scg2d2_hd)                   0.0000    0.1454    0.0000     0.9250    0.0000 *   1.1742 f    (918.47,321.93)                       1.05
  khu_sensor_top/sensor_core/U387/Y (scg2d2_hd)                             0.0976               0.9250    0.2627     1.4369 f    (916.47,322.45)                       1.05
  khu_sensor_top/sensor_core/n425 (net)         1       0.0049                                   0.9250    0.0000     1.4369 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_2_/D (fd4qd1_hd)   0.0000   0.0976   0.0000   0.9250   0.0000 *   1.4370 f    (909.80,312.11)                       1.05
  data arrival time                                                                                                   1.4370                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_2_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0756     1.0656                                            
  data required time                                                                                                  1.0656                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0656                                            
  data arrival time                                                                                                  -1.4370                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3714                                            


  Startpoint: khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_2_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (937.24,290.45)        i              1.05
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_2_/Q (fd4qd1_hd)        0.1657               0.9250    0.4383     1.1883 f    (947.28,290.11)                       1.05
  khu_sensor_top/uart_controller/o_UART_DATA_RX[2] (net)     2   0.0101                          0.9250    0.0000     1.1883 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U121/B (scg2d2_hd)               0.0000    0.1657    0.0000     0.9250    0.0001 *   1.1884 f    (951.63,293.71)                       1.05
  khu_sensor_top/uart_controller/U121/Y (scg2d2_hd)                         0.0996               0.9250    0.2487     1.4370 f    (949.47,293.65)                       1.05
  khu_sensor_top/uart_controller/n107 (net)     1       0.0050                                   0.9250    0.0000     1.4370 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_2_/D (fd4qd1_hd)   0.0000   0.0996   0.0000   0.9250   0.0000 *   1.4371 f    (938.84,290.51)                       1.05
  data arrival time                                                                                                   1.4371                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_2_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0751     1.0651                                            
  data required time                                                                                                  1.0651                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0651                                            
  data arrival time                                                                                                  -1.4371                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3720                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_5_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_5_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_5_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (874.32,333.64)        i              1.05
  khu_sensor_top/sensor_core/r_ads_second_param_reg_5_/Q (fd4qd1_hd)        0.1905               0.9250    0.4537     1.2037 f    (884.36,333.30)                       1.05
  khu_sensor_top/sensor_core/r_ads_second_param[5] (net)     2   0.0129                          0.9250    0.0000     1.2037 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U186/B (scg14d1_hd)                  0.0000    0.1905    0.0000     0.9250    0.0000 *   1.2037 f    (889.25,336.76)                       1.05
  khu_sensor_top/sensor_core/U186/Y (scg14d1_hd)                            0.1212               0.9250    0.2281     1.4318 f    (890.70,336.54)                       1.05
  khu_sensor_top/sensor_core/n486 (net)         1       0.0044                                   0.9250    0.0000     1.4318 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_second_param_reg_5_/D (fd4qd1_hd)   0.0000   0.1212   0.0000   0.9250   0.0000 *   1.4318 f    (875.92,333.71)                       1.05
  data arrival time                                                                                                   1.4318                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_5_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0698     1.0598                                            
  data required time                                                                                                  1.0598                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0598                                            
  data arrival time                                                                                                  -1.4318                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3720                                            


  Startpoint: khu_sensor_top/uart_controller/uart_tx/r_Clock_Count_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/r_Clock_Count_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_tx/r_Clock_Count_reg_2_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (973.76,207.20)     i              1.05
  khu_sensor_top/uart_controller/uart_tx/r_Clock_Count_reg_2_/Q (fd4qd1_hd)   0.1763             0.9250    0.4449     1.1949 f    (983.80,207.54)                       1.05
  khu_sensor_top/uart_controller/uart_tx/r_Clock_Count[2] (net)     2   0.0113                   0.9250    0.0000     1.1949 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/U53/B (scg2d2_hd)        0.0000    0.1763    0.0000     0.9250    0.0000 *   1.1949 f    (983.41,203.93)                       1.05
  khu_sensor_top/uart_controller/uart_tx/U53/Y (scg2d2_hd)                  0.0900               0.9250    0.2449     1.4398 f    (985.57,203.99)                       1.05
  khu_sensor_top/uart_controller/uart_tx/n75 (net)     1   0.0036                                0.9250    0.0000     1.4398 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/r_Clock_Count_reg_2_/D (fd4qd1_hd)   0.0000   0.0900   0.0000   0.9250   0.0000 *   1.4398 f (975.36,207.13)                   1.05
  data arrival time                                                                                                   1.4398                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_tx/r_Clock_Count_reg_2_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0775     1.0675                                            
  data required time                                                                                                  1.0675                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0675                                            
  data arrival time                                                                                                  -1.4398                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3724                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_1_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (890.00,343.99)        i              1.05
  khu_sensor_top/sensor_core/r_ads_second_param_reg_1_/Q (fd4qd1_hd)        0.1734               0.9250    0.4431     1.1931 f    (879.96,344.33)                       1.05
  khu_sensor_top/sensor_core/r_ads_second_param[1] (net)     2   0.0110                          0.9250    0.0000     1.1931 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U234/B (scg2d2_hd)                   0.0000    0.1734    0.0000     0.9250    0.0001 *   1.1931 f    (893.55,344.11)                       1.05
  khu_sensor_top/sensor_core/U234/Y (scg2d2_hd)                             0.0935               0.9250    0.2464     1.4395 f    (891.40,344.05)                       1.05
  khu_sensor_top/sensor_core/n490 (net)         1       0.0040                                   0.9250    0.0000     1.4395 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_second_param_reg_1_/D (fd4qd1_hd)   0.0000   0.0935   0.0000   0.9250   0.0000 *   1.4395 f    (888.40,343.93)                       1.05
  data arrival time                                                                                                   1.4395                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_1_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0766     1.0666                                            
  data required time                                                                                                  1.0666                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0666                                            
  data arrival time                                                                                                  -1.4395                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3729                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_45_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_45_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_45_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (997.52,391.24)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_45_/Q (fd4qd1_hd)   0.1488             0.9250    0.4265     1.1765 f    (1007.56,390.90)                      1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[45] (net)     2   0.0083                   0.9250    0.0000     1.1765 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U67/B (scg5d1_hd)                0.0000    0.1488    0.0000     0.9250    0.0001 *   1.1766 f    (992.64,391.35)                       1.05
  khu_sensor_top/uart_controller/U67/Y (scg5d1_hd)                          0.1502               0.9250    0.2494     1.4260 f    (995.75,390.91)                       1.05
  khu_sensor_top/uart_controller/n120 (net)     1       0.0040                                   0.9250    0.0000     1.4260 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_45_/D (fd4qd1_hd)   0.0000   0.1502   0.0000   0.9250   0.0000 *   1.4260 f (999.12,391.31)                   1.05
  data arrival time                                                                                                   1.4260                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_45_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0627     1.0527                                            
  data required time                                                                                                  1.0527                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0527                                            
  data arrival time                                                                                                  -1.4260                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3733                                            


  Startpoint: khu_sensor_top/sensor_core/r_uart_data_rx_reg_11_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_data_rx_reg_11_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_11_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000    0.9250    0.0000     0.7500 r    (956.16,340.85)        i              1.05
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_11_/Q (fd4qd1_hd)           0.1884               0.9250    0.4524     1.2024 f    (966.20,340.51)                       1.05
  khu_sensor_top/sensor_core/r_uart_data_rx[11] (net)     3   0.0127                             0.9250    0.0000     1.2024 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U379/A (scg2d2_hd)                   0.0000    0.1884    0.0000     0.9250    0.0000 *   1.2025 f    (967.53,333.21)                       1.05
  khu_sensor_top/sensor_core/U379/Y (scg2d2_hd)                             0.0978               0.9250    0.2364     1.4389 f    (966.20,333.59)                       1.05
  khu_sensor_top/sensor_core/n624 (net)         1       0.0050                                   0.9250    0.0000     1.4389 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_11_/D (fd4qd1_hd)   0.0000   0.0978   0.0000     0.9250    0.0000 *   1.4389 f    (957.76,340.91)                       1.05
  data arrival time                                                                                                   1.4389                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_11_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0756     1.0656                                            
  data required time                                                                                                  1.0656                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0656                                            
  data arrival time                                                                                                  -1.4389                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3733                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_1_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (1007.92,276.05)       i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_1_/Q (fd4qd1_hd)        0.1771               0.9250    0.4454     1.1954 f    (997.88,275.70)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx[1] (net)     2   0.0114                          0.9250    0.0000     1.1954 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/i_Tx_Byte[1] (uart_tx)                                  0.9250    0.0000     1.1954 f    (netlink)                             
  khu_sensor_top/uart_controller/uart_tx/i_Tx_Byte[1] (net)   0.0114                             0.9250    0.0000     1.1954 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/U57/B (scg2d2_hd)        0.0000    0.1771    0.0000     0.9250    0.0001 *   1.1955 f    (1002.77,257.71)                      1.05
  khu_sensor_top/uart_controller/uart_tx/U57/Y (scg2d2_hd)                  0.0907               0.9250    0.2452     1.4407 f    (1004.92,257.65)                      1.05
  khu_sensor_top/uart_controller/uart_tx/n69 (net)     1   0.0037                                0.9250    0.0000     1.4407 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_1_/D (fd4qd1_hd)   0.0000   0.0907   0.0000   0.9250   0.0000 *   1.4407 f (1005.88,254.51)                      1.05
  data arrival time                                                                                                   1.4407                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_1_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0773     1.0673                                            
  data required time                                                                                                  1.0673                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0673                                            
  data arrival time                                                                                                  -1.4407                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3734                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_17_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_17_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r    (954.84,520.84)        i              1.05
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_17_/Q (fd4qd1_hd)       0.1786               0.9250    0.4463     1.1963 f    (964.88,520.51)                       1.05
  khu_sensor_top/sensor_core/r_ads_ch2_data_out[17] (net)     2   0.0116                         0.9250    0.0000     1.1963 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U501/B (scg2d2_hd)                   0.0000    0.1786    0.0000     0.9250    0.0000 *   1.1964 f    (956.91,527.93)                       1.05
  khu_sensor_top/sensor_core/U501/Y (scg2d2_hd)                             0.0893               0.9250    0.2447     1.4410 f    (954.76,527.99)                       1.05
  khu_sensor_top/sensor_core/n502 (net)         1       0.0035                                   0.9250    0.0000     1.4410 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_17_/D (fd4qd1_hd)   0.0000   0.0893   0.0000   0.9250   0.0000 *   1.4411 f   (956.44,520.91)                       1.05
  data arrival time                                                                                                   1.4411                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_17_/CK (fd4qd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0776     1.0676                                            
  data required time                                                                                                  1.0676                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0676                                            
  data arrival time                                                                                                  -1.4411                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3734                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_28_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_36_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_28_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (910.84,423.20)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_28_/Q (fd4qd1_hd)   0.1593             0.9250    0.4339     1.1839 f    (920.88,423.54)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[28] (net)     2   0.0094                   0.9250    0.0000     1.1839 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U76/E (scg5d1_hd)                0.0000    0.1593    0.0000     0.9250    0.0000 *   1.1839 f    (921.37,401.49)                       1.05
  khu_sensor_top/uart_controller/U76/Y (scg5d1_hd)                          0.1378               0.9250    0.2452     1.4292 f    (917.29,401.93)                       1.05
  khu_sensor_top/uart_controller/n129 (net)     1       0.0032                                   0.9250    0.0000     1.4292 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_36_/D (fd4qd1_hd)   0.0000   0.1378   0.0000   0.9250   0.0000 *   1.4292 f (919.48,398.51)                   1.05
  data arrival time                                                                                                   1.4292                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_36_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0657     1.0557                                            
  data required time                                                                                                  1.0557                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0557                                            
  data arrival time                                                                                                  -1.4292                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3735                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_1_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (1007.92,276.05)       i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_1_/Q (fd4qd1_hd)        0.1771               0.9250    0.4454     1.1954 f    (997.88,275.70)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx[1] (net)     2   0.0114                          0.9250    0.0000     1.1954 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U30/B (scg2d2_hd)                0.0000    0.1771    0.0000     0.9250    0.0000 *   1.1954 f    (996.95,279.31)                       1.05
  khu_sensor_top/uart_controller/U30/Y (scg2d2_hd)                          0.0905               0.9250    0.2456     1.4410 f    (994.79,279.25)                       1.05
  khu_sensor_top/uart_controller/n87 (net)      1       0.0037                                   0.9250    0.0000     1.4410 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_1_/D (fd4qd1_hd)   0.0000   0.0905   0.0000   0.9250   0.0000 *   1.4410 f    (1006.32,276.11)                      1.05
  data arrival time                                                                                                   1.4410                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_1_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0773     1.0673                                            
  data required time                                                                                                  1.0673                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0673                                            
  data arrival time                                                                                                  -1.4410                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3737                                            


1
