
*** Running vivado
    with args -log system_auto_ds_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_auto_ds_2.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Jan 30 13:48:07 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source system_auto_ds_2.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1698.773 ; gain = 121.828 ; free physical = 2203 ; free virtual = 24273
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_ds_2
Command: synth_design -top system_auto_ds_2 -part xc7k325tffg900-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2024.06' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Device 21-9227] Part: xc7k325tffg900-2 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1511796
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2538.043 ; gain = 421.629 ; free physical = 1184 ; free virtual = 23265
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_auto_ds_2' [/home/asanche4/Master/nanoupv2025/genesys_2_2024_1/genesys2_basic.gen/sources_1/bd/system/ip/system_auto_ds_2/synth/system_auto_ds_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_31_top' [/home/asanche4/Master/nanoupv2025/genesys_2_2024_1/genesys2_basic.gen/sources_1/bd/system/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14446]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_31_axi4lite_downsizer' [/home/asanche4/Master/nanoupv2025/genesys_2_2024_1/genesys2_basic.gen/sources_1/bd/system/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2996]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_31_axi4lite_downsizer' (0#1) [/home/asanche4/Master/nanoupv2025/genesys_2_2024_1/genesys2_basic.gen/sources_1/bd/system/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2996]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_31_top' (0#1) [/home/asanche4/Master/nanoupv2025/genesys_2_2024_1/genesys2_basic.gen/sources_1/bd/system/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14446]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_ds_2' (0#1) [/home/asanche4/Master/nanoupv2025/genesys_2_2024_1/genesys2_basic.gen/sources_1/bd/system/ip/system_auto_ds_2/synth/system_auto_ds_2.v:53]
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[1] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[0] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[0] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[1] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[0] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[3] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[2] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[1] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[0] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[0] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[7] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[6] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[5] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[4] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[3] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[2] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[1] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[0] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[2] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[1] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[0] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[1] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[0] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[0] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[3] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[2] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[1] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[0] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[3] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[2] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[1] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[0] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[3] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[2] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[1] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[0] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2727.980 ; gain = 611.566 ; free physical = 238 ; free virtual = 22234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2727.980 ; gain = 611.566 ; free physical = 251 ; free virtual = 22248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2727.980 ; gain = 611.566 ; free physical = 251 ; free virtual = 22248
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2727.980 ; gain = 0.000 ; free physical = 227 ; free virtual = 22223
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/asanche4/Master/nanoupv2025/genesys_2_2024_1/genesys2_basic.gen/sources_1/bd/system/ip/system_auto_ds_2/system_auto_ds_2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/asanche4/Master/nanoupv2025/genesys_2_2024_1/genesys2_basic.gen/sources_1/bd/system/ip/system_auto_ds_2/system_auto_ds_2_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/asanche4/Master/nanoupv2025/genesys_2_2024_1/genesys2_basic.runs/system_auto_ds_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/asanche4/Master/nanoupv2025/genesys_2_2024_1/genesys2_basic.runs/system_auto_ds_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2848.465 ; gain = 0.000 ; free physical = 236 ; free virtual = 22152
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2848.465 ; gain = 0.000 ; free physical = 272 ; free virtual = 22157
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2848.465 ; gain = 732.051 ; free physical = 281 ; free virtual = 21878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2848.465 ; gain = 732.051 ; free physical = 282 ; free virtual = 21879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/asanche4/Master/nanoupv2025/genesys_2_2024_1/genesys2_basic.runs/system_auto_ds_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2848.465 ; gain = 732.051 ; free physical = 289 ; free virtual = 21886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2848.465 ; gain = 732.051 ; free physical = 249 ; free virtual = 21846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[1] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[0] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[0] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[1] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[0] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[3] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[2] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[1] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[0] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[0] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[7] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[6] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[5] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[4] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[3] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[2] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[1] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[0] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[2] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[1] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[0] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[1] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[0] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[0] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[3] in module axi_dwidth_converter_v2_1_31_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2848.465 ; gain = 732.051 ; free physical = 320 ; free virtual = 21720
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2848.465 ; gain = 732.051 ; free physical = 916 ; free virtual = 21566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 2848.465 ; gain = 732.051 ; free physical = 917 ; free virtual = 21567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 2848.465 ; gain = 732.051 ; free physical = 917 ; free virtual = 21568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2848.465 ; gain = 732.051 ; free physical = 757 ; free virtual = 21407
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2848.465 ; gain = 732.051 ; free physical = 756 ; free virtual = 21406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2848.465 ; gain = 732.051 ; free physical = 754 ; free virtual = 21404
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2848.465 ; gain = 732.051 ; free physical = 754 ; free virtual = 21404
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2848.465 ; gain = 732.051 ; free physical = 767 ; free virtual = 21417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2848.465 ; gain = 732.051 ; free physical = 767 ; free virtual = 21417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     3|
|3     |LUT3 |    68|
|4     |LUT4 |     4|
|5     |LUT5 |    11|
|6     |LUT6 |    60|
|7     |FDRE |    55|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2848.465 ; gain = 732.051 ; free physical = 767 ; free virtual = 21417
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 57 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2848.465 ; gain = 611.566 ; free physical = 751 ; free virtual = 21401
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2848.473 ; gain = 732.051 ; free physical = 763 ; free virtual = 21413
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2848.473 ; gain = 0.000 ; free physical = 837 ; free virtual = 21487
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.473 ; gain = 0.000 ; free physical = 921 ; free virtual = 21572
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 9556a0d1
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 2864.473 ; gain = 1145.887 ; free physical = 921 ; free virtual = 21571
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1897.961; main = 1595.143; forked = 304.234
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4513.836; main = 2864.477; forked = 1665.367
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2888.484 ; gain = 0.000 ; free physical = 921 ; free virtual = 21571
INFO: [Common 17-1381] The checkpoint '/home/asanche4/Master/nanoupv2025/genesys_2_2024_1/genesys2_basic.runs/system_auto_ds_2_synth_1/system_auto_ds_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_auto_ds_2, cache-ID = 4bc18671ee062dd1
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2888.484 ; gain = 0.000 ; free physical = 501 ; free virtual = 21175
INFO: [Common 17-1381] The checkpoint '/home/asanche4/Master/nanoupv2025/genesys_2_2024_1/genesys2_basic.runs/system_auto_ds_2_synth_1/system_auto_ds_2.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file system_auto_ds_2_utilization_synth.rpt -pb system_auto_ds_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 30 13:49:26 2025...

*** Running vivado
    with args -log system_auto_ds_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_auto_ds_2.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Jan 30 15:00:15 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source system_auto_ds_2.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1701.062 ; gain = 60.797 ; free physical = 10894 ; free virtual = 29341
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_ds_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a503ebd5629b4107 to dir: /home/asanche4/Master/nanoupv2025/genesys_2_2024_1/genesys2_basic.runs/system_auto_ds_2_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/asanche4/Master/nanoupv2025/genesys_2_2024_1/genesys2_basic.cache/ip/2024.1/a/5/a503ebd5629b4107/system_auto_ds_5.dcp to /home/asanche4/Master/nanoupv2025/genesys_2_2024_1/genesys2_basic.runs/system_auto_ds_2_synth_1/system_auto_ds_2.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/asanche4/Master/nanoupv2025/genesys_2_2024_1/genesys2_basic.cache/ip/2024.1/a/5/a503ebd5629b4107/system_auto_ds_5_stub.v to /home/asanche4/Master/nanoupv2025/genesys_2_2024_1/genesys2_basic.runs/system_auto_ds_2_synth_1/system_auto_ds_2_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/asanche4/Master/nanoupv2025/genesys_2_2024_1/genesys2_basic.cache/ip/2024.1/a/5/a503ebd5629b4107/system_auto_ds_5_stub.vhdl to /home/asanche4/Master/nanoupv2025/genesys_2_2024_1/genesys2_basic.runs/system_auto_ds_2_synth_1/system_auto_ds_2_stub.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/asanche4/Master/nanoupv2025/genesys_2_2024_1/genesys2_basic.cache/ip/2024.1/a/5/a503ebd5629b4107/system_auto_ds_5_sim_netlist.v to /home/asanche4/Master/nanoupv2025/genesys_2_2024_1/genesys2_basic.runs/system_auto_ds_2_synth_1/system_auto_ds_2_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/asanche4/Master/nanoupv2025/genesys_2_2024_1/genesys2_basic.cache/ip/2024.1/a/5/a503ebd5629b4107/system_auto_ds_5_sim_netlist.vhdl to /home/asanche4/Master/nanoupv2025/genesys_2_2024_1/genesys2_basic.runs/system_auto_ds_2_synth_1/system_auto_ds_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP system_auto_ds_2, cache-ID = a503ebd5629b4107.
INFO: [Common 17-206] Exiting Vivado at Thu Jan 30 15:00:31 2025...
