Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date             : Tue Nov 14 15:06:25 2017
| Host             : yanxiang-W520 running 64-bit Ubuntu 16.04.1 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.877 |
| Dynamic (W)              | 1.743 |
| Device Static (W)        | 0.134 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 63.3  |
| Junction Temperature (C) | 46.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.016 |        6 |       --- |             --- |
| Slice Logic              |     0.018 |    34846 |       --- |             --- |
|   LUT as Logic           |     0.017 |    16508 |     17600 |           93.80 |
|   CARRY4                 |    <0.001 |      699 |      4400 |           15.89 |
|   Register               |    <0.001 |    14165 |     35200 |           40.24 |
|   LUT as Shift Register  |    <0.001 |      281 |      6000 |            4.68 |
|   F7/F8 Muxes            |    <0.001 |       16 |     17600 |            0.09 |
|   Others                 |     0.000 |      815 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |       18 |      6000 |            0.30 |
| Signals                  |     0.024 |    29534 |       --- |             --- |
| Block RAM                |     0.007 |      8.5 |        60 |           14.17 |
| PLL                      |     0.109 |        1 |         2 |           50.00 |
| DSPs                     |     0.005 |       32 |        80 |           40.00 |
| I/O                      |     0.003 |       17 |       100 |           17.00 |
| PS7                      |     1.561 |        1 |       --- |             --- |
| Static Power             |     0.134 |          |           |                 |
| Total                    |     1.877 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.089 |       0.081 |      0.008 |
| Vccaux    |       1.800 |     0.067 |       0.055 |      0.012 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.740 |       0.708 |      0.032 |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-----------------------------------------------------------------------------------------------+-----------------+
| Clock      | Domain                                                                                        | Constraint (ns) |
+------------+-----------------------------------------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                                   |            10.0 |
| clk_fpga_1 | design_1_i/processing_system7_0/inst/FCLK_CLK1                                                |            66.0 |
| clkfbout   | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkfbout |            50.0 |
| clkout0    | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0  |            81.4 |
+------------+-----------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------+-----------+
| Name                                                                                   | Power (W) |
+----------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                       |     1.743 |
|   design_1_i                                                                           |     1.740 |
|     axi_dma_0                                                                          |     0.015 |
|       U0                                                                               |     0.015 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                 |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                      |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                           |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                         |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                 |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                      |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                           |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                         |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                           |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                       |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                       |    <0.001 |
|         I_PRMRY_DATAMOVER                                                              |     0.014 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                            |     0.006 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                           |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                |     0.004 |
|               I_DATA_FIFO                                                              |     0.004 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                            |     0.004 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                    |     0.004 |
|                     inst_fifo_gen                                                      |     0.004 |
|                       gconvfifo.rf                                                     |     0.004 |
|                         grf.rf                                                         |     0.004 |
|                           gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                             gr1.gr1_int.rfwft                                          |    <0.001 |
|                             grss.gdc.dc                                                |    <0.001 |
|                               gsym_dc.dc                                               |    <0.001 |
|                             grss.rsts                                                  |    <0.001 |
|                             rpntr                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                             gwss.wsts                                                  |    <0.001 |
|                             wpntr                                                      |    <0.001 |
|                           gntv_or_sync_fifo.mem                                        |     0.004 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                   |     0.004 |
|                               inst_blk_mem_gen                                         |     0.004 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                   |     0.004 |
|                                   valid.cstr                                           |     0.004 |
|                                     ramloop[0].ram.r                                   |     0.004 |
|                                       prim_noinit.ram                                  |     0.004 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                            |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                               |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                     |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                            |    <0.001 |
|             I_ADDR_CNTL                                                                |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                               |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                     |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                            |    <0.001 |
|                     DYNSHREG_F_I                                                       |    <0.001 |
|             I_CMD_STATUS                                                               |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                       |    <0.001 |
|               I_CMD_FIFO                                                               |    <0.001 |
|             I_MSTR_PCC                                                                 |    <0.001 |
|             I_RD_DATA_CNTL                                                             |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                               |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                     |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                            |    <0.001 |
|                     DYNSHREG_F_I                                                       |    <0.001 |
|             I_RD_STATUS_CNTLR                                                          |    <0.001 |
|             I_RESET                                                                    |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                            |     0.008 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                      |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                        |     0.005 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                    |    <0.001 |
|               I_DATA_FIFO                                                              |     0.004 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                            |     0.004 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                    |     0.004 |
|                     inst_fifo_gen                                                      |     0.004 |
|                       gconvfifo.rf                                                     |     0.004 |
|                         grf.rf                                                         |     0.004 |
|                           gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                             gr1.gr1_int.rfwft                                          |    <0.001 |
|                             grss.rsts                                                  |    <0.001 |
|                             rpntr                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                             gwss.wsts                                                  |    <0.001 |
|                             wpntr                                                      |    <0.001 |
|                           gntv_or_sync_fifo.mem                                        |     0.004 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                   |     0.004 |
|                               inst_blk_mem_gen                                         |     0.004 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                   |     0.004 |
|                                   valid.cstr                                           |     0.004 |
|                                     ramloop[0].ram.r                                   |     0.004 |
|                                       prim_noinit.ram                                  |     0.004 |
|               I_XD_FIFO                                                                |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                        |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                    |    <0.001 |
|                     inst_fifo_gen                                                      |    <0.001 |
|                       gconvfifo.rf                                                     |    <0.001 |
|                         grf.rf                                                         |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                             grhf.rhf                                                   |    <0.001 |
|                             grss.gdc.dc                                                |    <0.001 |
|                               gsym_dc.dc                                               |    <0.001 |
|                             grss.rsts                                                  |    <0.001 |
|                             rpntr                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                             gwss.wsts                                                  |    <0.001 |
|                             wpntr                                                      |    <0.001 |
|                           gntv_or_sync_fifo.mem                                        |    <0.001 |
|                             gdm.dm_gen.dm                                              |    <0.001 |
|                               RAM_reg_0_7_0_5                                          |    <0.001 |
|                               RAM_reg_0_7_6_8                                          |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                      |    <0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                     |     0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                       |     0.001 |
|                 I_MSSAI_SKID_BUF                                                       |    <0.001 |
|                 I_TSTRB_FIFO                                                           |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                             |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                   |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                          |    <0.001 |
|                       DYNSHREG_F_I                                                     |    <0.001 |
|                 SLICE_INSERTION                                                        |    <0.001 |
|               I_DRE_CNTL_FIFO                                                          |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                               |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                     |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                            |    <0.001 |
|                     DYNSHREG_F_I                                                       |    <0.001 |
|             I_ADDR_CNTL                                                                |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                               |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                     |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                            |    <0.001 |
|                     DYNSHREG_F_I                                                       |    <0.001 |
|             I_CMD_STATUS                                                               |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                       |    <0.001 |
|               I_CMD_FIFO                                                               |    <0.001 |
|             I_RESET                                                                    |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                       |    <0.001 |
|             I_WR_DATA_CNTL                                                             |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                               |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                     |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                            |    <0.001 |
|                     DYNSHREG_F_I                                                       |    <0.001 |
|             I_WR_STATUS_CNTLR                                                          |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                          |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                               |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                     |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                            |    <0.001 |
|                     DYNSHREG_F_I                                                       |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                               |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                     |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                            |    <0.001 |
|                     DYNSHREG_F_I                                                       |    <0.001 |
|         I_RST_MODULE                                                                   |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                   |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                   |    <0.001 |
|           REG_HRD_RST                                                                  |    <0.001 |
|           REG_HRD_RST_OUT                                                              |    <0.001 |
|     axi_gpio_0                                                                         |    <0.001 |
|       U0                                                                               |    <0.001 |
|         AXI_LITE_IPIF_I                                                                |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                           |    <0.001 |
|             I_DECODER                                                                  |    <0.001 |
|         INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                             |    <0.001 |
|         gpio_core_1                                                                    |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS4                                                      |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS5                                                      |    <0.001 |
|     axi_iic_0                                                                          |     0.002 |
|       U0                                                                               |     0.002 |
|         X_IIC                                                                          |     0.002 |
|           DYN_MASTER_I                                                                 |    <0.001 |
|           FILTER_I                                                                     |    <0.001 |
|             SCL_DEBOUNCE                                                               |    <0.001 |
|               INPUT_DOUBLE_REGS                                                        |    <0.001 |
|             SDA_DEBOUNCE                                                               |    <0.001 |
|               INPUT_DOUBLE_REGS                                                        |    <0.001 |
|           IIC_CONTROL_I                                                                |    <0.001 |
|             BITCNT                                                                     |    <0.001 |
|             CLKCNT                                                                     |    <0.001 |
|             I2CDATA_REG                                                                |    <0.001 |
|             I2CHEADER_REG                                                              |    <0.001 |
|             SETUP_CNT                                                                  |    <0.001 |
|           READ_FIFO_I                                                                  |    <0.001 |
|           REG_INTERFACE_I                                                              |    <0.001 |
|           WRITE_FIFO_CTRL_I                                                            |    <0.001 |
|           WRITE_FIFO_I                                                                 |    <0.001 |
|           X_AXI_IPIF_SSP1                                                              |    <0.001 |
|             AXI_LITE_IPIF_I                                                            |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                       |    <0.001 |
|                 I_DECODER                                                              |    <0.001 |
|             X_INTERRUPT_CONTROL                                                        |    <0.001 |
|             X_SOFT_RESET                                                               |    <0.001 |
|     axi_mem_intercon                                                                   |     0.004 |
|       m00_couplers                                                                     |     0.001 |
|         auto_pc                                                                        |     0.001 |
|           inst                                                                         |     0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                               |     0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                      |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_0                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                    |    <0.001 |
|               USE_WRITE.write_addr_inst                                                |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                   |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_4                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                              |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_4                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_WRITE.write_data_inst                                                |    <0.001 |
|       s00_couplers                                                                     |    <0.001 |
|         auto_us                                                                        |    <0.001 |
|           inst                                                                         |    <0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                              |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                   |    <0.001 |
|                 r_pipe                                                                 |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                           |    <0.001 |
|               USE_READ.read_addr_inst                                                  |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                |    <0.001 |
|               si_register_slice_inst                                                   |    <0.001 |
|                 ar_pipe                                                                |    <0.001 |
|       s01_couplers                                                                     |    <0.001 |
|         auto_us                                                                        |    <0.001 |
|           inst                                                                         |    <0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                              |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                         |    <0.001 |
|               USE_WRITE.write_addr_inst                                                |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                |    <0.001 |
|               si_register_slice_inst                                                   |    <0.001 |
|                 aw_pipe                                                                |    <0.001 |
|       xbar                                                                             |     0.001 |
|         inst                                                                           |     0.001 |
|           gen_samd.crossbar_samd                                                       |     0.001 |
|             addr_arbiter_ar                                                            |    <0.001 |
|             addr_arbiter_aw                                                            |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                         |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                               |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                    |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                           |    <0.001 |
|               b_pipe                                                                   |    <0.001 |
|               r_pipe                                                                   |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                               |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                    |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                           |    <0.001 |
|               b_pipe                                                                   |    <0.001 |
|               r_pipe                                                                   |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                            |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                           |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                             |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                             |    <0.001 |
|               wrouter_aw_fifo                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|             splitter_aw_mi                                                             |    <0.001 |
|     b_filter_0                                                                         |     0.039 |
|       U0                                                                               |     0.039 |
|         b_filter_S00_AXI_inst                                                          |     0.039 |
|           inst0_banddetect                                                             |     0.010 |
|             LEVEL_DETECT                                                               |    <0.001 |
|             Q1                                                                         |     0.002 |
|               FP_ADDER                                                                 |     0.002 |
|                 subtraction_norm                                                       |    <0.001 |
|               FP_MULTPLIER                                                             |    <0.001 |
|             Q2                                                                         |     0.002 |
|               FP_ADDER                                                                 |     0.002 |
|                 subtraction_norm                                                       |    <0.001 |
|               FP_MULTPLIER                                                             |    <0.001 |
|             Q3                                                                         |     0.002 |
|               FP_ADDER                                                                 |     0.002 |
|                 subtraction_norm                                                       |    <0.001 |
|               FP_MULTPLIER                                                             |    <0.001 |
|             Q4                                                                         |     0.002 |
|               FP_ADDER                                                                 |     0.002 |
|                 subtraction_norm                                                       |    <0.001 |
|               FP_MULTPLIER                                                             |    <0.001 |
|           inst1_banddetect                                                             |     0.010 |
|             LEVEL_DETECT                                                               |    <0.001 |
|             Q1                                                                         |     0.002 |
|               FP_ADDER                                                                 |     0.002 |
|                 subtraction_norm                                                       |    <0.001 |
|               FP_MULTPLIER                                                             |    <0.001 |
|             Q2                                                                         |     0.002 |
|               FP_ADDER                                                                 |     0.002 |
|                 subtraction_norm                                                       |    <0.001 |
|               FP_MULTPLIER                                                             |    <0.001 |
|             Q3                                                                         |     0.002 |
|               FP_ADDER                                                                 |     0.002 |
|                 subtraction_norm                                                       |    <0.001 |
|               FP_MULTPLIER                                                             |    <0.001 |
|             Q4                                                                         |     0.002 |
|               FP_ADDER                                                                 |     0.002 |
|                 subtraction_norm                                                       |    <0.001 |
|               FP_MULTPLIER                                                             |    <0.001 |
|           inst2_banddetect                                                             |     0.009 |
|             LEVEL_DETECT                                                               |    <0.001 |
|             Q1                                                                         |     0.002 |
|               FP_ADDER                                                                 |     0.001 |
|                 subtraction_norm                                                       |    <0.001 |
|               FP_MULTPLIER                                                             |    <0.001 |
|             Q2                                                                         |     0.002 |
|               FP_ADDER                                                                 |     0.001 |
|                 subtraction_norm                                                       |    <0.001 |
|               FP_MULTPLIER                                                             |    <0.001 |
|             Q3                                                                         |     0.002 |
|               FP_ADDER                                                                 |     0.001 |
|                 subtraction_norm                                                       |    <0.001 |
|               FP_MULTPLIER                                                             |    <0.001 |
|             Q4                                                                         |     0.002 |
|               FP_ADDER                                                                 |     0.001 |
|                 subtraction_norm                                                       |    <0.001 |
|               FP_MULTPLIER                                                             |    <0.001 |
|           inst3_banddetect                                                             |     0.009 |
|             LEVEL_DETECT                                                               |    <0.001 |
|             Q1                                                                         |     0.002 |
|               FP_ADDER                                                                 |     0.001 |
|                 subtraction_norm                                                       |    <0.001 |
|               FP_MULTPLIER                                                             |    <0.001 |
|             Q2                                                                         |     0.002 |
|               FP_ADDER                                                                 |     0.001 |
|                 subtraction_norm                                                       |    <0.001 |
|               FP_MULTPLIER                                                             |    <0.001 |
|             Q3                                                                         |     0.002 |
|               FP_ADDER                                                                 |     0.001 |
|                 subtraction_norm                                                       |    <0.001 |
|               FP_MULTPLIER                                                             |    <0.001 |
|             Q4                                                                         |     0.002 |
|               FP_ADDER                                                                 |     0.001 |
|                 subtraction_norm                                                       |    <0.001 |
|               FP_MULTPLIER                                                             |    <0.001 |
|     d_axi_i2s_audio_0                                                                  |     0.112 |
|       U0                                                                               |     0.112 |
|         d_axi_i2s_audio_v2_0_AXI_L_inst                                                |     0.112 |
|           Inst_I2sCtl                                                                  |     0.111 |
|             Inst_Dcm                                                                   |     0.109 |
|             Inst_I2sRxFifo                                                             |    <0.001 |
|               U0                                                                       |    <0.001 |
|                 inst_fifo_gen                                                          |    <0.001 |
|                   gconvfifo.rf                                                         |    <0.001 |
|                     grf.rf                                                             |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                         gras.rsts                                                      |    <0.001 |
|                           c0                                                           |     0.000 |
|                           c1                                                           |     0.000 |
|                         rpntr                                                          |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                         gwas.wsts                                                      |    <0.001 |
|                           c1                                                           |    <0.001 |
|                           c2                                                           |     0.000 |
|                         wpntr                                                          |    <0.001 |
|                       gntv_or_sync_fifo.mem                                            |    <0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                       |    <0.001 |
|                           inst_blk_mem_gen                                             |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                       |    <0.001 |
|                               valid.cstr                                               |    <0.001 |
|                                 ramloop[0].ram.r                                       |    <0.001 |
|                                   prim_noinit.ram                                      |    <0.001 |
|                                 ramloop[1].ram.r                                       |    <0.001 |
|                                   prim_noinit.ram                                      |    <0.001 |
|                                 ramloop[2].ram.r                                       |    <0.001 |
|                                   prim_noinit.ram                                      |    <0.001 |
|                       rstblk                                                           |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst       |    <0.001 |
|             Inst_I2sRxTx                                                               |    <0.001 |
|             Inst_I2sTxFifo                                                             |    <0.001 |
|               U0                                                                       |    <0.001 |
|                 inst_fifo_gen                                                          |    <0.001 |
|                   gconvfifo.rf                                                         |    <0.001 |
|                     grf.rf                                                             |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                         gras.rsts                                                      |    <0.001 |
|                           c0                                                           |    <0.001 |
|                           c1                                                           |     0.000 |
|                         rpntr                                                          |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                         gwas.wsts                                                      |    <0.001 |
|                           c1                                                           |     0.000 |
|                           c2                                                           |     0.000 |
|                         wpntr                                                          |    <0.001 |
|                       gntv_or_sync_fifo.mem                                            |    <0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                       |    <0.001 |
|                           inst_blk_mem_gen                                             |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                       |    <0.001 |
|                               valid.cstr                                               |    <0.001 |
|                                 ramloop[0].ram.r                                       |    <0.001 |
|                                   prim_noinit.ram                                      |    <0.001 |
|                                 ramloop[1].ram.r                                       |    <0.001 |
|                                   prim_noinit.ram                                      |    <0.001 |
|                                 ramloop[2].ram.r                                       |    <0.001 |
|                                   prim_noinit.ram                                      |    <0.001 |
|                       rstblk                                                           |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst       |    <0.001 |
|             Inst_Rst_Sync_RST                                                          |    <0.001 |
|             Inst_Rst_Sync_TX_RST                                                       |    <0.001 |
|             Inst_Sampling                                                              |    <0.001 |
|               U0                                                                       |    <0.001 |
|                 inst_fifo_gen                                                          |    <0.001 |
|                   gconvfifo.rf                                                         |    <0.001 |
|                     grf.rf                                                             |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                         gras.rsts                                                      |    <0.001 |
|                         rpntr                                                          |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                         gwas.wsts                                                      |    <0.001 |
|                         wpntr                                                          |    <0.001 |
|                       gntv_or_sync_fifo.mem                                            |    <0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                       |    <0.001 |
|                           inst_blk_mem_gen                                             |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                       |    <0.001 |
|                               valid.cstr                                               |    <0.001 |
|                                 ramloop[0].ram.r                                       |    <0.001 |
|                                   prim_noinit.ram                                      |    <0.001 |
|                       rstblk                                                           |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst       |    <0.001 |
|             Inst_SyncBit_CTL_MM                                                        |    <0.001 |
|             Inst_SyncBit_RX_RS                                                         |    <0.001 |
|             Inst_SyncBit_Rx_Full                                                       |    <0.001 |
|             Inst_SyncBit_TX_RS                                                         |    <0.001 |
|             Inst_SyncBit_Tx_Empty                                                      |    <0.001 |
|           Inst_I2sStream                                                               |    <0.001 |
|     processing_system7_0                                                               |     1.562 |
|       inst                                                                             |     1.562 |
|     processing_system7_0_axi_periph                                                    |     0.004 |
|       s00_couplers                                                                     |     0.004 |
|         auto_pc                                                                        |     0.004 |
|           inst                                                                         |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                       |     0.004 |
|               RD.ar_channel_0                                                          |    <0.001 |
|                 ar_cmd_fsm_0                                                           |    <0.001 |
|                 cmd_translator_0                                                       |    <0.001 |
|                   incr_cmd_0                                                           |    <0.001 |
|                   wrap_cmd_0                                                           |    <0.001 |
|               RD.r_channel_0                                                           |    <0.001 |
|                 rd_data_fifo_0                                                         |    <0.001 |
|                 transaction_fifo_0                                                     |    <0.001 |
|               SI_REG                                                                   |     0.001 |
|                 ar_pipe                                                                |    <0.001 |
|                 aw_pipe                                                                |    <0.001 |
|                 b_pipe                                                                 |    <0.001 |
|                 r_pipe                                                                 |    <0.001 |
|               WR.aw_channel_0                                                          |    <0.001 |
|                 aw_cmd_fsm_0                                                           |    <0.001 |
|                 cmd_translator_0                                                       |    <0.001 |
|                   incr_cmd_0                                                           |    <0.001 |
|                   wrap_cmd_0                                                           |    <0.001 |
|               WR.b_channel_0                                                           |    <0.001 |
|                 bid_fifo_0                                                             |    <0.001 |
|                 bresp_fifo_0                                                           |    <0.001 |
|       xbar                                                                             |    <0.001 |
|         inst                                                                           |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                     |    <0.001 |
|             addr_arbiter_inst                                                          |    <0.001 |
|             gen_decerr.decerr_slave_inst                                               |    <0.001 |
|             reg_slice_r                                                                |    <0.001 |
|             splitter_ar                                                                |    <0.001 |
|             splitter_aw                                                                |    <0.001 |
|     ps7_0_axi_periph                                                                   |    <0.001 |
|       s00_couplers                                                                     |    <0.001 |
|         auto_pc                                                                        |    <0.001 |
|           inst                                                                         |    <0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                       |    <0.001 |
|               RD.ar_channel_0                                                          |    <0.001 |
|                 ar_cmd_fsm_0                                                           |    <0.001 |
|                 cmd_translator_0                                                       |    <0.001 |
|                   incr_cmd_0                                                           |    <0.001 |
|                   wrap_cmd_0                                                           |    <0.001 |
|               RD.r_channel_0                                                           |    <0.001 |
|                 rd_data_fifo_0                                                         |    <0.001 |
|                 transaction_fifo_0                                                     |    <0.001 |
|               SI_REG                                                                   |    <0.001 |
|                 ar_pipe                                                                |    <0.001 |
|                 aw_pipe                                                                |    <0.001 |
|                 b_pipe                                                                 |    <0.001 |
|                 r_pipe                                                                 |    <0.001 |
|               WR.aw_channel_0                                                          |    <0.001 |
|                 aw_cmd_fsm_0                                                           |    <0.001 |
|                 cmd_translator_0                                                       |    <0.001 |
|                   incr_cmd_0                                                           |    <0.001 |
|                   wrap_cmd_0                                                           |    <0.001 |
|               WR.b_channel_0                                                           |    <0.001 |
|                 bid_fifo_0                                                             |    <0.001 |
|                 bresp_fifo_0                                                           |    <0.001 |
|     rst_processing_system7_0_100M                                                      |    <0.001 |
|       U0                                                                               |    <0.001 |
|         EXT_LPF                                                                        |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                    |    <0.001 |
|         SEQ                                                                            |    <0.001 |
|           SEQ_COUNTER                                                                  |    <0.001 |
|     rst_ps7_0_15M                                                                      |    <0.001 |
|       U0                                                                               |    <0.001 |
|         EXT_LPF                                                                        |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                    |    <0.001 |
|         SEQ                                                                            |    <0.001 |
|           SEQ_COUNTER                                                                  |    <0.001 |
|     util_ds_buf_0                                                                      |    <0.001 |
|       U0                                                                               |    <0.001 |
|     xlconcat_0                                                                         |     0.000 |
|     xlconstant_0                                                                       |     0.000 |
|   iic_scl_iobuf                                                                        |     0.000 |
|   iic_sda_iobuf                                                                        |     0.000 |
|   leds_4bits_tri_iobuf_0                                                               |    <0.001 |
|   leds_4bits_tri_iobuf_1                                                               |    <0.001 |
|   leds_4bits_tri_iobuf_2                                                               |    <0.001 |
|   leds_4bits_tri_iobuf_3                                                               |    <0.001 |
+----------------------------------------------------------------------------------------+-----------+


