<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/amdgpu/atombios_crtc.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/amdgpu</a> - atombios_crtc.c<span style="font-size: 80%;"> (source / <a href="atombios_crtc.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">453</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-08-30 20:32:10</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">15</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2007-8 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  * Copyright 2008 Red Hat Inc.</a>
<a name="4"><span class="lineNum">       4 </span>            :  *</a>
<a name="5"><span class="lineNum">       5 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="6"><span class="lineNum">       6 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="7"><span class="lineNum">       7 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="8"><span class="lineNum">       8 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="9"><span class="lineNum">       9 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="10"><span class="lineNum">      10 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="11"><span class="lineNum">      11 </span>            :  *</a>
<a name="12"><span class="lineNum">      12 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="13"><span class="lineNum">      13 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="14"><span class="lineNum">      14 </span>            :  *</a>
<a name="15"><span class="lineNum">      15 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="16"><span class="lineNum">      16 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="17"><span class="lineNum">      17 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="18"><span class="lineNum">      18 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="19"><span class="lineNum">      19 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="20"><span class="lineNum">      20 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="21"><span class="lineNum">      21 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="22"><span class="lineNum">      22 </span>            :  *</a>
<a name="23"><span class="lineNum">      23 </span>            :  * Authors: Dave Airlie</a>
<a name="24"><span class="lineNum">      24 </span>            :  *          Alex Deucher</a>
<a name="25"><span class="lineNum">      25 </span>            :  */</a>
<a name="26"><span class="lineNum">      26 </span>            : </a>
<a name="27"><span class="lineNum">      27 </span>            : #include &lt;drm/drm_crtc_helper.h&gt;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &lt;drm/amdgpu_drm.h&gt;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &lt;drm/drm_fixed.h&gt;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &quot;amdgpu.h&quot;</a>
<a name="31"><span class="lineNum">      31 </span>            : #include &quot;atom.h&quot;</a>
<a name="32"><span class="lineNum">      32 </span>            : #include &quot;atom-bits.h&quot;</a>
<a name="33"><span class="lineNum">      33 </span>            : #include &quot;atombios_encoders.h&quot;</a>
<a name="34"><span class="lineNum">      34 </span>            : #include &quot;atombios_crtc.h&quot;</a>
<a name="35"><span class="lineNum">      35 </span>            : #include &quot;amdgpu_atombios.h&quot;</a>
<a name="36"><span class="lineNum">      36 </span>            : #include &quot;amdgpu_pll.h&quot;</a>
<a name="37"><span class="lineNum">      37 </span>            : #include &quot;amdgpu_connectors.h&quot;</a>
<a name="38"><span class="lineNum">      38 </span>            : </a>
<a name="39"><span class="lineNum">      39 </span><span class="lineNoCov">          0 : void amdgpu_atombios_crtc_overscan_setup(struct drm_crtc *crtc,</span></a>
<a name="40"><span class="lineNum">      40 </span>            :                                   struct drm_display_mode *mode,</a>
<a name="41"><span class="lineNum">      41 </span>            :                                   struct drm_display_mode *adjusted_mode)</a>
<a name="42"><span class="lineNum">      42 </span>            : {</a>
<a name="43"><span class="lineNum">      43 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span></a>
<a name="44"><span class="lineNum">      44 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(dev);</span></a>
<a name="45"><span class="lineNum">      45 </span><span class="lineNoCov">          0 :         struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);</span></a>
<a name="46"><span class="lineNum">      46 </span>            :         SET_CRTC_OVERSCAN_PS_ALLOCATION args;</a>
<a name="47"><span class="lineNum">      47 </span><span class="lineNoCov">          0 :         int index = GetIndexIntoMasterTable(COMMAND, SetCRTC_OverScan);</span></a>
<a name="48"><span class="lineNum">      48 </span>            :         int a1, a2;</a>
<a name="49"><span class="lineNum">      49 </span>            : </a>
<a name="50"><span class="lineNum">      50 </span><span class="lineNoCov">          0 :         memset(&amp;args, 0, sizeof(args));</span></a>
<a name="51"><span class="lineNum">      51 </span>            : </a>
<a name="52"><span class="lineNum">      52 </span><span class="lineNoCov">          0 :         args.ucCRTC = amdgpu_crtc-&gt;crtc_id;</span></a>
<a name="53"><span class="lineNum">      53 </span>            : </a>
<a name="54"><span class="lineNum">      54 </span><span class="lineNoCov">          0 :         switch (amdgpu_crtc-&gt;rmx_type) {</span></a>
<a name="55"><span class="lineNum">      55 </span>            :         case RMX_CENTER:</a>
<a name="56"><span class="lineNum">      56 </span><span class="lineNoCov">          0 :                 args.usOverscanTop = cpu_to_le16((adjusted_mode-&gt;crtc_vdisplay - mode-&gt;crtc_vdisplay) / 2);</span></a>
<a name="57"><span class="lineNum">      57 </span><span class="lineNoCov">          0 :                 args.usOverscanBottom = cpu_to_le16((adjusted_mode-&gt;crtc_vdisplay - mode-&gt;crtc_vdisplay) / 2);</span></a>
<a name="58"><span class="lineNum">      58 </span><span class="lineNoCov">          0 :                 args.usOverscanLeft = cpu_to_le16((adjusted_mode-&gt;crtc_hdisplay - mode-&gt;crtc_hdisplay) / 2);</span></a>
<a name="59"><span class="lineNum">      59 </span><span class="lineNoCov">          0 :                 args.usOverscanRight = cpu_to_le16((adjusted_mode-&gt;crtc_hdisplay - mode-&gt;crtc_hdisplay) / 2);</span></a>
<a name="60"><span class="lineNum">      60 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="61"><span class="lineNum">      61 </span>            :         case RMX_ASPECT:</a>
<a name="62"><span class="lineNum">      62 </span><span class="lineNoCov">          0 :                 a1 = mode-&gt;crtc_vdisplay * adjusted_mode-&gt;crtc_hdisplay;</span></a>
<a name="63"><span class="lineNum">      63 </span><span class="lineNoCov">          0 :                 a2 = adjusted_mode-&gt;crtc_vdisplay * mode-&gt;crtc_hdisplay;</span></a>
<a name="64"><span class="lineNum">      64 </span>            : </a>
<a name="65"><span class="lineNum">      65 </span><span class="lineNoCov">          0 :                 if (a1 &gt; a2) {</span></a>
<a name="66"><span class="lineNum">      66 </span><span class="lineNoCov">          0 :                         args.usOverscanLeft = cpu_to_le16((adjusted_mode-&gt;crtc_hdisplay - (a2 / mode-&gt;crtc_vdisplay)) / 2);</span></a>
<a name="67"><span class="lineNum">      67 </span><span class="lineNoCov">          0 :                         args.usOverscanRight = cpu_to_le16((adjusted_mode-&gt;crtc_hdisplay - (a2 / mode-&gt;crtc_vdisplay)) / 2);</span></a>
<a name="68"><span class="lineNum">      68 </span><span class="lineNoCov">          0 :                 } else if (a2 &gt; a1) {</span></a>
<a name="69"><span class="lineNum">      69 </span><span class="lineNoCov">          0 :                         args.usOverscanTop = cpu_to_le16((adjusted_mode-&gt;crtc_vdisplay - (a1 / mode-&gt;crtc_hdisplay)) / 2);</span></a>
<a name="70"><span class="lineNum">      70 </span><span class="lineNoCov">          0 :                         args.usOverscanBottom = cpu_to_le16((adjusted_mode-&gt;crtc_vdisplay - (a1 / mode-&gt;crtc_hdisplay)) / 2);</span></a>
<a name="71"><span class="lineNum">      71 </span>            :                 }</a>
<a name="72"><span class="lineNum">      72 </span>            :                 break;</a>
<a name="73"><span class="lineNum">      73 </span>            :         case RMX_FULL:</a>
<a name="74"><span class="lineNum">      74 </span>            :         default:</a>
<a name="75"><span class="lineNum">      75 </span><span class="lineNoCov">          0 :                 args.usOverscanRight = cpu_to_le16(amdgpu_crtc-&gt;h_border);</span></a>
<a name="76"><span class="lineNum">      76 </span><span class="lineNoCov">          0 :                 args.usOverscanLeft = cpu_to_le16(amdgpu_crtc-&gt;h_border);</span></a>
<a name="77"><span class="lineNum">      77 </span><span class="lineNoCov">          0 :                 args.usOverscanBottom = cpu_to_le16(amdgpu_crtc-&gt;v_border);</span></a>
<a name="78"><span class="lineNum">      78 </span><span class="lineNoCov">          0 :                 args.usOverscanTop = cpu_to_le16(amdgpu_crtc-&gt;v_border);</span></a>
<a name="79"><span class="lineNum">      79 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="80"><span class="lineNum">      80 </span>            :         }</a>
<a name="81"><span class="lineNum">      81 </span><span class="lineNoCov">          0 :         amdgpu_atom_execute_table(adev-&gt;mode_info.atom_context, index, (uint32_t *)&amp;args);</span></a>
<a name="82"><span class="lineNum">      82 </span><span class="lineNoCov">          0 : }</span></a>
<a name="83"><span class="lineNum">      83 </span>            : </a>
<a name="84"><span class="lineNum">      84 </span><span class="lineNoCov">          0 : void amdgpu_atombios_crtc_scaler_setup(struct drm_crtc *crtc)</span></a>
<a name="85"><span class="lineNum">      85 </span>            : {</a>
<a name="86"><span class="lineNum">      86 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span></a>
<a name="87"><span class="lineNum">      87 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(dev);</span></a>
<a name="88"><span class="lineNum">      88 </span><span class="lineNoCov">          0 :         struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);</span></a>
<a name="89"><span class="lineNum">      89 </span>            :         ENABLE_SCALER_PS_ALLOCATION args;</a>
<a name="90"><span class="lineNum">      90 </span><span class="lineNoCov">          0 :         int index = GetIndexIntoMasterTable(COMMAND, EnableScaler);</span></a>
<a name="91"><span class="lineNum">      91 </span>            : </a>
<a name="92"><span class="lineNum">      92 </span><span class="lineNoCov">          0 :         memset(&amp;args, 0, sizeof(args));</span></a>
<a name="93"><span class="lineNum">      93 </span>            : </a>
<a name="94"><span class="lineNum">      94 </span><span class="lineNoCov">          0 :         args.ucScaler = amdgpu_crtc-&gt;crtc_id;</span></a>
<a name="95"><span class="lineNum">      95 </span>            : </a>
<a name="96"><span class="lineNum">      96 </span><span class="lineNoCov">          0 :         switch (amdgpu_crtc-&gt;rmx_type) {</span></a>
<a name="97"><span class="lineNum">      97 </span>            :         case RMX_FULL:</a>
<a name="98"><span class="lineNum">      98 </span><span class="lineNoCov">          0 :                 args.ucEnable = ATOM_SCALER_EXPANSION;</span></a>
<a name="99"><span class="lineNum">      99 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="100"><span class="lineNum">     100 </span>            :         case RMX_CENTER:</a>
<a name="101"><span class="lineNum">     101 </span><span class="lineNoCov">          0 :                 args.ucEnable = ATOM_SCALER_CENTER;</span></a>
<a name="102"><span class="lineNum">     102 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="103"><span class="lineNum">     103 </span>            :         case RMX_ASPECT:</a>
<a name="104"><span class="lineNum">     104 </span><span class="lineNoCov">          0 :                 args.ucEnable = ATOM_SCALER_EXPANSION;</span></a>
<a name="105"><span class="lineNum">     105 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="106"><span class="lineNum">     106 </span>            :         default:</a>
<a name="107"><span class="lineNum">     107 </span><span class="lineNoCov">          0 :                 args.ucEnable = ATOM_SCALER_DISABLE;</span></a>
<a name="108"><span class="lineNum">     108 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="109"><span class="lineNum">     109 </span>            :         }</a>
<a name="110"><span class="lineNum">     110 </span><span class="lineNoCov">          0 :         amdgpu_atom_execute_table(adev-&gt;mode_info.atom_context, index, (uint32_t *)&amp;args);</span></a>
<a name="111"><span class="lineNum">     111 </span><span class="lineNoCov">          0 : }</span></a>
<a name="112"><span class="lineNum">     112 </span>            : </a>
<a name="113"><span class="lineNum">     113 </span><span class="lineNoCov">          0 : void amdgpu_atombios_crtc_lock(struct drm_crtc *crtc, int lock)</span></a>
<a name="114"><span class="lineNum">     114 </span>            : {</a>
<a name="115"><span class="lineNum">     115 </span><span class="lineNoCov">          0 :         struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);</span></a>
<a name="116"><span class="lineNum">     116 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span></a>
<a name="117"><span class="lineNum">     117 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(dev);</span></a>
<a name="118"><span class="lineNum">     118 </span><span class="lineNoCov">          0 :         int index =</span></a>
<a name="119"><span class="lineNum">     119 </span>            :             GetIndexIntoMasterTable(COMMAND, UpdateCRTC_DoubleBufferRegisters);</a>
<a name="120"><span class="lineNum">     120 </span>            :         ENABLE_CRTC_PS_ALLOCATION args;</a>
<a name="121"><span class="lineNum">     121 </span>            : </a>
<a name="122"><span class="lineNum">     122 </span><span class="lineNoCov">          0 :         memset(&amp;args, 0, sizeof(args));</span></a>
<a name="123"><span class="lineNum">     123 </span>            : </a>
<a name="124"><span class="lineNum">     124 </span><span class="lineNoCov">          0 :         args.ucCRTC = amdgpu_crtc-&gt;crtc_id;</span></a>
<a name="125"><span class="lineNum">     125 </span><span class="lineNoCov">          0 :         args.ucEnable = lock;</span></a>
<a name="126"><span class="lineNum">     126 </span>            : </a>
<a name="127"><span class="lineNum">     127 </span><span class="lineNoCov">          0 :         amdgpu_atom_execute_table(adev-&gt;mode_info.atom_context, index, (uint32_t *)&amp;args);</span></a>
<a name="128"><span class="lineNum">     128 </span><span class="lineNoCov">          0 : }</span></a>
<a name="129"><span class="lineNum">     129 </span>            : </a>
<a name="130"><span class="lineNum">     130 </span><span class="lineNoCov">          0 : void amdgpu_atombios_crtc_enable(struct drm_crtc *crtc, int state)</span></a>
<a name="131"><span class="lineNum">     131 </span>            : {</a>
<a name="132"><span class="lineNum">     132 </span><span class="lineNoCov">          0 :         struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);</span></a>
<a name="133"><span class="lineNum">     133 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span></a>
<a name="134"><span class="lineNum">     134 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(dev);</span></a>
<a name="135"><span class="lineNum">     135 </span><span class="lineNoCov">          0 :         int index = GetIndexIntoMasterTable(COMMAND, EnableCRTC);</span></a>
<a name="136"><span class="lineNum">     136 </span>            :         ENABLE_CRTC_PS_ALLOCATION args;</a>
<a name="137"><span class="lineNum">     137 </span>            : </a>
<a name="138"><span class="lineNum">     138 </span><span class="lineNoCov">          0 :         memset(&amp;args, 0, sizeof(args));</span></a>
<a name="139"><span class="lineNum">     139 </span>            : </a>
<a name="140"><span class="lineNum">     140 </span><span class="lineNoCov">          0 :         args.ucCRTC = amdgpu_crtc-&gt;crtc_id;</span></a>
<a name="141"><span class="lineNum">     141 </span><span class="lineNoCov">          0 :         args.ucEnable = state;</span></a>
<a name="142"><span class="lineNum">     142 </span>            : </a>
<a name="143"><span class="lineNum">     143 </span><span class="lineNoCov">          0 :         amdgpu_atom_execute_table(adev-&gt;mode_info.atom_context, index, (uint32_t *)&amp;args);</span></a>
<a name="144"><span class="lineNum">     144 </span><span class="lineNoCov">          0 : }</span></a>
<a name="145"><span class="lineNum">     145 </span>            : </a>
<a name="146"><span class="lineNum">     146 </span><span class="lineNoCov">          0 : void amdgpu_atombios_crtc_blank(struct drm_crtc *crtc, int state)</span></a>
<a name="147"><span class="lineNum">     147 </span>            : {</a>
<a name="148"><span class="lineNum">     148 </span><span class="lineNoCov">          0 :         struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);</span></a>
<a name="149"><span class="lineNum">     149 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span></a>
<a name="150"><span class="lineNum">     150 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(dev);</span></a>
<a name="151"><span class="lineNum">     151 </span><span class="lineNoCov">          0 :         int index = GetIndexIntoMasterTable(COMMAND, BlankCRTC);</span></a>
<a name="152"><span class="lineNum">     152 </span>            :         BLANK_CRTC_PS_ALLOCATION args;</a>
<a name="153"><span class="lineNum">     153 </span>            : </a>
<a name="154"><span class="lineNum">     154 </span><span class="lineNoCov">          0 :         memset(&amp;args, 0, sizeof(args));</span></a>
<a name="155"><span class="lineNum">     155 </span>            : </a>
<a name="156"><span class="lineNum">     156 </span><span class="lineNoCov">          0 :         args.ucCRTC = amdgpu_crtc-&gt;crtc_id;</span></a>
<a name="157"><span class="lineNum">     157 </span><span class="lineNoCov">          0 :         args.ucBlanking = state;</span></a>
<a name="158"><span class="lineNum">     158 </span>            : </a>
<a name="159"><span class="lineNum">     159 </span><span class="lineNoCov">          0 :         amdgpu_atom_execute_table(adev-&gt;mode_info.atom_context, index, (uint32_t *)&amp;args);</span></a>
<a name="160"><span class="lineNum">     160 </span><span class="lineNoCov">          0 : }</span></a>
<a name="161"><span class="lineNum">     161 </span>            : </a>
<a name="162"><span class="lineNum">     162 </span><span class="lineNoCov">          0 : void amdgpu_atombios_crtc_powergate(struct drm_crtc *crtc, int state)</span></a>
<a name="163"><span class="lineNum">     163 </span>            : {</a>
<a name="164"><span class="lineNum">     164 </span><span class="lineNoCov">          0 :         struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);</span></a>
<a name="165"><span class="lineNum">     165 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span></a>
<a name="166"><span class="lineNum">     166 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(dev);</span></a>
<a name="167"><span class="lineNum">     167 </span><span class="lineNoCov">          0 :         int index = GetIndexIntoMasterTable(COMMAND, EnableDispPowerGating);</span></a>
<a name="168"><span class="lineNum">     168 </span>            :         ENABLE_DISP_POWER_GATING_PS_ALLOCATION args;</a>
<a name="169"><span class="lineNum">     169 </span>            : </a>
<a name="170"><span class="lineNum">     170 </span><span class="lineNoCov">          0 :         memset(&amp;args, 0, sizeof(args));</span></a>
<a name="171"><span class="lineNum">     171 </span>            : </a>
<a name="172"><span class="lineNum">     172 </span><span class="lineNoCov">          0 :         args.ucDispPipeId = amdgpu_crtc-&gt;crtc_id;</span></a>
<a name="173"><span class="lineNum">     173 </span><span class="lineNoCov">          0 :         args.ucEnable = state;</span></a>
<a name="174"><span class="lineNum">     174 </span>            : </a>
<a name="175"><span class="lineNum">     175 </span><span class="lineNoCov">          0 :         amdgpu_atom_execute_table(adev-&gt;mode_info.atom_context, index, (uint32_t *)&amp;args);</span></a>
<a name="176"><span class="lineNum">     176 </span><span class="lineNoCov">          0 : }</span></a>
<a name="177"><span class="lineNum">     177 </span>            : </a>
<a name="178"><span class="lineNum">     178 </span><span class="lineNoCov">          0 : void amdgpu_atombios_crtc_powergate_init(struct amdgpu_device *adev)</span></a>
<a name="179"><span class="lineNum">     179 </span>            : {</a>
<a name="180"><span class="lineNum">     180 </span><span class="lineNoCov">          0 :         int index = GetIndexIntoMasterTable(COMMAND, EnableDispPowerGating);</span></a>
<a name="181"><span class="lineNum">     181 </span>            :         ENABLE_DISP_POWER_GATING_PS_ALLOCATION args;</a>
<a name="182"><span class="lineNum">     182 </span>            : </a>
<a name="183"><span class="lineNum">     183 </span><span class="lineNoCov">          0 :         memset(&amp;args, 0, sizeof(args));</span></a>
<a name="184"><span class="lineNum">     184 </span>            : </a>
<a name="185"><span class="lineNum">     185 </span><span class="lineNoCov">          0 :         args.ucEnable = ATOM_INIT;</span></a>
<a name="186"><span class="lineNum">     186 </span>            : </a>
<a name="187"><span class="lineNum">     187 </span><span class="lineNoCov">          0 :         amdgpu_atom_execute_table(adev-&gt;mode_info.atom_context, index, (uint32_t *)&amp;args);</span></a>
<a name="188"><span class="lineNum">     188 </span><span class="lineNoCov">          0 : }</span></a>
<a name="189"><span class="lineNum">     189 </span>            : </a>
<a name="190"><span class="lineNum">     190 </span><span class="lineNoCov">          0 : void amdgpu_atombios_crtc_set_dtd_timing(struct drm_crtc *crtc,</span></a>
<a name="191"><span class="lineNum">     191 </span>            :                                   struct drm_display_mode *mode)</a>
<a name="192"><span class="lineNum">     192 </span>            : {</a>
<a name="193"><span class="lineNum">     193 </span><span class="lineNoCov">          0 :         struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);</span></a>
<a name="194"><span class="lineNum">     194 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span></a>
<a name="195"><span class="lineNum">     195 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(dev);</span></a>
<a name="196"><span class="lineNum">     196 </span>            :         SET_CRTC_USING_DTD_TIMING_PARAMETERS args;</a>
<a name="197"><span class="lineNum">     197 </span><span class="lineNoCov">          0 :         int index = GetIndexIntoMasterTable(COMMAND, SetCRTC_UsingDTDTiming);</span></a>
<a name="198"><span class="lineNum">     198 </span><span class="lineNoCov">          0 :         u16 misc = 0;</span></a>
<a name="199"><span class="lineNum">     199 </span>            : </a>
<a name="200"><span class="lineNum">     200 </span><span class="lineNoCov">          0 :         memset(&amp;args, 0, sizeof(args));</span></a>
<a name="201"><span class="lineNum">     201 </span><span class="lineNoCov">          0 :         args.usH_Size = cpu_to_le16(mode-&gt;crtc_hdisplay - (amdgpu_crtc-&gt;h_border * 2));</span></a>
<a name="202"><span class="lineNum">     202 </span><span class="lineNoCov">          0 :         args.usH_Blanking_Time =</span></a>
<a name="203"><span class="lineNum">     203 </span><span class="lineNoCov">          0 :                 cpu_to_le16(mode-&gt;crtc_hblank_end - mode-&gt;crtc_hdisplay + (amdgpu_crtc-&gt;h_border * 2));</span></a>
<a name="204"><span class="lineNum">     204 </span><span class="lineNoCov">          0 :         args.usV_Size = cpu_to_le16(mode-&gt;crtc_vdisplay - (amdgpu_crtc-&gt;v_border * 2));</span></a>
<a name="205"><span class="lineNum">     205 </span><span class="lineNoCov">          0 :         args.usV_Blanking_Time =</span></a>
<a name="206"><span class="lineNum">     206 </span><span class="lineNoCov">          0 :                 cpu_to_le16(mode-&gt;crtc_vblank_end - mode-&gt;crtc_vdisplay + (amdgpu_crtc-&gt;v_border * 2));</span></a>
<a name="207"><span class="lineNum">     207 </span><span class="lineNoCov">          0 :         args.usH_SyncOffset =</span></a>
<a name="208"><span class="lineNum">     208 </span><span class="lineNoCov">          0 :                 cpu_to_le16(mode-&gt;crtc_hsync_start - mode-&gt;crtc_hdisplay + amdgpu_crtc-&gt;h_border);</span></a>
<a name="209"><span class="lineNum">     209 </span><span class="lineNoCov">          0 :         args.usH_SyncWidth =</span></a>
<a name="210"><span class="lineNum">     210 </span><span class="lineNoCov">          0 :                 cpu_to_le16(mode-&gt;crtc_hsync_end - mode-&gt;crtc_hsync_start);</span></a>
<a name="211"><span class="lineNum">     211 </span><span class="lineNoCov">          0 :         args.usV_SyncOffset =</span></a>
<a name="212"><span class="lineNum">     212 </span><span class="lineNoCov">          0 :                 cpu_to_le16(mode-&gt;crtc_vsync_start - mode-&gt;crtc_vdisplay + amdgpu_crtc-&gt;v_border);</span></a>
<a name="213"><span class="lineNum">     213 </span><span class="lineNoCov">          0 :         args.usV_SyncWidth =</span></a>
<a name="214"><span class="lineNum">     214 </span><span class="lineNoCov">          0 :                 cpu_to_le16(mode-&gt;crtc_vsync_end - mode-&gt;crtc_vsync_start);</span></a>
<a name="215"><span class="lineNum">     215 </span><span class="lineNoCov">          0 :         args.ucH_Border = amdgpu_crtc-&gt;h_border;</span></a>
<a name="216"><span class="lineNum">     216 </span><span class="lineNoCov">          0 :         args.ucV_Border = amdgpu_crtc-&gt;v_border;</span></a>
<a name="217"><span class="lineNum">     217 </span>            : </a>
<a name="218"><span class="lineNum">     218 </span><span class="lineNoCov">          0 :         if (mode-&gt;flags &amp; DRM_MODE_FLAG_NVSYNC)</span></a>
<a name="219"><span class="lineNum">     219 </span><span class="lineNoCov">          0 :                 misc |= ATOM_VSYNC_POLARITY;</span></a>
<a name="220"><span class="lineNum">     220 </span><span class="lineNoCov">          0 :         if (mode-&gt;flags &amp; DRM_MODE_FLAG_NHSYNC)</span></a>
<a name="221"><span class="lineNum">     221 </span><span class="lineNoCov">          0 :                 misc |= ATOM_HSYNC_POLARITY;</span></a>
<a name="222"><span class="lineNum">     222 </span><span class="lineNoCov">          0 :         if (mode-&gt;flags &amp; DRM_MODE_FLAG_CSYNC)</span></a>
<a name="223"><span class="lineNum">     223 </span><span class="lineNoCov">          0 :                 misc |= ATOM_COMPOSITESYNC;</span></a>
<a name="224"><span class="lineNum">     224 </span><span class="lineNoCov">          0 :         if (mode-&gt;flags &amp; DRM_MODE_FLAG_INTERLACE)</span></a>
<a name="225"><span class="lineNum">     225 </span><span class="lineNoCov">          0 :                 misc |= ATOM_INTERLACE;</span></a>
<a name="226"><span class="lineNum">     226 </span><span class="lineNoCov">          0 :         if (mode-&gt;flags &amp; DRM_MODE_FLAG_DBLSCAN)</span></a>
<a name="227"><span class="lineNum">     227 </span><span class="lineNoCov">          0 :                 misc |= ATOM_DOUBLE_CLOCK_MODE;</span></a>
<a name="228"><span class="lineNum">     228 </span>            : </a>
<a name="229"><span class="lineNum">     229 </span><span class="lineNoCov">          0 :         args.susModeMiscInfo.usAccess = cpu_to_le16(misc);</span></a>
<a name="230"><span class="lineNum">     230 </span><span class="lineNoCov">          0 :         args.ucCRTC = amdgpu_crtc-&gt;crtc_id;</span></a>
<a name="231"><span class="lineNum">     231 </span>            : </a>
<a name="232"><span class="lineNum">     232 </span><span class="lineNoCov">          0 :         amdgpu_atom_execute_table(adev-&gt;mode_info.atom_context, index, (uint32_t *)&amp;args);</span></a>
<a name="233"><span class="lineNum">     233 </span><span class="lineNoCov">          0 : }</span></a>
<a name="234"><span class="lineNum">     234 </span>            : </a>
<a name="235"><span class="lineNum">     235 </span>            : union atom_enable_ss {</a>
<a name="236"><span class="lineNum">     236 </span>            :         ENABLE_SPREAD_SPECTRUM_ON_PPLL_PS_ALLOCATION v1;</a>
<a name="237"><span class="lineNum">     237 </span>            :         ENABLE_SPREAD_SPECTRUM_ON_PPLL_V2 v2;</a>
<a name="238"><span class="lineNum">     238 </span>            :         ENABLE_SPREAD_SPECTRUM_ON_PPLL_V3 v3;</a>
<a name="239"><span class="lineNum">     239 </span>            : };</a>
<a name="240"><span class="lineNum">     240 </span>            : </a>
<a name="241"><span class="lineNum">     241 </span><span class="lineNoCov">          0 : static void amdgpu_atombios_crtc_program_ss(struct amdgpu_device *adev,</span></a>
<a name="242"><span class="lineNum">     242 </span>            :                                      int enable,</a>
<a name="243"><span class="lineNum">     243 </span>            :                                      int pll_id,</a>
<a name="244"><span class="lineNum">     244 </span>            :                                      int crtc_id,</a>
<a name="245"><span class="lineNum">     245 </span>            :                                      struct amdgpu_atom_ss *ss)</a>
<a name="246"><span class="lineNum">     246 </span>            : {</a>
<a name="247"><span class="lineNum">     247 </span>            :         unsigned i;</a>
<a name="248"><span class="lineNum">     248 </span><span class="lineNoCov">          0 :         int index = GetIndexIntoMasterTable(COMMAND, EnableSpreadSpectrumOnPPLL);</span></a>
<a name="249"><span class="lineNum">     249 </span>            :         union atom_enable_ss args;</a>
<a name="250"><span class="lineNum">     250 </span>            : </a>
<a name="251"><span class="lineNum">     251 </span><span class="lineNoCov">          0 :         if (enable) {</span></a>
<a name="252"><span class="lineNum">     252 </span>            :                 /* Don't mess with SS if percentage is 0 or external ss.</a>
<a name="253"><span class="lineNum">     253 </span>            :                  * SS is already disabled previously, and disabling it</a>
<a name="254"><span class="lineNum">     254 </span>            :                  * again can cause display problems if the pll is already</a>
<a name="255"><span class="lineNum">     255 </span>            :                  * programmed.</a>
<a name="256"><span class="lineNum">     256 </span>            :                  */</a>
<a name="257"><span class="lineNum">     257 </span><span class="lineNoCov">          0 :                 if (ss-&gt;percentage == 0)</span></a>
<a name="258"><span class="lineNum">     258 </span><span class="lineNoCov">          0 :                         return;</span></a>
<a name="259"><span class="lineNum">     259 </span><span class="lineNoCov">          0 :                 if (ss-&gt;type &amp; ATOM_EXTERNAL_SS_MASK)</span></a>
<a name="260"><span class="lineNum">     260 </span>            :                         return;</a>
<a name="261"><span class="lineNum">     261 </span>            :         } else {</a>
<a name="262"><span class="lineNum">     262 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; adev-&gt;mode_info.num_crtc; i++) {</span></a>
<a name="263"><span class="lineNum">     263 </span><span class="lineNoCov">          0 :                         if (adev-&gt;mode_info.crtcs[i] &amp;&amp;</span></a>
<a name="264"><span class="lineNum">     264 </span><span class="lineNoCov">          0 :                             adev-&gt;mode_info.crtcs[i]-&gt;enabled &amp;&amp;</span></a>
<a name="265"><span class="lineNum">     265 </span><span class="lineNoCov">          0 :                             i != crtc_id &amp;&amp;</span></a>
<a name="266"><span class="lineNum">     266 </span><span class="lineNoCov">          0 :                             pll_id == adev-&gt;mode_info.crtcs[i]-&gt;pll_id) {</span></a>
<a name="267"><span class="lineNum">     267 </span>            :                                 /* one other crtc is using this pll don't turn</a>
<a name="268"><span class="lineNum">     268 </span>            :                                  * off spread spectrum as it might turn off</a>
<a name="269"><span class="lineNum">     269 </span>            :                                  * display on active crtc</a>
<a name="270"><span class="lineNum">     270 </span>            :                                  */</a>
<a name="271"><span class="lineNum">     271 </span>            :                                 return;</a>
<a name="272"><span class="lineNum">     272 </span>            :                         }</a>
<a name="273"><span class="lineNum">     273 </span>            :                 }</a>
<a name="274"><span class="lineNum">     274 </span>            :         }</a>
<a name="275"><span class="lineNum">     275 </span>            : </a>
<a name="276"><span class="lineNum">     276 </span><span class="lineNoCov">          0 :         memset(&amp;args, 0, sizeof(args));</span></a>
<a name="277"><span class="lineNum">     277 </span>            : </a>
<a name="278"><span class="lineNum">     278 </span><span class="lineNoCov">          0 :         args.v3.usSpreadSpectrumAmountFrac = cpu_to_le16(0);</span></a>
<a name="279"><span class="lineNum">     279 </span><span class="lineNoCov">          0 :         args.v3.ucSpreadSpectrumType = ss-&gt;type &amp; ATOM_SS_CENTRE_SPREAD_MODE_MASK;</span></a>
<a name="280"><span class="lineNum">     280 </span><span class="lineNoCov">          0 :         switch (pll_id) {</span></a>
<a name="281"><span class="lineNum">     281 </span>            :         case ATOM_PPLL1:</a>
<a name="282"><span class="lineNum">     282 </span>            :                 args.v3.ucSpreadSpectrumType |= ATOM_PPLL_SS_TYPE_V3_P1PLL;</a>
<a name="283"><span class="lineNum">     283 </span>            :                 break;</a>
<a name="284"><span class="lineNum">     284 </span>            :         case ATOM_PPLL2:</a>
<a name="285"><span class="lineNum">     285 </span><span class="lineNoCov">          0 :                 args.v3.ucSpreadSpectrumType |= ATOM_PPLL_SS_TYPE_V3_P2PLL;</span></a>
<a name="286"><span class="lineNum">     286 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="287"><span class="lineNum">     287 </span>            :         case ATOM_DCPLL:</a>
<a name="288"><span class="lineNum">     288 </span><span class="lineNoCov">          0 :                 args.v3.ucSpreadSpectrumType |= ATOM_PPLL_SS_TYPE_V3_DCPLL;</span></a>
<a name="289"><span class="lineNum">     289 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="290"><span class="lineNum">     290 </span>            :         case ATOM_PPLL_INVALID:</a>
<a name="291"><span class="lineNum">     291 </span>            :                 return;</a>
<a name="292"><span class="lineNum">     292 </span>            :         }</a>
<a name="293"><span class="lineNum">     293 </span><span class="lineNoCov">          0 :         args.v3.usSpreadSpectrumAmount = cpu_to_le16(ss-&gt;amount);</span></a>
<a name="294"><span class="lineNum">     294 </span><span class="lineNoCov">          0 :         args.v3.usSpreadSpectrumStep = cpu_to_le16(ss-&gt;step);</span></a>
<a name="295"><span class="lineNum">     295 </span><span class="lineNoCov">          0 :         args.v3.ucEnable = enable;</span></a>
<a name="296"><span class="lineNum">     296 </span>            : </a>
<a name="297"><span class="lineNum">     297 </span><span class="lineNoCov">          0 :         amdgpu_atom_execute_table(adev-&gt;mode_info.atom_context, index, (uint32_t *)&amp;args);</span></a>
<a name="298"><span class="lineNum">     298 </span>            : }</a>
<a name="299"><span class="lineNum">     299 </span>            : </a>
<a name="300"><span class="lineNum">     300 </span>            : union adjust_pixel_clock {</a>
<a name="301"><span class="lineNum">     301 </span>            :         ADJUST_DISPLAY_PLL_PS_ALLOCATION v1;</a>
<a name="302"><span class="lineNum">     302 </span>            :         ADJUST_DISPLAY_PLL_PS_ALLOCATION_V3 v3;</a>
<a name="303"><span class="lineNum">     303 </span>            : };</a>
<a name="304"><span class="lineNum">     304 </span>            : </a>
<a name="305"><span class="lineNum">     305 </span><span class="lineNoCov">          0 : static u32 amdgpu_atombios_crtc_adjust_pll(struct drm_crtc *crtc,</span></a>
<a name="306"><span class="lineNum">     306 </span>            :                                     struct drm_display_mode *mode)</a>
<a name="307"><span class="lineNum">     307 </span>            : {</a>
<a name="308"><span class="lineNum">     308 </span><span class="lineNoCov">          0 :         struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);</span></a>
<a name="309"><span class="lineNum">     309 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span></a>
<a name="310"><span class="lineNum">     310 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(dev);</span></a>
<a name="311"><span class="lineNum">     311 </span><span class="lineNoCov">          0 :         struct drm_encoder *encoder = amdgpu_crtc-&gt;encoder;</span></a>
<a name="312"><span class="lineNum">     312 </span><span class="lineNoCov">          0 :         struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);</span></a>
<a name="313"><span class="lineNum">     313 </span><span class="lineNoCov">          0 :         struct drm_connector *connector = amdgpu_get_connector_for_encoder(encoder);</span></a>
<a name="314"><span class="lineNum">     314 </span><span class="lineNoCov">          0 :         u32 adjusted_clock = mode-&gt;clock;</span></a>
<a name="315"><span class="lineNum">     315 </span><span class="lineNoCov">          0 :         int encoder_mode = amdgpu_atombios_encoder_get_encoder_mode(encoder);</span></a>
<a name="316"><span class="lineNum">     316 </span><span class="lineNoCov">          0 :         u32 dp_clock = mode-&gt;clock;</span></a>
<a name="317"><span class="lineNum">     317 </span><span class="lineNoCov">          0 :         u32 clock = mode-&gt;clock;</span></a>
<a name="318"><span class="lineNum">     318 </span><span class="lineNoCov">          0 :         int bpc = amdgpu_crtc-&gt;bpc;</span></a>
<a name="319"><span class="lineNum">     319 </span><span class="lineNoCov">          0 :         bool is_duallink = amdgpu_dig_monitor_is_duallink(encoder, mode-&gt;clock);</span></a>
<a name="320"><span class="lineNum">     320 </span>            :         union adjust_pixel_clock args;</a>
<a name="321"><span class="lineNum">     321 </span>            :         u8 frev, crev;</a>
<a name="322"><span class="lineNum">     322 </span>            :         int index;</a>
<a name="323"><span class="lineNum">     323 </span>            : </a>
<a name="324"><span class="lineNum">     324 </span><span class="lineNoCov">          0 :         amdgpu_crtc-&gt;pll_flags = AMDGPU_PLL_USE_FRAC_FB_DIV;</span></a>
<a name="325"><span class="lineNum">     325 </span>            : </a>
<a name="326"><span class="lineNum">     326 </span><span class="lineNoCov">          0 :         if ((amdgpu_encoder-&gt;devices &amp; (ATOM_DEVICE_LCD_SUPPORT | ATOM_DEVICE_DFP_SUPPORT)) ||</span></a>
<a name="327"><span class="lineNum">     327 </span><span class="lineNoCov">          0 :             (amdgpu_encoder_get_dp_bridge_encoder_id(encoder) != ENCODER_OBJECT_ID_NONE)) {</span></a>
<a name="328"><span class="lineNum">     328 </span><span class="lineNoCov">          0 :                 if (connector) {</span></a>
<a name="329"><span class="lineNum">     329 </span><span class="lineNoCov">          0 :                         struct amdgpu_connector *amdgpu_connector = to_amdgpu_connector(connector);</span></a>
<a name="330"><span class="lineNum">     330 </span><span class="lineNoCov">          0 :                         struct amdgpu_connector_atom_dig *dig_connector =</span></a>
<a name="331"><span class="lineNum">     331 </span>            :                                 amdgpu_connector-&gt;con_priv;</a>
<a name="332"><span class="lineNum">     332 </span>            : </a>
<a name="333"><span class="lineNum">     333 </span><span class="lineNoCov">          0 :                         dp_clock = dig_connector-&gt;dp_clock;</span></a>
<a name="334"><span class="lineNum">     334 </span>            :                 }</a>
<a name="335"><span class="lineNum">     335 </span>            :         }</a>
<a name="336"><span class="lineNum">     336 </span>            : </a>
<a name="337"><span class="lineNum">     337 </span>            :         /* use recommended ref_div for ss */</a>
<a name="338"><span class="lineNum">     338 </span><span class="lineNoCov">          0 :         if (amdgpu_encoder-&gt;devices &amp; (ATOM_DEVICE_LCD_SUPPORT)) {</span></a>
<a name="339"><span class="lineNum">     339 </span><span class="lineNoCov">          0 :                 if (amdgpu_crtc-&gt;ss_enabled) {</span></a>
<a name="340"><span class="lineNum">     340 </span><span class="lineNoCov">          0 :                         if (amdgpu_crtc-&gt;ss.refdiv) {</span></a>
<a name="341"><span class="lineNum">     341 </span><span class="lineNoCov">          0 :                                 amdgpu_crtc-&gt;pll_flags |= AMDGPU_PLL_USE_REF_DIV;</span></a>
<a name="342"><span class="lineNum">     342 </span><span class="lineNoCov">          0 :                                 amdgpu_crtc-&gt;pll_reference_div = amdgpu_crtc-&gt;ss.refdiv;</span></a>
<a name="343"><span class="lineNum">     343 </span><span class="lineNoCov">          0 :                                 amdgpu_crtc-&gt;pll_flags |= AMDGPU_PLL_USE_FRAC_FB_DIV;</span></a>
<a name="344"><span class="lineNum">     344 </span>            :                         }</a>
<a name="345"><span class="lineNum">     345 </span>            :                 }</a>
<a name="346"><span class="lineNum">     346 </span>            :         }</a>
<a name="347"><span class="lineNum">     347 </span>            : </a>
<a name="348"><span class="lineNum">     348 </span>            :         /* DVO wants 2x pixel clock if the DVO chip is in 12 bit mode */</a>
<a name="349"><span class="lineNum">     349 </span><span class="lineNoCov">          0 :         if (amdgpu_encoder-&gt;encoder_id == ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1)</span></a>
<a name="350"><span class="lineNum">     350 </span><span class="lineNoCov">          0 :                 adjusted_clock = mode-&gt;clock * 2;</span></a>
<a name="351"><span class="lineNum">     351 </span><span class="lineNoCov">          0 :         if (amdgpu_encoder-&gt;active_device &amp; (ATOM_DEVICE_TV_SUPPORT))</span></a>
<a name="352"><span class="lineNum">     352 </span><span class="lineNoCov">          0 :                 amdgpu_crtc-&gt;pll_flags |= AMDGPU_PLL_PREFER_CLOSEST_LOWER;</span></a>
<a name="353"><span class="lineNum">     353 </span><span class="lineNoCov">          0 :         if (amdgpu_encoder-&gt;devices &amp; (ATOM_DEVICE_LCD_SUPPORT))</span></a>
<a name="354"><span class="lineNum">     354 </span><span class="lineNoCov">          0 :                 amdgpu_crtc-&gt;pll_flags |= AMDGPU_PLL_IS_LCD;</span></a>
<a name="355"><span class="lineNum">     355 </span>            : </a>
<a name="356"><span class="lineNum">     356 </span>            : </a>
<a name="357"><span class="lineNum">     357 </span>            :         /* adjust pll for deep color modes */</a>
<a name="358"><span class="lineNum">     358 </span><span class="lineNoCov">          0 :         if (encoder_mode == ATOM_ENCODER_MODE_HDMI) {</span></a>
<a name="359"><span class="lineNum">     359 </span><span class="lineNoCov">          0 :                 switch (bpc) {</span></a>
<a name="360"><span class="lineNum">     360 </span>            :                 case 8:</a>
<a name="361"><span class="lineNum">     361 </span>            :                 default:</a>
<a name="362"><span class="lineNum">     362 </span>            :                         break;</a>
<a name="363"><span class="lineNum">     363 </span>            :                 case 10:</a>
<a name="364"><span class="lineNum">     364 </span><span class="lineNoCov">          0 :                         clock = (clock * 5) / 4;</span></a>
<a name="365"><span class="lineNum">     365 </span>            :                         break;</a>
<a name="366"><span class="lineNum">     366 </span>            :                 case 12:</a>
<a name="367"><span class="lineNum">     367 </span><span class="lineNoCov">          0 :                         clock = (clock * 3) / 2;</span></a>
<a name="368"><span class="lineNum">     368 </span>            :                         break;</a>
<a name="369"><span class="lineNum">     369 </span>            :                 case 16:</a>
<a name="370"><span class="lineNum">     370 </span><span class="lineNoCov">          0 :                         clock = clock * 2;</span></a>
<a name="371"><span class="lineNum">     371 </span>            :                         break;</a>
<a name="372"><span class="lineNum">     372 </span>            :                 }</a>
<a name="373"><span class="lineNum">     373 </span>            :         }</a>
<a name="374"><span class="lineNum">     374 </span>            : </a>
<a name="375"><span class="lineNum">     375 </span>            :         /* DCE3+ has an AdjustDisplayPll that will adjust the pixel clock</a>
<a name="376"><span class="lineNum">     376 </span>            :          * accordingly based on the encoder/transmitter to work around</a>
<a name="377"><span class="lineNum">     377 </span>            :          * special hw requirements.</a>
<a name="378"><span class="lineNum">     378 </span>            :          */</a>
<a name="379"><span class="lineNum">     379 </span><span class="lineNoCov">          0 :         index = GetIndexIntoMasterTable(COMMAND, AdjustDisplayPll);</span></a>
<a name="380"><span class="lineNum">     380 </span><span class="lineNoCov">          0 :         if (!amdgpu_atom_parse_cmd_header(adev-&gt;mode_info.atom_context, index, &amp;frev,</span></a>
<a name="381"><span class="lineNum">     381 </span>            :                                    &amp;crev))</a>
<a name="382"><span class="lineNum">     382 </span>            :                 return adjusted_clock;</a>
<a name="383"><span class="lineNum">     383 </span>            : </a>
<a name="384"><span class="lineNum">     384 </span><span class="lineNoCov">          0 :         memset(&amp;args, 0, sizeof(args));</span></a>
<a name="385"><span class="lineNum">     385 </span>            : </a>
<a name="386"><span class="lineNum">     386 </span><span class="lineNoCov">          0 :         switch (frev) {</span></a>
<a name="387"><span class="lineNum">     387 </span>            :         case 1:</a>
<a name="388"><span class="lineNum">     388 </span><span class="lineNoCov">          0 :                 switch (crev) {</span></a>
<a name="389"><span class="lineNum">     389 </span>            :                 case 1:</a>
<a name="390"><span class="lineNum">     390 </span>            :                 case 2:</a>
<a name="391"><span class="lineNum">     391 </span><span class="lineNoCov">          0 :                         args.v1.usPixelClock = cpu_to_le16(clock / 10);</span></a>
<a name="392"><span class="lineNum">     392 </span><span class="lineNoCov">          0 :                         args.v1.ucTransmitterID = amdgpu_encoder-&gt;encoder_id;</span></a>
<a name="393"><span class="lineNum">     393 </span><span class="lineNoCov">          0 :                         args.v1.ucEncodeMode = encoder_mode;</span></a>
<a name="394"><span class="lineNum">     394 </span><span class="lineNoCov">          0 :                         if (amdgpu_crtc-&gt;ss_enabled &amp;&amp; amdgpu_crtc-&gt;ss.percentage)</span></a>
<a name="395"><span class="lineNum">     395 </span><span class="lineNoCov">          0 :                                 args.v1.ucConfig |=</span></a>
<a name="396"><span class="lineNum">     396 </span>            :                                         ADJUST_DISPLAY_CONFIG_SS_ENABLE;</a>
<a name="397"><span class="lineNum">     397 </span>            : </a>
<a name="398"><span class="lineNum">     398 </span><span class="lineNoCov">          0 :                         amdgpu_atom_execute_table(adev-&gt;mode_info.atom_context,</span></a>
<a name="399"><span class="lineNum">     399 </span>            :                                            index, (uint32_t *)&amp;args);</a>
<a name="400"><span class="lineNum">     400 </span><span class="lineNoCov">          0 :                         adjusted_clock = le16_to_cpu(args.v1.usPixelClock) * 10;</span></a>
<a name="401"><span class="lineNum">     401 </span>            :                         break;</a>
<a name="402"><span class="lineNum">     402 </span>            :                 case 3:</a>
<a name="403"><span class="lineNum">     403 </span><span class="lineNoCov">          0 :                         args.v3.sInput.usPixelClock = cpu_to_le16(clock / 10);</span></a>
<a name="404"><span class="lineNum">     404 </span><span class="lineNoCov">          0 :                         args.v3.sInput.ucTransmitterID = amdgpu_encoder-&gt;encoder_id;</span></a>
<a name="405"><span class="lineNum">     405 </span><span class="lineNoCov">          0 :                         args.v3.sInput.ucEncodeMode = encoder_mode;</span></a>
<a name="406"><span class="lineNum">     406 </span><span class="lineNoCov">          0 :                         args.v3.sInput.ucDispPllConfig = 0;</span></a>
<a name="407"><span class="lineNum">     407 </span><span class="lineNoCov">          0 :                         if (amdgpu_crtc-&gt;ss_enabled &amp;&amp; amdgpu_crtc-&gt;ss.percentage)</span></a>
<a name="408"><span class="lineNum">     408 </span><span class="lineNoCov">          0 :                                 args.v3.sInput.ucDispPllConfig |=</span></a>
<a name="409"><span class="lineNum">     409 </span>            :                                         DISPPLL_CONFIG_SS_ENABLE;</a>
<a name="410"><span class="lineNum">     410 </span><span class="lineNoCov">          0 :                         if (ENCODER_MODE_IS_DP(encoder_mode)) {</span></a>
<a name="411"><span class="lineNum">     411 </span><span class="lineNoCov">          0 :                                 args.v3.sInput.ucDispPllConfig |=</span></a>
<a name="412"><span class="lineNum">     412 </span>            :                                         DISPPLL_CONFIG_COHERENT_MODE;</a>
<a name="413"><span class="lineNum">     413 </span>            :                                 /* 16200 or 27000 */</a>
<a name="414"><span class="lineNum">     414 </span><span class="lineNoCov">          0 :                                 args.v3.sInput.usPixelClock = cpu_to_le16(dp_clock / 10);</span></a>
<a name="415"><span class="lineNum">     415 </span><span class="lineNoCov">          0 :                         } else if (amdgpu_encoder-&gt;devices &amp; (ATOM_DEVICE_DFP_SUPPORT)) {</span></a>
<a name="416"><span class="lineNum">     416 </span><span class="lineNoCov">          0 :                                 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder-&gt;enc_priv;</span></a>
<a name="417"><span class="lineNum">     417 </span><span class="lineNoCov">          0 :                                 if (dig-&gt;coherent_mode)</span></a>
<a name="418"><span class="lineNum">     418 </span><span class="lineNoCov">          0 :                                         args.v3.sInput.ucDispPllConfig |=</span></a>
<a name="419"><span class="lineNum">     419 </span>            :                                                 DISPPLL_CONFIG_COHERENT_MODE;</a>
<a name="420"><span class="lineNum">     420 </span><span class="lineNoCov">          0 :                                 if (is_duallink)</span></a>
<a name="421"><span class="lineNum">     421 </span><span class="lineNoCov">          0 :                                         args.v3.sInput.ucDispPllConfig |=</span></a>
<a name="422"><span class="lineNum">     422 </span>            :                                                 DISPPLL_CONFIG_DUAL_LINK;</a>
<a name="423"><span class="lineNum">     423 </span>            :                         }</a>
<a name="424"><span class="lineNum">     424 </span><span class="lineNoCov">          0 :                         if (amdgpu_encoder_get_dp_bridge_encoder_id(encoder) !=</span></a>
<a name="425"><span class="lineNum">     425 </span>            :                             ENCODER_OBJECT_ID_NONE)</a>
<a name="426"><span class="lineNum">     426 </span><span class="lineNoCov">          0 :                                 args.v3.sInput.ucExtTransmitterID =</span></a>
<a name="427"><span class="lineNum">     427 </span><span class="lineNoCov">          0 :                                         amdgpu_encoder_get_dp_bridge_encoder_id(encoder);</span></a>
<a name="428"><span class="lineNum">     428 </span>            :                         else</a>
<a name="429"><span class="lineNum">     429 </span><span class="lineNoCov">          0 :                                 args.v3.sInput.ucExtTransmitterID = 0;</span></a>
<a name="430"><span class="lineNum">     430 </span>            : </a>
<a name="431"><span class="lineNum">     431 </span><span class="lineNoCov">          0 :                         amdgpu_atom_execute_table(adev-&gt;mode_info.atom_context,</span></a>
<a name="432"><span class="lineNum">     432 </span>            :                                            index, (uint32_t *)&amp;args);</a>
<a name="433"><span class="lineNum">     433 </span><span class="lineNoCov">          0 :                         adjusted_clock = le32_to_cpu(args.v3.sOutput.ulDispPllFreq) * 10;</span></a>
<a name="434"><span class="lineNum">     434 </span><span class="lineNoCov">          0 :                         if (args.v3.sOutput.ucRefDiv) {</span></a>
<a name="435"><span class="lineNum">     435 </span><span class="lineNoCov">          0 :                                 amdgpu_crtc-&gt;pll_flags |= AMDGPU_PLL_USE_FRAC_FB_DIV;</span></a>
<a name="436"><span class="lineNum">     436 </span><span class="lineNoCov">          0 :                                 amdgpu_crtc-&gt;pll_flags |= AMDGPU_PLL_USE_REF_DIV;</span></a>
<a name="437"><span class="lineNum">     437 </span><span class="lineNoCov">          0 :                                 amdgpu_crtc-&gt;pll_reference_div = args.v3.sOutput.ucRefDiv;</span></a>
<a name="438"><span class="lineNum">     438 </span>            :                         }</a>
<a name="439"><span class="lineNum">     439 </span><span class="lineNoCov">          0 :                         if (args.v3.sOutput.ucPostDiv) {</span></a>
<a name="440"><span class="lineNum">     440 </span><span class="lineNoCov">          0 :                                 amdgpu_crtc-&gt;pll_flags |= AMDGPU_PLL_USE_FRAC_FB_DIV;</span></a>
<a name="441"><span class="lineNum">     441 </span><span class="lineNoCov">          0 :                                 amdgpu_crtc-&gt;pll_flags |= AMDGPU_PLL_USE_POST_DIV;</span></a>
<a name="442"><span class="lineNum">     442 </span><span class="lineNoCov">          0 :                                 amdgpu_crtc-&gt;pll_post_div = args.v3.sOutput.ucPostDiv;</span></a>
<a name="443"><span class="lineNum">     443 </span>            :                         }</a>
<a name="444"><span class="lineNum">     444 </span>            :                         break;</a>
<a name="445"><span class="lineNum">     445 </span>            :                 default:</a>
<a name="446"><span class="lineNum">     446 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Unknown table version %d %d\n&quot;, frev, crev);</span></a>
<a name="447"><span class="lineNum">     447 </span>            :                         return adjusted_clock;</a>
<a name="448"><span class="lineNum">     448 </span>            :                 }</a>
<a name="449"><span class="lineNum">     449 </span>            :                 break;</a>
<a name="450"><span class="lineNum">     450 </span>            :         default:</a>
<a name="451"><span class="lineNum">     451 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Unknown table version %d %d\n&quot;, frev, crev);</span></a>
<a name="452"><span class="lineNum">     452 </span>            :                 return adjusted_clock;</a>
<a name="453"><span class="lineNum">     453 </span>            :         }</a>
<a name="454"><span class="lineNum">     454 </span>            : </a>
<a name="455"><span class="lineNum">     455 </span>            :         return adjusted_clock;</a>
<a name="456"><span class="lineNum">     456 </span>            : }</a>
<a name="457"><span class="lineNum">     457 </span>            : </a>
<a name="458"><span class="lineNum">     458 </span>            : union set_pixel_clock {</a>
<a name="459"><span class="lineNum">     459 </span>            :         SET_PIXEL_CLOCK_PS_ALLOCATION base;</a>
<a name="460"><span class="lineNum">     460 </span>            :         PIXEL_CLOCK_PARAMETERS v1;</a>
<a name="461"><span class="lineNum">     461 </span>            :         PIXEL_CLOCK_PARAMETERS_V2 v2;</a>
<a name="462"><span class="lineNum">     462 </span>            :         PIXEL_CLOCK_PARAMETERS_V3 v3;</a>
<a name="463"><span class="lineNum">     463 </span>            :         PIXEL_CLOCK_PARAMETERS_V5 v5;</a>
<a name="464"><span class="lineNum">     464 </span>            :         PIXEL_CLOCK_PARAMETERS_V6 v6;</a>
<a name="465"><span class="lineNum">     465 </span>            :         PIXEL_CLOCK_PARAMETERS_V7 v7;</a>
<a name="466"><span class="lineNum">     466 </span>            : };</a>
<a name="467"><span class="lineNum">     467 </span>            : </a>
<a name="468"><span class="lineNum">     468 </span>            : /* on DCE5, make sure the voltage is high enough to support the</a>
<a name="469"><span class="lineNum">     469 </span>            :  * required disp clk.</a>
<a name="470"><span class="lineNum">     470 </span>            :  */</a>
<a name="471"><span class="lineNum">     471 </span><span class="lineNoCov">          0 : void amdgpu_atombios_crtc_set_disp_eng_pll(struct amdgpu_device *adev,</span></a>
<a name="472"><span class="lineNum">     472 </span>            :                                            u32 dispclk)</a>
<a name="473"><span class="lineNum">     473 </span>            : {</a>
<a name="474"><span class="lineNum">     474 </span>            :         u8 frev, crev;</a>
<a name="475"><span class="lineNum">     475 </span>            :         int index;</a>
<a name="476"><span class="lineNum">     476 </span>            :         union set_pixel_clock args;</a>
<a name="477"><span class="lineNum">     477 </span>            : </a>
<a name="478"><span class="lineNum">     478 </span><span class="lineNoCov">          0 :         memset(&amp;args, 0, sizeof(args));</span></a>
<a name="479"><span class="lineNum">     479 </span>            : </a>
<a name="480"><span class="lineNum">     480 </span><span class="lineNoCov">          0 :         index = GetIndexIntoMasterTable(COMMAND, SetPixelClock);</span></a>
<a name="481"><span class="lineNum">     481 </span><span class="lineNoCov">          0 :         if (!amdgpu_atom_parse_cmd_header(adev-&gt;mode_info.atom_context, index, &amp;frev,</span></a>
<a name="482"><span class="lineNum">     482 </span>            :                                    &amp;crev))</a>
<a name="483"><span class="lineNum">     483 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="484"><span class="lineNum">     484 </span>            : </a>
<a name="485"><span class="lineNum">     485 </span><span class="lineNoCov">          0 :         switch (frev) {</span></a>
<a name="486"><span class="lineNum">     486 </span>            :         case 1:</a>
<a name="487"><span class="lineNum">     487 </span><span class="lineNoCov">          0 :                 switch (crev) {</span></a>
<a name="488"><span class="lineNum">     488 </span>            :                 case 5:</a>
<a name="489"><span class="lineNum">     489 </span>            :                         /* if the default dcpll clock is specified,</a>
<a name="490"><span class="lineNum">     490 </span>            :                          * SetPixelClock provides the dividers</a>
<a name="491"><span class="lineNum">     491 </span>            :                          */</a>
<a name="492"><span class="lineNum">     492 </span><span class="lineNoCov">          0 :                         args.v5.ucCRTC = ATOM_CRTC_INVALID;</span></a>
<a name="493"><span class="lineNum">     493 </span><span class="lineNoCov">          0 :                         args.v5.usPixelClock = cpu_to_le16(dispclk);</span></a>
<a name="494"><span class="lineNum">     494 </span><span class="lineNoCov">          0 :                         args.v5.ucPpll = ATOM_DCPLL;</span></a>
<a name="495"><span class="lineNum">     495 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="496"><span class="lineNum">     496 </span>            :                 case 6:</a>
<a name="497"><span class="lineNum">     497 </span>            :                         /* if the default dcpll clock is specified,</a>
<a name="498"><span class="lineNum">     498 </span>            :                          * SetPixelClock provides the dividers</a>
<a name="499"><span class="lineNum">     499 </span>            :                          */</a>
<a name="500"><span class="lineNum">     500 </span><span class="lineNoCov">          0 :                         args.v6.ulDispEngClkFreq = cpu_to_le32(dispclk);</span></a>
<a name="501"><span class="lineNum">     501 </span><span class="lineNoCov">          0 :                         if (adev-&gt;asic_type == CHIP_TAHITI ||</span></a>
<a name="502"><span class="lineNum">     502 </span>            :                             adev-&gt;asic_type == CHIP_PITCAIRN ||</a>
<a name="503"><span class="lineNum">     503 </span>            :                             adev-&gt;asic_type == CHIP_VERDE ||</a>
<a name="504"><span class="lineNum">     504 </span>            :                             adev-&gt;asic_type == CHIP_OLAND)</a>
<a name="505"><span class="lineNum">     505 </span><span class="lineNoCov">          0 :                                 args.v6.ucPpll = ATOM_PPLL0;</span></a>
<a name="506"><span class="lineNum">     506 </span>            :                         else</a>
<a name="507"><span class="lineNum">     507 </span><span class="lineNoCov">          0 :                                 args.v6.ucPpll = ATOM_EXT_PLL1;</span></a>
<a name="508"><span class="lineNum">     508 </span>            :                         break;</a>
<a name="509"><span class="lineNum">     509 </span>            :                 default:</a>
<a name="510"><span class="lineNum">     510 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Unknown table version %d %d\n&quot;, frev, crev);</span></a>
<a name="511"><span class="lineNum">     511 </span><span class="lineNoCov">          0 :                         return;</span></a>
<a name="512"><span class="lineNum">     512 </span>            :                 }</a>
<a name="513"><span class="lineNum">     513 </span>            :                 break;</a>
<a name="514"><span class="lineNum">     514 </span>            :         default:</a>
<a name="515"><span class="lineNum">     515 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Unknown table version %d %d\n&quot;, frev, crev);</span></a>
<a name="516"><span class="lineNum">     516 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="517"><span class="lineNum">     517 </span>            :         }</a>
<a name="518"><span class="lineNum">     518 </span><span class="lineNoCov">          0 :         amdgpu_atom_execute_table(adev-&gt;mode_info.atom_context, index, (uint32_t *)&amp;args);</span></a>
<a name="519"><span class="lineNum">     519 </span>            : }</a>
<a name="520"><span class="lineNum">     520 </span>            : </a>
<a name="521"><span class="lineNum">     521 </span>            : union set_dce_clock {</a>
<a name="522"><span class="lineNum">     522 </span>            :         SET_DCE_CLOCK_PS_ALLOCATION_V1_1 v1_1;</a>
<a name="523"><span class="lineNum">     523 </span>            :         SET_DCE_CLOCK_PS_ALLOCATION_V2_1 v2_1;</a>
<a name="524"><span class="lineNum">     524 </span>            : };</a>
<a name="525"><span class="lineNum">     525 </span>            : </a>
<a name="526"><span class="lineNum">     526 </span><span class="lineNoCov">          0 : u32 amdgpu_atombios_crtc_set_dce_clock(struct amdgpu_device *adev,</span></a>
<a name="527"><span class="lineNum">     527 </span>            :                                        u32 freq, u8 clk_type, u8 clk_src)</a>
<a name="528"><span class="lineNum">     528 </span>            : {</a>
<a name="529"><span class="lineNum">     529 </span>            :         u8 frev, crev;</a>
<a name="530"><span class="lineNum">     530 </span>            :         int index;</a>
<a name="531"><span class="lineNum">     531 </span>            :         union set_dce_clock args;</a>
<a name="532"><span class="lineNum">     532 </span><span class="lineNoCov">          0 :         u32 ret_freq = 0;</span></a>
<a name="533"><span class="lineNum">     533 </span>            : </a>
<a name="534"><span class="lineNum">     534 </span><span class="lineNoCov">          0 :         memset(&amp;args, 0, sizeof(args));</span></a>
<a name="535"><span class="lineNum">     535 </span>            : </a>
<a name="536"><span class="lineNum">     536 </span><span class="lineNoCov">          0 :         index = GetIndexIntoMasterTable(COMMAND, SetDCEClock);</span></a>
<a name="537"><span class="lineNum">     537 </span><span class="lineNoCov">          0 :         if (!amdgpu_atom_parse_cmd_header(adev-&gt;mode_info.atom_context, index, &amp;frev,</span></a>
<a name="538"><span class="lineNum">     538 </span>            :                                    &amp;crev))</a>
<a name="539"><span class="lineNum">     539 </span>            :                 return 0;</a>
<a name="540"><span class="lineNum">     540 </span>            : </a>
<a name="541"><span class="lineNum">     541 </span><span class="lineNoCov">          0 :         switch (frev) {</span></a>
<a name="542"><span class="lineNum">     542 </span>            :         case 2:</a>
<a name="543"><span class="lineNum">     543 </span><span class="lineNoCov">          0 :                 switch (crev) {</span></a>
<a name="544"><span class="lineNum">     544 </span>            :                 case 1:</a>
<a name="545"><span class="lineNum">     545 </span><span class="lineNoCov">          0 :                         args.v2_1.asParam.ulDCEClkFreq = cpu_to_le32(freq); /* 10kHz units */</span></a>
<a name="546"><span class="lineNum">     546 </span><span class="lineNoCov">          0 :                         args.v2_1.asParam.ucDCEClkType = clk_type;</span></a>
<a name="547"><span class="lineNum">     547 </span><span class="lineNoCov">          0 :                         args.v2_1.asParam.ucDCEClkSrc = clk_src;</span></a>
<a name="548"><span class="lineNum">     548 </span><span class="lineNoCov">          0 :                         amdgpu_atom_execute_table(adev-&gt;mode_info.atom_context, index, (uint32_t *)&amp;args);</span></a>
<a name="549"><span class="lineNum">     549 </span><span class="lineNoCov">          0 :                         ret_freq = le32_to_cpu(args.v2_1.asParam.ulDCEClkFreq) * 10;</span></a>
<a name="550"><span class="lineNum">     550 </span>            :                         break;</a>
<a name="551"><span class="lineNum">     551 </span>            :                 default:</a>
<a name="552"><span class="lineNum">     552 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Unknown table version %d %d\n&quot;, frev, crev);</span></a>
<a name="553"><span class="lineNum">     553 </span><span class="lineNoCov">          0 :                         return 0;</span></a>
<a name="554"><span class="lineNum">     554 </span>            :                 }</a>
<a name="555"><span class="lineNum">     555 </span>            :                 break;</a>
<a name="556"><span class="lineNum">     556 </span>            :         default:</a>
<a name="557"><span class="lineNum">     557 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Unknown table version %d %d\n&quot;, frev, crev);</span></a>
<a name="558"><span class="lineNum">     558 </span><span class="lineNoCov">          0 :                 return 0;</span></a>
<a name="559"><span class="lineNum">     559 </span>            :         }</a>
<a name="560"><span class="lineNum">     560 </span>            : </a>
<a name="561"><span class="lineNum">     561 </span><span class="lineNoCov">          0 :         return ret_freq;</span></a>
<a name="562"><span class="lineNum">     562 </span>            : }</a>
<a name="563"><span class="lineNum">     563 </span>            : </a>
<a name="564"><span class="lineNum">     564 </span>            : static bool is_pixel_clock_source_from_pll(u32 encoder_mode, int pll_id)</a>
<a name="565"><span class="lineNum">     565 </span>            : {</a>
<a name="566"><span class="lineNum">     566 </span>            :         if (ENCODER_MODE_IS_DP(encoder_mode)) {</a>
<a name="567"><span class="lineNum">     567 </span>            :                 if (pll_id &lt; ATOM_EXT_PLL1)</a>
<a name="568"><span class="lineNum">     568 </span>            :                         return true;</a>
<a name="569"><span class="lineNum">     569 </span>            :                 else</a>
<a name="570"><span class="lineNum">     570 </span>            :                         return false;</a>
<a name="571"><span class="lineNum">     571 </span>            :         } else {</a>
<a name="572"><span class="lineNum">     572 </span>            :                 return true;</a>
<a name="573"><span class="lineNum">     573 </span>            :         }</a>
<a name="574"><span class="lineNum">     574 </span>            : }</a>
<a name="575"><span class="lineNum">     575 </span>            : </a>
<a name="576"><span class="lineNum">     576 </span><span class="lineNoCov">          0 : void amdgpu_atombios_crtc_program_pll(struct drm_crtc *crtc,</span></a>
<a name="577"><span class="lineNum">     577 </span>            :                                       u32 crtc_id,</a>
<a name="578"><span class="lineNum">     578 </span>            :                                       int pll_id,</a>
<a name="579"><span class="lineNum">     579 </span>            :                                       u32 encoder_mode,</a>
<a name="580"><span class="lineNum">     580 </span>            :                                       u32 encoder_id,</a>
<a name="581"><span class="lineNum">     581 </span>            :                                       u32 clock,</a>
<a name="582"><span class="lineNum">     582 </span>            :                                       u32 ref_div,</a>
<a name="583"><span class="lineNum">     583 </span>            :                                       u32 fb_div,</a>
<a name="584"><span class="lineNum">     584 </span>            :                                       u32 frac_fb_div,</a>
<a name="585"><span class="lineNum">     585 </span>            :                                       u32 post_div,</a>
<a name="586"><span class="lineNum">     586 </span>            :                                       int bpc,</a>
<a name="587"><span class="lineNum">     587 </span>            :                                       bool ss_enabled,</a>
<a name="588"><span class="lineNum">     588 </span>            :                                       struct amdgpu_atom_ss *ss)</a>
<a name="589"><span class="lineNum">     589 </span>            : {</a>
<a name="590"><span class="lineNum">     590 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span></a>
<a name="591"><span class="lineNum">     591 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(dev);</span></a>
<a name="592"><span class="lineNum">     592 </span>            :         u8 frev, crev;</a>
<a name="593"><span class="lineNum">     593 </span><span class="lineNoCov">          0 :         int index = GetIndexIntoMasterTable(COMMAND, SetPixelClock);</span></a>
<a name="594"><span class="lineNum">     594 </span>            :         union set_pixel_clock args;</a>
<a name="595"><span class="lineNum">     595 </span>            : </a>
<a name="596"><span class="lineNum">     596 </span><span class="lineNoCov">          0 :         memset(&amp;args, 0, sizeof(args));</span></a>
<a name="597"><span class="lineNum">     597 </span>            : </a>
<a name="598"><span class="lineNum">     598 </span><span class="lineNoCov">          0 :         if (!amdgpu_atom_parse_cmd_header(adev-&gt;mode_info.atom_context, index, &amp;frev,</span></a>
<a name="599"><span class="lineNum">     599 </span>            :                                    &amp;crev))</a>
<a name="600"><span class="lineNum">     600 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="601"><span class="lineNum">     601 </span>            : </a>
<a name="602"><span class="lineNum">     602 </span><span class="lineNoCov">          0 :         switch (frev) {</span></a>
<a name="603"><span class="lineNum">     603 </span>            :         case 1:</a>
<a name="604"><span class="lineNum">     604 </span><span class="lineNoCov">          0 :                 switch (crev) {</span></a>
<a name="605"><span class="lineNum">     605 </span>            :                 case 1:</a>
<a name="606"><span class="lineNum">     606 </span><span class="lineNoCov">          0 :                         if (clock == ATOM_DISABLE)</span></a>
<a name="607"><span class="lineNum">     607 </span>            :                                 return;</a>
<a name="608"><span class="lineNum">     608 </span><span class="lineNoCov">          0 :                         args.v1.usPixelClock = cpu_to_le16(clock / 10);</span></a>
<a name="609"><span class="lineNum">     609 </span><span class="lineNoCov">          0 :                         args.v1.usRefDiv = cpu_to_le16(ref_div);</span></a>
<a name="610"><span class="lineNum">     610 </span><span class="lineNoCov">          0 :                         args.v1.usFbDiv = cpu_to_le16(fb_div);</span></a>
<a name="611"><span class="lineNum">     611 </span><span class="lineNoCov">          0 :                         args.v1.ucFracFbDiv = frac_fb_div;</span></a>
<a name="612"><span class="lineNum">     612 </span><span class="lineNoCov">          0 :                         args.v1.ucPostDiv = post_div;</span></a>
<a name="613"><span class="lineNum">     613 </span><span class="lineNoCov">          0 :                         args.v1.ucPpll = pll_id;</span></a>
<a name="614"><span class="lineNum">     614 </span><span class="lineNoCov">          0 :                         args.v1.ucCRTC = crtc_id;</span></a>
<a name="615"><span class="lineNum">     615 </span><span class="lineNoCov">          0 :                         args.v1.ucRefDivSrc = 1;</span></a>
<a name="616"><span class="lineNum">     616 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="617"><span class="lineNum">     617 </span>            :                 case 2:</a>
<a name="618"><span class="lineNum">     618 </span><span class="lineNoCov">          0 :                         args.v2.usPixelClock = cpu_to_le16(clock / 10);</span></a>
<a name="619"><span class="lineNum">     619 </span><span class="lineNoCov">          0 :                         args.v2.usRefDiv = cpu_to_le16(ref_div);</span></a>
<a name="620"><span class="lineNum">     620 </span><span class="lineNoCov">          0 :                         args.v2.usFbDiv = cpu_to_le16(fb_div);</span></a>
<a name="621"><span class="lineNum">     621 </span><span class="lineNoCov">          0 :                         args.v2.ucFracFbDiv = frac_fb_div;</span></a>
<a name="622"><span class="lineNum">     622 </span><span class="lineNoCov">          0 :                         args.v2.ucPostDiv = post_div;</span></a>
<a name="623"><span class="lineNum">     623 </span><span class="lineNoCov">          0 :                         args.v2.ucPpll = pll_id;</span></a>
<a name="624"><span class="lineNum">     624 </span><span class="lineNoCov">          0 :                         args.v2.ucCRTC = crtc_id;</span></a>
<a name="625"><span class="lineNum">     625 </span><span class="lineNoCov">          0 :                         args.v2.ucRefDivSrc = 1;</span></a>
<a name="626"><span class="lineNum">     626 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="627"><span class="lineNum">     627 </span>            :                 case 3:</a>
<a name="628"><span class="lineNum">     628 </span><span class="lineNoCov">          0 :                         args.v3.usPixelClock = cpu_to_le16(clock / 10);</span></a>
<a name="629"><span class="lineNum">     629 </span><span class="lineNoCov">          0 :                         args.v3.usRefDiv = cpu_to_le16(ref_div);</span></a>
<a name="630"><span class="lineNum">     630 </span><span class="lineNoCov">          0 :                         args.v3.usFbDiv = cpu_to_le16(fb_div);</span></a>
<a name="631"><span class="lineNum">     631 </span><span class="lineNoCov">          0 :                         args.v3.ucFracFbDiv = frac_fb_div;</span></a>
<a name="632"><span class="lineNum">     632 </span><span class="lineNoCov">          0 :                         args.v3.ucPostDiv = post_div;</span></a>
<a name="633"><span class="lineNum">     633 </span><span class="lineNoCov">          0 :                         args.v3.ucPpll = pll_id;</span></a>
<a name="634"><span class="lineNum">     634 </span><span class="lineNoCov">          0 :                         if (crtc_id == ATOM_CRTC2)</span></a>
<a name="635"><span class="lineNum">     635 </span><span class="lineNoCov">          0 :                                 args.v3.ucMiscInfo = PIXEL_CLOCK_MISC_CRTC_SEL_CRTC2;</span></a>
<a name="636"><span class="lineNum">     636 </span>            :                         else</a>
<a name="637"><span class="lineNum">     637 </span><span class="lineNoCov">          0 :                                 args.v3.ucMiscInfo = PIXEL_CLOCK_MISC_CRTC_SEL_CRTC1;</span></a>
<a name="638"><span class="lineNum">     638 </span><span class="lineNoCov">          0 :                         if (ss_enabled &amp;&amp; (ss-&gt;type &amp; ATOM_EXTERNAL_SS_MASK))</span></a>
<a name="639"><span class="lineNum">     639 </span><span class="lineNoCov">          0 :                                 args.v3.ucMiscInfo |= PIXEL_CLOCK_MISC_REF_DIV_SRC;</span></a>
<a name="640"><span class="lineNum">     640 </span><span class="lineNoCov">          0 :                         args.v3.ucTransmitterId = encoder_id;</span></a>
<a name="641"><span class="lineNum">     641 </span><span class="lineNoCov">          0 :                         args.v3.ucEncoderMode = encoder_mode;</span></a>
<a name="642"><span class="lineNum">     642 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="643"><span class="lineNum">     643 </span>            :                 case 5:</a>
<a name="644"><span class="lineNum">     644 </span><span class="lineNoCov">          0 :                         args.v5.ucCRTC = crtc_id;</span></a>
<a name="645"><span class="lineNum">     645 </span><span class="lineNoCov">          0 :                         args.v5.usPixelClock = cpu_to_le16(clock / 10);</span></a>
<a name="646"><span class="lineNum">     646 </span><span class="lineNoCov">          0 :                         args.v5.ucRefDiv = ref_div;</span></a>
<a name="647"><span class="lineNum">     647 </span><span class="lineNoCov">          0 :                         args.v5.usFbDiv = cpu_to_le16(fb_div);</span></a>
<a name="648"><span class="lineNum">     648 </span><span class="lineNoCov">          0 :                         args.v5.ulFbDivDecFrac = cpu_to_le32(frac_fb_div * 100000);</span></a>
<a name="649"><span class="lineNum">     649 </span><span class="lineNoCov">          0 :                         args.v5.ucPostDiv = post_div;</span></a>
<a name="650"><span class="lineNum">     650 </span><span class="lineNoCov">          0 :                         args.v5.ucMiscInfo = 0; /* HDMI depth, etc. */</span></a>
<a name="651"><span class="lineNum">     651 </span><span class="lineNoCov">          0 :                         if ((ss_enabled &amp;&amp; (ss-&gt;type &amp; ATOM_EXTERNAL_SS_MASK)) &amp;&amp;</span></a>
<a name="652"><span class="lineNum">     652 </span>            :                             (pll_id &lt; ATOM_EXT_PLL1))</a>
<a name="653"><span class="lineNum">     653 </span><span class="lineNoCov">          0 :                                 args.v5.ucMiscInfo |= PIXEL_CLOCK_V5_MISC_REF_DIV_SRC;</span></a>
<a name="654"><span class="lineNum">     654 </span><span class="lineNoCov">          0 :                         if (encoder_mode == ATOM_ENCODER_MODE_HDMI) {</span></a>
<a name="655"><span class="lineNum">     655 </span><span class="lineNoCov">          0 :                                 switch (bpc) {</span></a>
<a name="656"><span class="lineNum">     656 </span>            :                                 case 8:</a>
<a name="657"><span class="lineNum">     657 </span>            :                                 default:</a>
<a name="658"><span class="lineNum">     658 </span>            :                                         args.v5.ucMiscInfo |= PIXEL_CLOCK_V5_MISC_HDMI_24BPP;</a>
<a name="659"><span class="lineNum">     659 </span>            :                                         break;</a>
<a name="660"><span class="lineNum">     660 </span>            :                                 case 10:</a>
<a name="661"><span class="lineNum">     661 </span>            :                                         /* yes this is correct, the atom define is wrong */</a>
<a name="662"><span class="lineNum">     662 </span><span class="lineNoCov">          0 :                                         args.v5.ucMiscInfo |= PIXEL_CLOCK_V5_MISC_HDMI_32BPP;</span></a>
<a name="663"><span class="lineNum">     663 </span><span class="lineNoCov">          0 :                                         break;</span></a>
<a name="664"><span class="lineNum">     664 </span>            :                                 case 12:</a>
<a name="665"><span class="lineNum">     665 </span>            :                                         /* yes this is correct, the atom define is wrong */</a>
<a name="666"><span class="lineNum">     666 </span><span class="lineNoCov">          0 :                                         args.v5.ucMiscInfo |= PIXEL_CLOCK_V5_MISC_HDMI_30BPP;</span></a>
<a name="667"><span class="lineNum">     667 </span><span class="lineNoCov">          0 :                                         break;</span></a>
<a name="668"><span class="lineNum">     668 </span>            :                                 }</a>
<a name="669"><span class="lineNum">     669 </span>            :                         }</a>
<a name="670"><span class="lineNum">     670 </span><span class="lineNoCov">          0 :                         args.v5.ucTransmitterID = encoder_id;</span></a>
<a name="671"><span class="lineNum">     671 </span><span class="lineNoCov">          0 :                         args.v5.ucEncoderMode = encoder_mode;</span></a>
<a name="672"><span class="lineNum">     672 </span><span class="lineNoCov">          0 :                         args.v5.ucPpll = pll_id;</span></a>
<a name="673"><span class="lineNum">     673 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="674"><span class="lineNum">     674 </span>            :                 case 6:</a>
<a name="675"><span class="lineNum">     675 </span><span class="lineNoCov">          0 :                         args.v6.ulDispEngClkFreq = cpu_to_le32(crtc_id &lt;&lt; 24 | clock / 10);</span></a>
<a name="676"><span class="lineNum">     676 </span><span class="lineNoCov">          0 :                         args.v6.ucRefDiv = ref_div;</span></a>
<a name="677"><span class="lineNum">     677 </span><span class="lineNoCov">          0 :                         args.v6.usFbDiv = cpu_to_le16(fb_div);</span></a>
<a name="678"><span class="lineNum">     678 </span><span class="lineNoCov">          0 :                         args.v6.ulFbDivDecFrac = cpu_to_le32(frac_fb_div * 100000);</span></a>
<a name="679"><span class="lineNum">     679 </span><span class="lineNoCov">          0 :                         args.v6.ucPostDiv = post_div;</span></a>
<a name="680"><span class="lineNum">     680 </span><span class="lineNoCov">          0 :                         args.v6.ucMiscInfo = 0; /* HDMI depth, etc. */</span></a>
<a name="681"><span class="lineNum">     681 </span>            :                         if ((ss_enabled &amp;&amp; (ss-&gt;type &amp; ATOM_EXTERNAL_SS_MASK)) &amp;&amp;</a>
<a name="682"><span class="lineNum">     682 </span>            :                             (pll_id &lt; ATOM_EXT_PLL1) &amp;&amp;</a>
<a name="683"><span class="lineNum">     683 </span>            :                             !is_pixel_clock_source_from_pll(encoder_mode, pll_id))</a>
<a name="684"><span class="lineNum">     684 </span>            :                                 args.v6.ucMiscInfo |= PIXEL_CLOCK_V6_MISC_REF_DIV_SRC;</a>
<a name="685"><span class="lineNum">     685 </span><span class="lineNoCov">          0 :                         if (encoder_mode == ATOM_ENCODER_MODE_HDMI) {</span></a>
<a name="686"><span class="lineNum">     686 </span><span class="lineNoCov">          0 :                                 switch (bpc) {</span></a>
<a name="687"><span class="lineNum">     687 </span>            :                                 case 8:</a>
<a name="688"><span class="lineNum">     688 </span>            :                                 default:</a>
<a name="689"><span class="lineNum">     689 </span>            :                                         args.v6.ucMiscInfo |= PIXEL_CLOCK_V6_MISC_HDMI_24BPP;</a>
<a name="690"><span class="lineNum">     690 </span>            :                                         break;</a>
<a name="691"><span class="lineNum">     691 </span>            :                                 case 10:</a>
<a name="692"><span class="lineNum">     692 </span><span class="lineNoCov">          0 :                                         args.v6.ucMiscInfo |= PIXEL_CLOCK_V6_MISC_HDMI_30BPP_V6;</span></a>
<a name="693"><span class="lineNum">     693 </span><span class="lineNoCov">          0 :                                         break;</span></a>
<a name="694"><span class="lineNum">     694 </span>            :                                 case 12:</a>
<a name="695"><span class="lineNum">     695 </span><span class="lineNoCov">          0 :                                         args.v6.ucMiscInfo |= PIXEL_CLOCK_V6_MISC_HDMI_36BPP_V6;</span></a>
<a name="696"><span class="lineNum">     696 </span><span class="lineNoCov">          0 :                                         break;</span></a>
<a name="697"><span class="lineNum">     697 </span>            :                                 case 16:</a>
<a name="698"><span class="lineNum">     698 </span><span class="lineNoCov">          0 :                                         args.v6.ucMiscInfo |= PIXEL_CLOCK_V6_MISC_HDMI_48BPP;</span></a>
<a name="699"><span class="lineNum">     699 </span><span class="lineNoCov">          0 :                                         break;</span></a>
<a name="700"><span class="lineNum">     700 </span>            :                                 }</a>
<a name="701"><span class="lineNum">     701 </span>            :                         }</a>
<a name="702"><span class="lineNum">     702 </span><span class="lineNoCov">          0 :                         args.v6.ucTransmitterID = encoder_id;</span></a>
<a name="703"><span class="lineNum">     703 </span><span class="lineNoCov">          0 :                         args.v6.ucEncoderMode = encoder_mode;</span></a>
<a name="704"><span class="lineNum">     704 </span><span class="lineNoCov">          0 :                         args.v6.ucPpll = pll_id;</span></a>
<a name="705"><span class="lineNum">     705 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="706"><span class="lineNum">     706 </span>            :                 case 7:</a>
<a name="707"><span class="lineNum">     707 </span><span class="lineNoCov">          0 :                         args.v7.ulPixelClock = cpu_to_le32(clock * 10); /* 100 hz units */</span></a>
<a name="708"><span class="lineNum">     708 </span><span class="lineNoCov">          0 :                         args.v7.ucMiscInfo = 0;</span></a>
<a name="709"><span class="lineNum">     709 </span><span class="lineNoCov">          0 :                         if ((encoder_mode == ATOM_ENCODER_MODE_DVI) &amp;&amp;</span></a>
<a name="710"><span class="lineNum">     710 </span><span class="lineNoCov">          0 :                             (clock &gt; 165000))</span></a>
<a name="711"><span class="lineNum">     711 </span><span class="lineNoCov">          0 :                                 args.v7.ucMiscInfo |= PIXEL_CLOCK_V7_MISC_DVI_DUALLINK_EN;</span></a>
<a name="712"><span class="lineNum">     712 </span><span class="lineNoCov">          0 :                         args.v7.ucCRTC = crtc_id;</span></a>
<a name="713"><span class="lineNum">     713 </span><span class="lineNoCov">          0 :                         if (encoder_mode == ATOM_ENCODER_MODE_HDMI) {</span></a>
<a name="714"><span class="lineNum">     714 </span><span class="lineNoCov">          0 :                                 switch (bpc) {</span></a>
<a name="715"><span class="lineNum">     715 </span>            :                                 case 8:</a>
<a name="716"><span class="lineNum">     716 </span>            :                                 default:</a>
<a name="717"><span class="lineNum">     717 </span><span class="lineNoCov">          0 :                                         args.v7.ucDeepColorRatio = PIXEL_CLOCK_V7_DEEPCOLOR_RATIO_DIS;</span></a>
<a name="718"><span class="lineNum">     718 </span><span class="lineNoCov">          0 :                                         break;</span></a>
<a name="719"><span class="lineNum">     719 </span>            :                                 case 10:</a>
<a name="720"><span class="lineNum">     720 </span><span class="lineNoCov">          0 :                                         args.v7.ucDeepColorRatio = PIXEL_CLOCK_V7_DEEPCOLOR_RATIO_5_4;</span></a>
<a name="721"><span class="lineNum">     721 </span><span class="lineNoCov">          0 :                                         break;</span></a>
<a name="722"><span class="lineNum">     722 </span>            :                                 case 12:</a>
<a name="723"><span class="lineNum">     723 </span><span class="lineNoCov">          0 :                                         args.v7.ucDeepColorRatio = PIXEL_CLOCK_V7_DEEPCOLOR_RATIO_3_2;</span></a>
<a name="724"><span class="lineNum">     724 </span><span class="lineNoCov">          0 :                                         break;</span></a>
<a name="725"><span class="lineNum">     725 </span>            :                                 case 16:</a>
<a name="726"><span class="lineNum">     726 </span><span class="lineNoCov">          0 :                                         args.v7.ucDeepColorRatio = PIXEL_CLOCK_V7_DEEPCOLOR_RATIO_2_1;</span></a>
<a name="727"><span class="lineNum">     727 </span><span class="lineNoCov">          0 :                                         break;</span></a>
<a name="728"><span class="lineNum">     728 </span>            :                                 }</a>
<a name="729"><span class="lineNum">     729 </span>            :                         }</a>
<a name="730"><span class="lineNum">     730 </span><span class="lineNoCov">          0 :                         args.v7.ucTransmitterID = encoder_id;</span></a>
<a name="731"><span class="lineNum">     731 </span><span class="lineNoCov">          0 :                         args.v7.ucEncoderMode = encoder_mode;</span></a>
<a name="732"><span class="lineNum">     732 </span><span class="lineNoCov">          0 :                         args.v7.ucPpll = pll_id;</span></a>
<a name="733"><span class="lineNum">     733 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="734"><span class="lineNum">     734 </span>            :                 default:</a>
<a name="735"><span class="lineNum">     735 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Unknown table version %d %d\n&quot;, frev, crev);</span></a>
<a name="736"><span class="lineNum">     736 </span><span class="lineNoCov">          0 :                         return;</span></a>
<a name="737"><span class="lineNum">     737 </span>            :                 }</a>
<a name="738"><span class="lineNum">     738 </span>            :                 break;</a>
<a name="739"><span class="lineNum">     739 </span>            :         default:</a>
<a name="740"><span class="lineNum">     740 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Unknown table version %d %d\n&quot;, frev, crev);</span></a>
<a name="741"><span class="lineNum">     741 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="742"><span class="lineNum">     742 </span>            :         }</a>
<a name="743"><span class="lineNum">     743 </span>            : </a>
<a name="744"><span class="lineNum">     744 </span><span class="lineNoCov">          0 :         amdgpu_atom_execute_table(adev-&gt;mode_info.atom_context, index, (uint32_t *)&amp;args);</span></a>
<a name="745"><span class="lineNum">     745 </span>            : }</a>
<a name="746"><span class="lineNum">     746 </span>            : </a>
<a name="747"><span class="lineNum">     747 </span><span class="lineNoCov">          0 : int amdgpu_atombios_crtc_prepare_pll(struct drm_crtc *crtc,</span></a>
<a name="748"><span class="lineNum">     748 </span>            :                               struct drm_display_mode *mode)</a>
<a name="749"><span class="lineNum">     749 </span>            : {</a>
<a name="750"><span class="lineNum">     750 </span><span class="lineNoCov">          0 :         struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);</span></a>
<a name="751"><span class="lineNum">     751 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span></a>
<a name="752"><span class="lineNum">     752 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(dev);</span></a>
<a name="753"><span class="lineNum">     753 </span><span class="lineNoCov">          0 :         struct amdgpu_encoder *amdgpu_encoder =</span></a>
<a name="754"><span class="lineNum">     754 </span><span class="lineNoCov">          0 :                 to_amdgpu_encoder(amdgpu_crtc-&gt;encoder);</span></a>
<a name="755"><span class="lineNum">     755 </span><span class="lineNoCov">          0 :         int encoder_mode = amdgpu_atombios_encoder_get_encoder_mode(amdgpu_crtc-&gt;encoder);</span></a>
<a name="756"><span class="lineNum">     756 </span>            : </a>
<a name="757"><span class="lineNum">     757 </span><span class="lineNoCov">          0 :         amdgpu_crtc-&gt;bpc = 8;</span></a>
<a name="758"><span class="lineNum">     758 </span><span class="lineNoCov">          0 :         amdgpu_crtc-&gt;ss_enabled = false;</span></a>
<a name="759"><span class="lineNum">     759 </span>            : </a>
<a name="760"><span class="lineNum">     760 </span><span class="lineNoCov">          0 :         if ((amdgpu_encoder-&gt;active_device &amp; (ATOM_DEVICE_LCD_SUPPORT | ATOM_DEVICE_DFP_SUPPORT)) ||</span></a>
<a name="761"><span class="lineNum">     761 </span><span class="lineNoCov">          0 :             (amdgpu_encoder_get_dp_bridge_encoder_id(amdgpu_crtc-&gt;encoder) != ENCODER_OBJECT_ID_NONE)) {</span></a>
<a name="762"><span class="lineNum">     762 </span><span class="lineNoCov">          0 :                 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder-&gt;enc_priv;</span></a>
<a name="763"><span class="lineNum">     763 </span><span class="lineNoCov">          0 :                 struct drm_connector *connector =</span></a>
<a name="764"><span class="lineNum">     764 </span><span class="lineNoCov">          0 :                         amdgpu_get_connector_for_encoder(amdgpu_crtc-&gt;encoder);</span></a>
<a name="765"><span class="lineNum">     765 </span><span class="lineNoCov">          0 :                 struct amdgpu_connector *amdgpu_connector =</span></a>
<a name="766"><span class="lineNum">     766 </span><span class="lineNoCov">          0 :                         to_amdgpu_connector(connector);</span></a>
<a name="767"><span class="lineNum">     767 </span><span class="lineNoCov">          0 :                 struct amdgpu_connector_atom_dig *dig_connector =</span></a>
<a name="768"><span class="lineNum">     768 </span>            :                         amdgpu_connector-&gt;con_priv;</a>
<a name="769"><span class="lineNum">     769 </span>            :                 int dp_clock;</a>
<a name="770"><span class="lineNum">     770 </span>            : </a>
<a name="771"><span class="lineNum">     771 </span>            :                 /* Assign mode clock for hdmi deep color max clock limit check */</a>
<a name="772"><span class="lineNum">     772 </span><span class="lineNoCov">          0 :                 amdgpu_connector-&gt;pixelclock_for_modeset = mode-&gt;clock;</span></a>
<a name="773"><span class="lineNum">     773 </span><span class="lineNoCov">          0 :                 amdgpu_crtc-&gt;bpc = amdgpu_connector_get_monitor_bpc(connector);</span></a>
<a name="774"><span class="lineNum">     774 </span>            : </a>
<a name="775"><span class="lineNum">     775 </span><span class="lineNoCov">          0 :                 switch (encoder_mode) {</span></a>
<a name="776"><span class="lineNum">     776 </span>            :                 case ATOM_ENCODER_MODE_DP_MST:</a>
<a name="777"><span class="lineNum">     777 </span>            :                 case ATOM_ENCODER_MODE_DP:</a>
<a name="778"><span class="lineNum">     778 </span>            :                         /* DP/eDP */</a>
<a name="779"><span class="lineNum">     779 </span><span class="lineNoCov">          0 :                         dp_clock = dig_connector-&gt;dp_clock / 10;</span></a>
<a name="780"><span class="lineNum">     780 </span><span class="lineNoCov">          0 :                         amdgpu_crtc-&gt;ss_enabled =</span></a>
<a name="781"><span class="lineNum">     781 </span><span class="lineNoCov">          0 :                                 amdgpu_atombios_get_asic_ss_info(adev, &amp;amdgpu_crtc-&gt;ss,</span></a>
<a name="782"><span class="lineNum">     782 </span>            :                                                                  ASIC_INTERNAL_SS_ON_DP,</a>
<a name="783"><span class="lineNum">     783 </span>            :                                                                  dp_clock);</a>
<a name="784"><span class="lineNum">     784 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="785"><span class="lineNum">     785 </span>            :                 case ATOM_ENCODER_MODE_LVDS:</a>
<a name="786"><span class="lineNum">     786 </span><span class="lineNoCov">          0 :                         amdgpu_crtc-&gt;ss_enabled =</span></a>
<a name="787"><span class="lineNum">     787 </span><span class="lineNoCov">          0 :                                 amdgpu_atombios_get_asic_ss_info(adev,</span></a>
<a name="788"><span class="lineNum">     788 </span>            :                                                                  &amp;amdgpu_crtc-&gt;ss,</a>
<a name="789"><span class="lineNum">     789 </span><span class="lineNoCov">          0 :                                                                  dig-&gt;lcd_ss_id,</span></a>
<a name="790"><span class="lineNum">     790 </span><span class="lineNoCov">          0 :                                                                  mode-&gt;clock / 10);</span></a>
<a name="791"><span class="lineNum">     791 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="792"><span class="lineNum">     792 </span>            :                 case ATOM_ENCODER_MODE_DVI:</a>
<a name="793"><span class="lineNum">     793 </span><span class="lineNoCov">          0 :                         amdgpu_crtc-&gt;ss_enabled =</span></a>
<a name="794"><span class="lineNum">     794 </span><span class="lineNoCov">          0 :                                 amdgpu_atombios_get_asic_ss_info(adev,</span></a>
<a name="795"><span class="lineNum">     795 </span>            :                                                                  &amp;amdgpu_crtc-&gt;ss,</a>
<a name="796"><span class="lineNum">     796 </span>            :                                                                  ASIC_INTERNAL_SS_ON_TMDS,</a>
<a name="797"><span class="lineNum">     797 </span><span class="lineNoCov">          0 :                                                                  mode-&gt;clock / 10);</span></a>
<a name="798"><span class="lineNum">     798 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="799"><span class="lineNum">     799 </span>            :                 case ATOM_ENCODER_MODE_HDMI:</a>
<a name="800"><span class="lineNum">     800 </span><span class="lineNoCov">          0 :                         amdgpu_crtc-&gt;ss_enabled =</span></a>
<a name="801"><span class="lineNum">     801 </span><span class="lineNoCov">          0 :                                 amdgpu_atombios_get_asic_ss_info(adev,</span></a>
<a name="802"><span class="lineNum">     802 </span>            :                                                                  &amp;amdgpu_crtc-&gt;ss,</a>
<a name="803"><span class="lineNum">     803 </span>            :                                                                  ASIC_INTERNAL_SS_ON_HDMI,</a>
<a name="804"><span class="lineNum">     804 </span><span class="lineNoCov">          0 :                                                                  mode-&gt;clock / 10);</span></a>
<a name="805"><span class="lineNum">     805 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="806"><span class="lineNum">     806 </span>            :                 default:</a>
<a name="807"><span class="lineNum">     807 </span>            :                         break;</a>
<a name="808"><span class="lineNum">     808 </span>            :                 }</a>
<a name="809"><span class="lineNum">     809 </span>            :         }</a>
<a name="810"><span class="lineNum">     810 </span>            : </a>
<a name="811"><span class="lineNum">     811 </span>            :         /* adjust pixel clock as needed */</a>
<a name="812"><span class="lineNum">     812 </span><span class="lineNoCov">          0 :         amdgpu_crtc-&gt;adjusted_clock = amdgpu_atombios_crtc_adjust_pll(crtc, mode);</span></a>
<a name="813"><span class="lineNum">     813 </span>            : </a>
<a name="814"><span class="lineNum">     814 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="815"><span class="lineNum">     815 </span>            : }</a>
<a name="816"><span class="lineNum">     816 </span>            : </a>
<a name="817"><span class="lineNum">     817 </span><span class="lineNoCov">          0 : void amdgpu_atombios_crtc_set_pll(struct drm_crtc *crtc, struct drm_display_mode *mode)</span></a>
<a name="818"><span class="lineNum">     818 </span>            : {</a>
<a name="819"><span class="lineNum">     819 </span><span class="lineNoCov">          0 :         struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);</span></a>
<a name="820"><span class="lineNum">     820 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span></a>
<a name="821"><span class="lineNum">     821 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(dev);</span></a>
<a name="822"><span class="lineNum">     822 </span><span class="lineNoCov">          0 :         struct amdgpu_encoder *amdgpu_encoder =</span></a>
<a name="823"><span class="lineNum">     823 </span><span class="lineNoCov">          0 :                 to_amdgpu_encoder(amdgpu_crtc-&gt;encoder);</span></a>
<a name="824"><span class="lineNum">     824 </span><span class="lineNoCov">          0 :         u32 pll_clock = mode-&gt;clock;</span></a>
<a name="825"><span class="lineNum">     825 </span><span class="lineNoCov">          0 :         u32 clock = mode-&gt;clock;</span></a>
<a name="826"><span class="lineNum">     826 </span><span class="lineNoCov">          0 :         u32 ref_div = 0, fb_div = 0, frac_fb_div = 0, post_div = 0;</span></a>
<a name="827"><span class="lineNum">     827 </span>            :         struct amdgpu_pll *pll;</a>
<a name="828"><span class="lineNum">     828 </span><span class="lineNoCov">          0 :         int encoder_mode = amdgpu_atombios_encoder_get_encoder_mode(amdgpu_crtc-&gt;encoder);</span></a>
<a name="829"><span class="lineNum">     829 </span>            : </a>
<a name="830"><span class="lineNum">     830 </span>            :         /* pass the actual clock to amdgpu_atombios_crtc_program_pll for HDMI */</a>
<a name="831"><span class="lineNum">     831 </span><span class="lineNoCov">          0 :         if ((encoder_mode == ATOM_ENCODER_MODE_HDMI) &amp;&amp;</span></a>
<a name="832"><span class="lineNum">     832 </span><span class="lineNoCov">          0 :             (amdgpu_crtc-&gt;bpc &gt; 8))</span></a>
<a name="833"><span class="lineNum">     833 </span><span class="lineNoCov">          0 :                 clock = amdgpu_crtc-&gt;adjusted_clock;</span></a>
<a name="834"><span class="lineNum">     834 </span>            : </a>
<a name="835"><span class="lineNum">     835 </span><span class="lineNoCov">          0 :         switch (amdgpu_crtc-&gt;pll_id) {</span></a>
<a name="836"><span class="lineNum">     836 </span>            :         case ATOM_PPLL1:</a>
<a name="837"><span class="lineNum">     837 </span><span class="lineNoCov">          0 :                 pll = &amp;adev-&gt;clock.ppll[0];</span></a>
<a name="838"><span class="lineNum">     838 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="839"><span class="lineNum">     839 </span>            :         case ATOM_PPLL2:</a>
<a name="840"><span class="lineNum">     840 </span><span class="lineNoCov">          0 :                 pll = &amp;adev-&gt;clock.ppll[1];</span></a>
<a name="841"><span class="lineNum">     841 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="842"><span class="lineNum">     842 </span>            :         case ATOM_PPLL0:</a>
<a name="843"><span class="lineNum">     843 </span>            :         case ATOM_PPLL_INVALID:</a>
<a name="844"><span class="lineNum">     844 </span>            :         default:</a>
<a name="845"><span class="lineNum">     845 </span><span class="lineNoCov">          0 :                 pll = &amp;adev-&gt;clock.ppll[2];</span></a>
<a name="846"><span class="lineNum">     846 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="847"><span class="lineNum">     847 </span>            :         }</a>
<a name="848"><span class="lineNum">     848 </span>            : </a>
<a name="849"><span class="lineNum">     849 </span>            :         /* update pll params */</a>
<a name="850"><span class="lineNum">     850 </span><span class="lineNoCov">          0 :         pll-&gt;flags = amdgpu_crtc-&gt;pll_flags;</span></a>
<a name="851"><span class="lineNum">     851 </span><span class="lineNoCov">          0 :         pll-&gt;reference_div = amdgpu_crtc-&gt;pll_reference_div;</span></a>
<a name="852"><span class="lineNum">     852 </span><span class="lineNoCov">          0 :         pll-&gt;post_div = amdgpu_crtc-&gt;pll_post_div;</span></a>
<a name="853"><span class="lineNum">     853 </span>            : </a>
<a name="854"><span class="lineNum">     854 </span><span class="lineNoCov">          0 :         amdgpu_pll_compute(adev, pll, amdgpu_crtc-&gt;adjusted_clock, &amp;pll_clock,</span></a>
<a name="855"><span class="lineNum">     855 </span>            :                             &amp;fb_div, &amp;frac_fb_div, &amp;ref_div, &amp;post_div);</a>
<a name="856"><span class="lineNum">     856 </span>            : </a>
<a name="857"><span class="lineNum">     857 </span><span class="lineNoCov">          0 :         amdgpu_atombios_crtc_program_ss(adev, ATOM_DISABLE, amdgpu_crtc-&gt;pll_id,</span></a>
<a name="858"><span class="lineNum">     858 </span>            :                                  amdgpu_crtc-&gt;crtc_id, &amp;amdgpu_crtc-&gt;ss);</a>
<a name="859"><span class="lineNum">     859 </span>            : </a>
<a name="860"><span class="lineNum">     860 </span><span class="lineNoCov">          0 :         amdgpu_atombios_crtc_program_pll(crtc, amdgpu_crtc-&gt;crtc_id, amdgpu_crtc-&gt;pll_id,</span></a>
<a name="861"><span class="lineNum">     861 </span>            :                                   encoder_mode, amdgpu_encoder-&gt;encoder_id, clock,</a>
<a name="862"><span class="lineNum">     862 </span>            :                                   ref_div, fb_div, frac_fb_div, post_div,</a>
<a name="863"><span class="lineNum">     863 </span><span class="lineNoCov">          0 :                                   amdgpu_crtc-&gt;bpc, amdgpu_crtc-&gt;ss_enabled, &amp;amdgpu_crtc-&gt;ss);</span></a>
<a name="864"><span class="lineNum">     864 </span>            : </a>
<a name="865"><span class="lineNum">     865 </span><span class="lineNoCov">          0 :         if (amdgpu_crtc-&gt;ss_enabled) {</span></a>
<a name="866"><span class="lineNum">     866 </span>            :                 /* calculate ss amount and step size */</a>
<a name="867"><span class="lineNum">     867 </span>            :                 u32 step_size;</a>
<a name="868"><span class="lineNum">     868 </span><span class="lineNoCov">          0 :                 u32 amount = (((fb_div * 10) + frac_fb_div) *</span></a>
<a name="869"><span class="lineNum">     869 </span><span class="lineNoCov">          0 :                               (u32)amdgpu_crtc-&gt;ss.percentage) /</span></a>
<a name="870"><span class="lineNum">     870 </span><span class="lineNoCov">          0 :                         (100 * (u32)amdgpu_crtc-&gt;ss.percentage_divider);</span></a>
<a name="871"><span class="lineNum">     871 </span><span class="lineNoCov">          0 :                 amdgpu_crtc-&gt;ss.amount = (amount / 10) &amp; ATOM_PPLL_SS_AMOUNT_V2_FBDIV_MASK;</span></a>
<a name="872"><span class="lineNum">     872 </span><span class="lineNoCov">          0 :                 amdgpu_crtc-&gt;ss.amount |= ((amount - (amount / 10)) &lt;&lt; ATOM_PPLL_SS_AMOUNT_V2_NFRAC_SHIFT) &amp;</span></a>
<a name="873"><span class="lineNum">     873 </span>            :                         ATOM_PPLL_SS_AMOUNT_V2_NFRAC_MASK;</a>
<a name="874"><span class="lineNum">     874 </span><span class="lineNoCov">          0 :                 if (amdgpu_crtc-&gt;ss.type &amp; ATOM_PPLL_SS_TYPE_V2_CENTRE_SPREAD)</span></a>
<a name="875"><span class="lineNum">     875 </span><span class="lineNoCov">          0 :                         step_size = (4 * amount * ref_div * ((u32)amdgpu_crtc-&gt;ss.rate * 2048)) /</span></a>
<a name="876"><span class="lineNum">     876 </span><span class="lineNoCov">          0 :                                 (125 * 25 * pll-&gt;reference_freq / 100);</span></a>
<a name="877"><span class="lineNum">     877 </span>            :                 else</a>
<a name="878"><span class="lineNum">     878 </span><span class="lineNoCov">          0 :                         step_size = (2 * amount * ref_div * ((u32)amdgpu_crtc-&gt;ss.rate * 2048)) /</span></a>
<a name="879"><span class="lineNum">     879 </span><span class="lineNoCov">          0 :                                 (125 * 25 * pll-&gt;reference_freq / 100);</span></a>
<a name="880"><span class="lineNum">     880 </span><span class="lineNoCov">          0 :                 amdgpu_crtc-&gt;ss.step = step_size;</span></a>
<a name="881"><span class="lineNum">     881 </span>            : </a>
<a name="882"><span class="lineNum">     882 </span><span class="lineNoCov">          0 :                 amdgpu_atombios_crtc_program_ss(adev, ATOM_ENABLE, amdgpu_crtc-&gt;pll_id,</span></a>
<a name="883"><span class="lineNum">     883 </span>            :                                          amdgpu_crtc-&gt;crtc_id, &amp;amdgpu_crtc-&gt;ss);</a>
<a name="884"><span class="lineNum">     884 </span>            :         }</a>
<a name="885"><span class="lineNum">     885 </span><span class="lineNoCov">          0 : }</span></a>
<a name="886"><span class="lineNum">     886 </span>            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
