#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Nov 22 16:20:41 2022
# Process ID: 4376
# Current directory: E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24164 E:\FPGAProject\01102022\FPGAResearch\5_Final_Submission\Simulink\IP_Core_Based\TN_8bit\STN_8bit\vivado\sysgen_STN\sysgen_STN.xpr
# Log file: E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/vivado.log
# Journal file: E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN'
INFO: [Project 1-313] Project file moved from 'E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/gen/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'stn_32bit_0' is locked:
* IP definition 'stn_32bit (1.0)' for IP 'stn_32bit_0' (customized with software release 2021.1) was not found in the IP Catalog.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/stn_32bit_0/stn_32bit_0.xci] -no_script -reset -force -quiet
remove_files  -fileset stn_32bit_0 E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/stn_32bit_0/stn_32bit_0.xci
INFO: [Project 1-386] Moving file 'E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/stn_32bit_0/stn_32bit_0.xci' from fileset 'stn_32bit_0' to fileset 'sources_1'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/gen/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/gen/ip'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\FPGAProject\01102022\FPGAResearch\5_Final_Submission\Simulink\IP_Core_Based\TN_8bit\STN_8bit\vivado\sysgen_STN\sysgen_STN.srcs\sources_1\new\sysgen_STN.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\FPGAProject\01102022\FPGAResearch\5_Final_Submission\Simulink\IP_Core_Based\TN_8bit\STN_8bit\vivado\sysgen_STN\sysgen_STN.srcs\sources_1\new\sysgen_STN_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\FPGAProject\01102022\FPGAResearch\5_Final_Submission\Simulink\IP_Core_Based\TN_8bit\STN_8bit\vivado\sysgen_STN\sysgen_STN.srcs\sources_1\new\input_package.vhd:]
create_ip -name stn_8bit -vendor User_Company -library SysGen -version 1.0 -module_name stn_8bit_0
generate_target {instantiation_template} [get_files e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/stn_8bit_0/stn_8bit_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'stn_8bit_0'...
generate_target all [get_files  e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/stn_8bit_0/stn_8bit_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'stn_8bit_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'stn_8bit_0'...
catch { config_ip_cache -export [get_ips -all stn_8bit_0] }
export_ip_user_files -of_objects [get_files e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/stn_8bit_0/stn_8bit_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/stn_8bit_0/stn_8bit_0.xci]
launch_runs stn_8bit_0_synth_1 -jobs 8
[Tue Nov 22 16:22:46 2022] Launched stn_8bit_0_synth_1...
Run output will be captured here: E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.runs/stn_8bit_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/stn_8bit_0/stn_8bit_0.xci] -directory E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.ip_user_files -ipstatic_source_dir E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.cache/compile_simlib/modelsim} {questa=E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.cache/compile_simlib/questa} {riviera=E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.cache/compile_simlib/riviera} {activehdl=E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sysgen_STN_tb'
INFO: [Vivado 12-12490] The selected simulation model for 'stn_8bit_0' IP changed to 'rtl' from '', the simulation run directory will be deleted.
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sysgen_STN_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sysgen_STN_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj sysgen_STN_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/stn_8bit_0/stn_8bit_c_addsub_v12_0_i0/sim/stn_8bit_c_addsub_v12_0_i0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stn_8bit_c_addsub_v12_0_i0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/stn_8bit_0/stn_8bit_c_addsub_v12_0_i1/sim/stn_8bit_c_addsub_v12_0_i1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stn_8bit_c_addsub_v12_0_i1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/stn_8bit_0/stn_8bit_cordic_v6_0_i0/sim/stn_8bit_cordic_v6_0_i0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stn_8bit_cordic_v6_0_i0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/stn_8bit_0/stn_8bit_mult_gen_v12_0_i0/sim/stn_8bit_mult_gen_v12_0_i0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stn_8bit_mult_gen_v12_0_i0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/conv_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/synth_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'synth_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/synth_reg_w_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'synth_reg_w_init'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/srl17e.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'srl17e'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/srl33e.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'srlc33e'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/synth_reg_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'synth_reg_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/single_reg_w_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'single_reg_w_init'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/xlclockdriver_rd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xlclockdriver'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/stn_8bit_entity_declarations.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sysgen_constant_2e0ef23534'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_constant_1999d89de7'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_constant_9376331751'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_constant_2efb9544f4'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_reinterpret_837d8a173b'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_constant_5848a47491'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_constant_26eac75b3e'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_constant_f08a578687'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_constant_404d514570'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_constant_9668e7269f'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_constant_230efeff3b'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_constant_647337a22b'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_inverter_a48c241908'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_logical_d0a5a8348f'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_mux_49ff4f1d79'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_relational_75407bcf55'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_relational_21712366ca'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_shift_e8ffcf643d'
INFO: [VRFC 10-3107] analyzing entity 'stn_8bit_xlslice'
INFO: [VRFC 10-3107] analyzing entity 'stn_8bit_xladdsub'
INFO: [VRFC 10-3107] analyzing entity 'xlcordic_f819f250414fe513e0d0fc1bbf0a1b05'
INFO: [VRFC 10-3107] analyzing entity 'stn_8bit_xlmult'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/stn_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stn_8bit_subsystem_x0'
INFO: [VRFC 10-3107] analyzing entity 'stn_8bit_subsystem1'
INFO: [VRFC 10-3107] analyzing entity 'stn_8bit_subsystem'
INFO: [VRFC 10-3107] analyzing entity 'stn_8bit_struct'
INFO: [VRFC 10-3107] analyzing entity 'stn_8bit_default_clock_driver'
INFO: [VRFC 10-3107] analyzing entity 'stn_8bit'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/stn_8bit_0/sim/stn_8bit_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stn_8bit_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/new/input_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/new/sysgen_STN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sysgen_STN'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/new/sysgen_STN_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sysgen_STN_tb'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1281.566 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.sim/sim_1/behav/xsim'
"xelab -wto fbe87a45d32c4dd797102ce5a03b483d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L axi_utils_v2_0_6 -L cordic_v6_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sysgen_STN_tb_behav xil_defaultlib.sysgen_STN_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto fbe87a45d32c4dd797102ce5a03b483d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L axi_utils_v2_0_6 -L cordic_v6_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sysgen_STN_tb_behav xil_defaultlib.sysgen_STN_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.nn_package
Compiling package xil_defaultlib.conv_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package cordic_v6_0_17.cordic_v6_0_17_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_17.mult_gen_v12_0_17_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_17.cordic_pack
Compiling package cordic_v6_0_17.cordic_hdl_comps
Compiling package mult_gen_v12_0_17.mult_gen_v12_0_17_viv_comp
Compiling package mult_gen_v12_0_17.dsp_pkg
Compiling module xil_defaultlib.glbl
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structural of entity xil_defaultlib.single_reg_w_init [\single_reg_w_init(width=1)(0,3)...]
Compiling architecture structural of entity xil_defaultlib.synth_reg_w_init [\synth_reg_w_init(width=1)(0,3)\]
Compiling architecture behavior of entity xil_defaultlib.xlclockdriver [\xlclockdriver(period=1,log_2_pe...]
Compiling architecture structural of entity xil_defaultlib.stn_8bit_default_clock_driver [stn_8bit_default_clock_driver_de...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=9,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture stn_8bit_c_addsub_v12_0_i1_arch of entity xil_defaultlib.stn_8bit_c_addsub_v12_0_i1 [stn_8bit_c_addsub_v12_0_i1_defau...]
Compiling architecture behavior of entity xil_defaultlib.stn_8bit_xladdsub [\stn_8bit_xladdsub(core_name0="s...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture stn_8bit_c_addsub_v12_0_i0_arch of entity xil_defaultlib.stn_8bit_c_addsub_v12_0_i0 [stn_8bit_c_addsub_v12_0_i0_defau...]
Compiling architecture behavior of entity xil_defaultlib.stn_8bit_xladdsub [\stn_8bit_xladdsub(core_name0="s...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_17.addsub [\addsub(family="zynq",add_mode=2...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=0,family="zynq"...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=0,family="zynq"...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=0,family="zynq"...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=0,family="zynq"...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_v6_0_17_synth [\cordic_v6_0_17_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_v6_0_17_viv [\cordic_v6_0_17_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_17.cordic_v6_0_17 [\cordic_v6_0_17(c_architecture=2...]
Compiling architecture stn_8bit_cordic_v6_0_i0_arch of entity xil_defaultlib.stn_8bit_cordic_v6_0_i0 [stn_8bit_cordic_v6_0_i0_default]
Compiling architecture behavior of entity xil_defaultlib.xlcordic_f819f250414fe513e0d0fc1bbf0a1b05 [xlcordic_f819f250414fe513e0d0fc1...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_constant_5848a47491 [sysgen_constant_5848a47491_defau...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_constant_26eac75b3e [sysgen_constant_26eac75b3e_defau...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_constant_f08a578687 [sysgen_constant_f08a578687_defau...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_constant_404d514570 [sysgen_constant_404d514570_defau...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_constant_9668e7269f [sysgen_constant_9668e7269f_defau...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_constant_230efeff3b [sysgen_constant_230efeff3b_defau...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_constant_647337a22b [sysgen_constant_647337a22b_defau...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_inverter_a48c241908 [sysgen_inverter_a48c241908_defau...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_logical_d0a5a8348f [sysgen_logical_d0a5a8348f_defaul...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_mux_49ff4f1d79 [sysgen_mux_49ff4f1d79_default]
Compiling architecture behavior of entity xil_defaultlib.sysgen_relational_75407bcf55 [sysgen_relational_75407bcf55_def...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_relational_21712366ca [sysgen_relational_21712366ca_def...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_shift_e8ffcf643d [sysgen_shift_e8ffcf643d_default]
Compiling architecture behavior of entity xil_defaultlib.stn_8bit_xlslice [\stn_8bit_xlslice(new_msb=7,new_...]
Compiling architecture structural of entity xil_defaultlib.stn_8bit_subsystem_x0 [stn_8bit_subsystem_x0_default]
Compiling architecture structural of entity xil_defaultlib.stn_8bit_subsystem1 [stn_8bit_subsystem1_default]
Compiling architecture behavior of entity xil_defaultlib.stn_8bit_xladdsub [\stn_8bit_xladdsub(core_name0="s...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_constant_2e0ef23534 [sysgen_constant_2e0ef23534_defau...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.mult_gen_v12_0_17_viv [\mult_gen_v12_0_17_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.mult_gen_v12_0_17 [\mult_gen_v12_0_17(c_xdevicefami...]
Compiling architecture stn_8bit_mult_gen_v12_0_i0_arch of entity xil_defaultlib.stn_8bit_mult_gen_v12_0_i0 [stn_8bit_mult_gen_v12_0_i0_defau...]
Compiling architecture behavior of entity xil_defaultlib.stn_8bit_xlmult [\stn_8bit_xlmult(core_name0="stn...]
Compiling architecture behavior of entity xil_defaultlib.stn_8bit_xlmult [\stn_8bit_xlmult(core_name0="stn...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_constant_1999d89de7 [sysgen_constant_1999d89de7_defau...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_constant_9376331751 [sysgen_constant_9376331751_defau...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_constant_2efb9544f4 [sysgen_constant_2efb9544f4_defau...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_reinterpret_837d8a173b [sysgen_reinterpret_837d8a173b_de...]
Compiling architecture structural of entity xil_defaultlib.stn_8bit_subsystem [stn_8bit_subsystem_default]
Compiling architecture structural of entity xil_defaultlib.stn_8bit_struct [stn_8bit_struct_default]
Compiling architecture structural of entity xil_defaultlib.stn_8bit [stn_8bit_default]
Compiling architecture stn_8bit_0_arch of entity xil_defaultlib.stn_8bit_0 [stn_8bit_0_default]
Compiling architecture behavioral of entity xil_defaultlib.sysgen_STN [sysgen_stn_default]
Compiling architecture behavioral of entity xil_defaultlib.sysgen_stn_tb
Built simulation snapshot sysgen_STN_tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.sim/sim_1/behav/xsim/xsim.dir/sysgen_STN_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 22 16:26:31 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1281.566 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_8bit/STN_8bit/vivado/sysgen_STN/sysgen_STN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sysgen_STN_tb_behav -key {Behavioral:sim_1:Functional:sysgen_STN_tb} -tclbatch {sysgen_STN_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sysgen_STN_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /sysgen_STN_tb/result was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sysgen_STN_tb/result_cos was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sysgen_STN_tb/result_sin was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sysgen_STN_tb/file_RESULTS was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sysgen_STN_tb/file_RESULTS_Sin was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /sysgen_STN_tb/file_RESULTS_Cos was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1281.566 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sysgen_STN_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1281.566 ; gain = 0.000
run 81 us
run 81 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1281.566 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 22 16:36:43 2022...
