#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Fri Jun  5 01:13:01 2015
# Process ID: 28874
# Log file: /home/nolan/Documents/new_vivado/radspwi/ac_interface/ac_interface.runs/synth_1/ac_interface.vds
# Journal file: /home/nolan/Documents/new_vivado/radspwi/ac_interface/ac_interface.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source ac_interface.tcl -notrace
Command: synth_design -top ac_interface -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1029.719 ; gain = 130.457 ; free physical = 1807 ; free virtual = 9439
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ac_interface' [/home/nolan/Documents/new_vivado/radspwi/ac_interface/ac_interface.srcs/sources_1/new/ac_interface.sv:22]
	Parameter LRCLKDIV bound to: 31 - type: integer 
	Parameter BCLKDIV bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'receive' [/home/nolan/Documents/new_vivado/radspwi/ac_interface/ac_interface.srcs/sources_1/new/receive.sv:23]
INFO: [Synth 8-256] done synthesizing module 'receive' (1#1) [/home/nolan/Documents/new_vivado/radspwi/ac_interface/ac_interface.srcs/sources_1/new/receive.sv:23]
INFO: [Synth 8-638] synthesizing module 'i2s_tx' [/home/nolan/Documents/new_vivado/radspwi/ac_interface/ac_interface.srcs/sources_1/new/i2s_tx.sv:26]
	Parameter AUDIO_DW bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2s_tx' (2#1) [/home/nolan/Documents/new_vivado/radspwi/ac_interface/ac_interface.srcs/sources_1/new/i2s_tx.sv:26]
WARNING: [Synth 8-689] width (24) of port connection 'left_chan' does not match port width (32) of module 'i2s_tx' [/home/nolan/Documents/new_vivado/radspwi/ac_interface/ac_interface.srcs/sources_1/new/ac_interface.sv:125]
WARNING: [Synth 8-689] width (24) of port connection 'right_chan' does not match port width (32) of module 'i2s_tx' [/home/nolan/Documents/new_vivado/radspwi/ac_interface/ac_interface.srcs/sources_1/new/ac_interface.sv:126]
INFO: [Synth 8-256] done synthesizing module 'ac_interface' (3#1) [/home/nolan/Documents/new_vivado/radspwi/ac_interface/ac_interface.srcs/sources_1/new/ac_interface.sv:22]
WARNING: [Synth 8-3331] design ac_interface has unconnected port led[3]
WARNING: [Synth 8-3331] design ac_interface has unconnected port led[2]
WARNING: [Synth 8-3331] design ac_interface has unconnected port led[1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1066.008 ; gain = 166.746 ; free physical = 1769 ; free virtual = 9402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1066.008 ; gain = 166.746 ; free physical = 1769 ; free virtual = 9402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1074.008 ; gain = 174.746 ; free physical = 1769 ; free virtual = 9402
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'data_out_reg_reg' and it is trimmed from '32' to '31' bits. [/home/nolan/Documents/new_vivado/radspwi/ac_interface/ac_interface.srcs/sources_1/new/receive.sv:42]
INFO: [Synth 8-5546] ROM "AC_BCLK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AC_LRCLK" won't be mapped to RAM because it is too sparse
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1090.020 ; gain = 190.758 ; free physical = 1754 ; free virtual = 9386
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ac_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module receive 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module i2s_tx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1170.340 ; gain = 271.078 ; free physical = 1681 ; free virtual = 9313
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'receive/data_out_reg_reg' and it is trimmed from '31' to '30' bits. [/home/nolan/Documents/new_vivado/radspwi/ac_interface/ac_interface.srcs/sources_1/new/receive.sv:42]
INFO: [Synth 8-5546] ROM "AC_BCLK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AC_LRCLK" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design ac_interface has unconnected port led[3]
WARNING: [Synth 8-3331] design ac_interface has unconnected port led[2]
WARNING: [Synth 8-3331] design ac_interface has unconnected port led[1]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1178.348 ; gain = 279.086 ; free physical = 1672 ; free virtual = 9304
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1178.348 ; gain = 279.086 ; free physical = 1672 ; free virtual = 9304

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i2s_tx/left_reg[24] )
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/right_reg[31] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/right_reg[30] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/right_reg[29] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/right_reg[28] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/right_reg[27] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/right_reg[26] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/right_reg[25] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\receive/data_out_reg_reg[29] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\receive/data_out_reg_reg[28] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\receive/data_out_reg_reg[27] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\receive/data_out_reg_reg[26] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\receive/data_out_reg_reg[25] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\receive/data_out_reg_reg[24] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/left_reg[31] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/right_reg[24] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/right_reg[23] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/right_reg[22] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/right_reg[21] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/right_reg[20] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/right_reg[19] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/right_reg[18] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/right_reg[17] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/right_reg[16] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/right_reg[15] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/right_reg[14] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/right_reg[13] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/right_reg[12] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/right_reg[11] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/right_reg[10] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/right_reg[9] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/right_reg[8] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/right_reg[7] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/right_reg[6] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/right_reg[5] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/right_reg[4] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/right_reg[3] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/right_reg[2] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/right_reg[1] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/right_reg[0] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/left_reg[30] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/left_reg[29] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/left_reg[28] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/left_reg[27] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/left_reg[26] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/left_reg[25] ) is unused and will be removed from module ac_interface.
WARNING: [Synth 8-3332] Sequential element (\i2s_tx/left_reg[24] ) is unused and will be removed from module ac_interface.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1194.371 ; gain = 295.109 ; free physical = 1652 ; free virtual = 9285
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1194.371 ; gain = 295.109 ; free physical = 1652 ; free virtual = 9285

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1194.371 ; gain = 295.109 ; free physical = 1652 ; free virtual = 9285
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1194.371 ; gain = 295.109 ; free physical = 1652 ; free virtual = 9285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1194.371 ; gain = 295.109 ; free physical = 1652 ; free virtual = 9284
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1194.371 ; gain = 295.109 ; free physical = 1652 ; free virtual = 9284
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1194.371 ; gain = 295.109 ; free physical = 1652 ; free virtual = 9284
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1194.371 ; gain = 295.109 ; free physical = 1652 ; free virtual = 9284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1194.371 ; gain = 295.109 ; free physical = 1652 ; free virtual = 9284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1194.371 ; gain = 295.109 ; free physical = 1652 ; free virtual = 9284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |    38|
|4     |LUT2   |     4|
|5     |LUT3   |     7|
|6     |LUT4   |    13|
|7     |LUT5   |     6|
|8     |LUT6   |    14|
|9     |MUXF7  |     1|
|10    |FDRE   |   147|
|11    |FDSE   |     1|
|12    |IBUF   |     3|
|13    |OBUF   |     6|
|14    |OBUFT  |     3|
+------+-------+------+

Report Instance Areas: 
+------+----------+--------+------+
|      |Instance  |Module  |Cells |
+------+----------+--------+------+
|1     |top       |        |   252|
|2     |  i2s_tx  |i2s_tx  |   120|
|3     |  receive |receive |    51|
+------+----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1194.371 ; gain = 295.109 ; free physical = 1652 ; free virtual = 9284
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 56 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1194.371 ; gain = 186.648 ; free physical = 1651 ; free virtual = 9284
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1194.371 ; gain = 295.109 ; free physical = 1651 ; free virtual = 9284
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 3 inverter(s) to 81 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1314.391 ; gain = 306.668 ; free physical = 1604 ; free virtual = 9219
report_utilization: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1346.410 ; gain = 0.000 ; free physical = 1602 ; free virtual = 9217
INFO: [Common 17-206] Exiting Vivado at Fri Jun  5 01:13:13 2015...
