{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 10:50:13 2018 " "Info: Processing started: Thu Nov 29 10:50:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TEST_COUNTER100 -c TEST_COUNTER100 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TEST_COUNTER100 -c TEST_COUNTER100 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "TEST_COUNTER100.bdf" "" { Schematic "D:/LKW_108/TEST_COUNTER100/TEST_COUNTER100.bdf" { { 112 8 176 128 "CLK" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "MY_DIVIDER:inst1\|Q " "Info: Detected ripple clock \"MY_DIVIDER:inst1\|Q\" as buffer" {  } { { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "MY_DIVIDER:inst1\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register MY_DIVIDER:inst1\|DATA\[0\] register MY_DIVIDER:inst1\|DATA\[23\] 275.63 MHz 3.628 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 275.63 MHz between source register \"MY_DIVIDER:inst1\|DATA\[0\]\" and destination register \"MY_DIVIDER:inst1\|DATA\[23\]\" (period= 3.628 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.408 ns + Longest register register " "Info: + Longest register to register delay is 3.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MY_DIVIDER:inst1\|DATA\[0\] 1 REG LCFF_X2_Y13_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y13_N1; Fanout = 3; REG Node = 'MY_DIVIDER:inst1\|DATA\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_DIVIDER:inst1|DATA[0] } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.393 ns) 0.703 ns MY_DIVIDER:inst1\|Add0~289 2 COMB LCCOMB_X2_Y13_N8 2 " "Info: 2: + IC(0.310 ns) + CELL(0.393 ns) = 0.703 ns; Loc. = LCCOMB_X2_Y13_N8; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~289'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { MY_DIVIDER:inst1|DATA[0] MY_DIVIDER:inst1|Add0~289 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.774 ns MY_DIVIDER:inst1\|Add0~291 3 COMB LCCOMB_X2_Y13_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.774 ns; Loc. = LCCOMB_X2_Y13_N10; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~291'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~289 MY_DIVIDER:inst1|Add0~291 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.845 ns MY_DIVIDER:inst1\|Add0~293 4 COMB LCCOMB_X2_Y13_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.845 ns; Loc. = LCCOMB_X2_Y13_N12; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~293'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~291 MY_DIVIDER:inst1|Add0~293 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.004 ns MY_DIVIDER:inst1\|Add0~295 5 COMB LCCOMB_X2_Y13_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.004 ns; Loc. = LCCOMB_X2_Y13_N14; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~295'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { MY_DIVIDER:inst1|Add0~293 MY_DIVIDER:inst1|Add0~295 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.075 ns MY_DIVIDER:inst1\|Add0~297 6 COMB LCCOMB_X2_Y13_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.075 ns; Loc. = LCCOMB_X2_Y13_N16; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~297'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~295 MY_DIVIDER:inst1|Add0~297 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.146 ns MY_DIVIDER:inst1\|Add0~299 7 COMB LCCOMB_X2_Y13_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.146 ns; Loc. = LCCOMB_X2_Y13_N18; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~299'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~297 MY_DIVIDER:inst1|Add0~299 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.217 ns MY_DIVIDER:inst1\|Add0~301 8 COMB LCCOMB_X2_Y13_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.217 ns; Loc. = LCCOMB_X2_Y13_N20; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~301'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~299 MY_DIVIDER:inst1|Add0~301 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.288 ns MY_DIVIDER:inst1\|Add0~303 9 COMB LCCOMB_X2_Y13_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.288 ns; Loc. = LCCOMB_X2_Y13_N22; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~303'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~301 MY_DIVIDER:inst1|Add0~303 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.359 ns MY_DIVIDER:inst1\|Add0~305 10 COMB LCCOMB_X2_Y13_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.359 ns; Loc. = LCCOMB_X2_Y13_N24; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~305'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~303 MY_DIVIDER:inst1|Add0~305 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.430 ns MY_DIVIDER:inst1\|Add0~307 11 COMB LCCOMB_X2_Y13_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.430 ns; Loc. = LCCOMB_X2_Y13_N26; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~307'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~305 MY_DIVIDER:inst1|Add0~307 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.501 ns MY_DIVIDER:inst1\|Add0~309 12 COMB LCCOMB_X2_Y13_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.501 ns; Loc. = LCCOMB_X2_Y13_N28; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~309'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~307 MY_DIVIDER:inst1|Add0~309 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.647 ns MY_DIVIDER:inst1\|Add0~311 13 COMB LCCOMB_X2_Y13_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.146 ns) = 1.647 ns; Loc. = LCCOMB_X2_Y13_N30; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~311'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { MY_DIVIDER:inst1|Add0~309 MY_DIVIDER:inst1|Add0~311 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.718 ns MY_DIVIDER:inst1\|Add0~313 14 COMB LCCOMB_X2_Y12_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.718 ns; Loc. = LCCOMB_X2_Y12_N0; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~313'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~311 MY_DIVIDER:inst1|Add0~313 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.789 ns MY_DIVIDER:inst1\|Add0~315 15 COMB LCCOMB_X2_Y12_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.789 ns; Loc. = LCCOMB_X2_Y12_N2; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~315'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~313 MY_DIVIDER:inst1|Add0~315 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.860 ns MY_DIVIDER:inst1\|Add0~317 16 COMB LCCOMB_X2_Y12_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.860 ns; Loc. = LCCOMB_X2_Y12_N4; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~317'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~315 MY_DIVIDER:inst1|Add0~317 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.931 ns MY_DIVIDER:inst1\|Add0~319 17 COMB LCCOMB_X2_Y12_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 1.931 ns; Loc. = LCCOMB_X2_Y12_N6; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~319'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~317 MY_DIVIDER:inst1|Add0~319 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.002 ns MY_DIVIDER:inst1\|Add0~321 18 COMB LCCOMB_X2_Y12_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.002 ns; Loc. = LCCOMB_X2_Y12_N8; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~321'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~319 MY_DIVIDER:inst1|Add0~321 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.073 ns MY_DIVIDER:inst1\|Add0~323 19 COMB LCCOMB_X2_Y12_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.073 ns; Loc. = LCCOMB_X2_Y12_N10; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~323'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~321 MY_DIVIDER:inst1|Add0~323 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.144 ns MY_DIVIDER:inst1\|Add0~325 20 COMB LCCOMB_X2_Y12_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.144 ns; Loc. = LCCOMB_X2_Y12_N12; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~325'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~323 MY_DIVIDER:inst1|Add0~325 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.303 ns MY_DIVIDER:inst1\|Add0~327 21 COMB LCCOMB_X2_Y12_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.159 ns) = 2.303 ns; Loc. = LCCOMB_X2_Y12_N14; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~327'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { MY_DIVIDER:inst1|Add0~325 MY_DIVIDER:inst1|Add0~327 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.374 ns MY_DIVIDER:inst1\|Add0~329 22 COMB LCCOMB_X2_Y12_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.374 ns; Loc. = LCCOMB_X2_Y12_N16; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~329'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~327 MY_DIVIDER:inst1|Add0~329 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.445 ns MY_DIVIDER:inst1\|Add0~331 23 COMB LCCOMB_X2_Y12_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.445 ns; Loc. = LCCOMB_X2_Y12_N18; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~331'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~329 MY_DIVIDER:inst1|Add0~331 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.516 ns MY_DIVIDER:inst1\|Add0~333 24 COMB LCCOMB_X2_Y12_N20 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.516 ns; Loc. = LCCOMB_X2_Y12_N20; Fanout = 1; COMB Node = 'MY_DIVIDER:inst1\|Add0~333'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~331 MY_DIVIDER:inst1|Add0~333 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.926 ns MY_DIVIDER:inst1\|Add0~334 25 COMB LCCOMB_X2_Y12_N22 1 " "Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 2.926 ns; Loc. = LCCOMB_X2_Y12_N22; Fanout = 1; COMB Node = 'MY_DIVIDER:inst1\|Add0~334'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { MY_DIVIDER:inst1|Add0~333 MY_DIVIDER:inst1|Add0~334 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 3.324 ns MY_DIVIDER:inst1\|DATA~202 26 COMB LCCOMB_X2_Y12_N30 1 " "Info: 26: + IC(0.248 ns) + CELL(0.150 ns) = 3.324 ns; Loc. = LCCOMB_X2_Y12_N30; Fanout = 1; COMB Node = 'MY_DIVIDER:inst1\|DATA~202'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { MY_DIVIDER:inst1|Add0~334 MY_DIVIDER:inst1|DATA~202 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.408 ns MY_DIVIDER:inst1\|DATA\[23\] 27 REG LCFF_X2_Y12_N31 2 " "Info: 27: + IC(0.000 ns) + CELL(0.084 ns) = 3.408 ns; Loc. = LCFF_X2_Y12_N31; Fanout = 2; REG Node = 'MY_DIVIDER:inst1\|DATA\[23\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { MY_DIVIDER:inst1|DATA~202 MY_DIVIDER:inst1|DATA[23] } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 83.63 % ) " "Info: Total cell delay = 2.850 ns ( 83.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.558 ns ( 16.37 % ) " "Info: Total interconnect delay = 0.558 ns ( 16.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.408 ns" { MY_DIVIDER:inst1|DATA[0] MY_DIVIDER:inst1|Add0~289 MY_DIVIDER:inst1|Add0~291 MY_DIVIDER:inst1|Add0~293 MY_DIVIDER:inst1|Add0~295 MY_DIVIDER:inst1|Add0~297 MY_DIVIDER:inst1|Add0~299 MY_DIVIDER:inst1|Add0~301 MY_DIVIDER:inst1|Add0~303 MY_DIVIDER:inst1|Add0~305 MY_DIVIDER:inst1|Add0~307 MY_DIVIDER:inst1|Add0~309 MY_DIVIDER:inst1|Add0~311 MY_DIVIDER:inst1|Add0~313 MY_DIVIDER:inst1|Add0~315 MY_DIVIDER:inst1|Add0~317 MY_DIVIDER:inst1|Add0~319 MY_DIVIDER:inst1|Add0~321 MY_DIVIDER:inst1|Add0~323 MY_DIVIDER:inst1|Add0~325 MY_DIVIDER:inst1|Add0~327 MY_DIVIDER:inst1|Add0~329 MY_DIVIDER:inst1|Add0~331 MY_DIVIDER:inst1|Add0~333 MY_DIVIDER:inst1|Add0~334 MY_DIVIDER:inst1|DATA~202 MY_DIVIDER:inst1|DATA[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.408 ns" { MY_DIVIDER:inst1|DATA[0] {} MY_DIVIDER:inst1|Add0~289 {} MY_DIVIDER:inst1|Add0~291 {} MY_DIVIDER:inst1|Add0~293 {} MY_DIVIDER:inst1|Add0~295 {} MY_DIVIDER:inst1|Add0~297 {} MY_DIVIDER:inst1|Add0~299 {} MY_DIVIDER:inst1|Add0~301 {} MY_DIVIDER:inst1|Add0~303 {} MY_DIVIDER:inst1|Add0~305 {} MY_DIVIDER:inst1|Add0~307 {} MY_DIVIDER:inst1|Add0~309 {} MY_DIVIDER:inst1|Add0~311 {} MY_DIVIDER:inst1|Add0~313 {} MY_DIVIDER:inst1|Add0~315 {} MY_DIVIDER:inst1|Add0~317 {} MY_DIVIDER:inst1|Add0~319 {} MY_DIVIDER:inst1|Add0~321 {} MY_DIVIDER:inst1|Add0~323 {} MY_DIVIDER:inst1|Add0~325 {} MY_DIVIDER:inst1|Add0~327 {} MY_DIVIDER:inst1|Add0~329 {} MY_DIVIDER:inst1|Add0~331 {} MY_DIVIDER:inst1|Add0~333 {} MY_DIVIDER:inst1|Add0~334 {} MY_DIVIDER:inst1|DATA~202 {} MY_DIVIDER:inst1|DATA[23] {} } { 0.000ns 0.310ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.248ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.006 ns - Smallest " "Info: - Smallest clock skew is -0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.659 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST_COUNTER100.bdf" "" { Schematic "D:/LKW_108/TEST_COUNTER100/TEST_COUNTER100.bdf" { { 112 8 176 128 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "TEST_COUNTER100.bdf" "" { Schematic "D:/LKW_108/TEST_COUNTER100/TEST_COUNTER100.bdf" { { 112 8 176 128 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 2.659 ns MY_DIVIDER:inst1\|DATA\[23\] 3 REG LCFF_X2_Y12_N31 2 " "Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X2_Y12_N31; Fanout = 2; REG Node = 'MY_DIVIDER:inst1\|DATA\[23\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { CLK~clkctrl MY_DIVIDER:inst1|DATA[23] } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.77 % ) " "Info: Total cell delay = 1.536 ns ( 57.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.123 ns ( 42.23 % ) " "Info: Total interconnect delay = 1.123 ns ( 42.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { CLK CLK~clkctrl MY_DIVIDER:inst1|DATA[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MY_DIVIDER:inst1|DATA[23] {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.665 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST_COUNTER100.bdf" "" { Schematic "D:/LKW_108/TEST_COUNTER100/TEST_COUNTER100.bdf" { { 112 8 176 128 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "TEST_COUNTER100.bdf" "" { Schematic "D:/LKW_108/TEST_COUNTER100/TEST_COUNTER100.bdf" { { 112 8 176 128 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 2.665 ns MY_DIVIDER:inst1\|DATA\[0\] 3 REG LCFF_X2_Y13_N1 3 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X2_Y13_N1; Fanout = 3; REG Node = 'MY_DIVIDER:inst1\|DATA\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { CLK~clkctrl MY_DIVIDER:inst1|DATA[0] } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.64 % ) " "Info: Total cell delay = 1.536 ns ( 57.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.129 ns ( 42.36 % ) " "Info: Total interconnect delay = 1.129 ns ( 42.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLK CLK~clkctrl MY_DIVIDER:inst1|DATA[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MY_DIVIDER:inst1|DATA[0] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { CLK CLK~clkctrl MY_DIVIDER:inst1|DATA[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MY_DIVIDER:inst1|DATA[23] {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLK CLK~clkctrl MY_DIVIDER:inst1|DATA[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MY_DIVIDER:inst1|DATA[0] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.408 ns" { MY_DIVIDER:inst1|DATA[0] MY_DIVIDER:inst1|Add0~289 MY_DIVIDER:inst1|Add0~291 MY_DIVIDER:inst1|Add0~293 MY_DIVIDER:inst1|Add0~295 MY_DIVIDER:inst1|Add0~297 MY_DIVIDER:inst1|Add0~299 MY_DIVIDER:inst1|Add0~301 MY_DIVIDER:inst1|Add0~303 MY_DIVIDER:inst1|Add0~305 MY_DIVIDER:inst1|Add0~307 MY_DIVIDER:inst1|Add0~309 MY_DIVIDER:inst1|Add0~311 MY_DIVIDER:inst1|Add0~313 MY_DIVIDER:inst1|Add0~315 MY_DIVIDER:inst1|Add0~317 MY_DIVIDER:inst1|Add0~319 MY_DIVIDER:inst1|Add0~321 MY_DIVIDER:inst1|Add0~323 MY_DIVIDER:inst1|Add0~325 MY_DIVIDER:inst1|Add0~327 MY_DIVIDER:inst1|Add0~329 MY_DIVIDER:inst1|Add0~331 MY_DIVIDER:inst1|Add0~333 MY_DIVIDER:inst1|Add0~334 MY_DIVIDER:inst1|DATA~202 MY_DIVIDER:inst1|DATA[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.408 ns" { MY_DIVIDER:inst1|DATA[0] {} MY_DIVIDER:inst1|Add0~289 {} MY_DIVIDER:inst1|Add0~291 {} MY_DIVIDER:inst1|Add0~293 {} MY_DIVIDER:inst1|Add0~295 {} MY_DIVIDER:inst1|Add0~297 {} MY_DIVIDER:inst1|Add0~299 {} MY_DIVIDER:inst1|Add0~301 {} MY_DIVIDER:inst1|Add0~303 {} MY_DIVIDER:inst1|Add0~305 {} MY_DIVIDER:inst1|Add0~307 {} MY_DIVIDER:inst1|Add0~309 {} MY_DIVIDER:inst1|Add0~311 {} MY_DIVIDER:inst1|Add0~313 {} MY_DIVIDER:inst1|Add0~315 {} MY_DIVIDER:inst1|Add0~317 {} MY_DIVIDER:inst1|Add0~319 {} MY_DIVIDER:inst1|Add0~321 {} MY_DIVIDER:inst1|Add0~323 {} MY_DIVIDER:inst1|Add0~325 {} MY_DIVIDER:inst1|Add0~327 {} MY_DIVIDER:inst1|Add0~329 {} MY_DIVIDER:inst1|Add0~331 {} MY_DIVIDER:inst1|Add0~333 {} MY_DIVIDER:inst1|Add0~334 {} MY_DIVIDER:inst1|DATA~202 {} MY_DIVIDER:inst1|DATA[23] {} } { 0.000ns 0.310ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.248ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { CLK CLK~clkctrl MY_DIVIDER:inst1|DATA[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MY_DIVIDER:inst1|DATA[23] {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLK CLK~clkctrl MY_DIVIDER:inst1|DATA[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MY_DIVIDER:inst1|DATA[0] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK COUT0\[0\] MY_COUNTER100:inst3\|MY_COUNTER10:inst\|COUNTER\[3\] 12.705 ns register " "Info: tco from clock \"CLK\" to destination pin \"COUT0\[0\]\" through register \"MY_COUNTER100:inst3\|MY_COUNTER10:inst\|COUNTER\[3\]\" is 12.705 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 5.499 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 5.499 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST_COUNTER100.bdf" "" { Schematic "D:/LKW_108/TEST_COUNTER100/TEST_COUNTER100.bdf" { { 112 8 176 128 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.787 ns) 2.734 ns MY_DIVIDER:inst1\|Q 2 REG LCFF_X1_Y13_N9 2 " "Info: 2: + IC(0.948 ns) + CELL(0.787 ns) = 2.734 ns; Loc. = LCFF_X1_Y13_N9; Fanout = 2; REG Node = 'MY_DIVIDER:inst1\|Q'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.735 ns" { CLK MY_DIVIDER:inst1|Q } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.000 ns) 3.920 ns MY_DIVIDER:inst1\|Q~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(1.186 ns) + CELL(0.000 ns) = 3.920 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'MY_DIVIDER:inst1\|Q~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { MY_DIVIDER:inst1|Q MY_DIVIDER:inst1|Q~clkctrl } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 5.499 ns MY_COUNTER100:inst3\|MY_COUNTER10:inst\|COUNTER\[3\] 4 REG LCFF_X64_Y4_N11 12 " "Info: 4: + IC(1.042 ns) + CELL(0.537 ns) = 5.499 ns; Loc. = LCFF_X64_Y4_N11; Fanout = 12; REG Node = 'MY_COUNTER100:inst3\|MY_COUNTER10:inst\|COUNTER\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { MY_DIVIDER:inst1|Q~clkctrl MY_COUNTER100:inst3|MY_COUNTER10:inst|COUNTER[3] } "NODE_NAME" } } { "../MY_COUNTER10/MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 42.24 % ) " "Info: Total cell delay = 2.323 ns ( 42.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.176 ns ( 57.76 % ) " "Info: Total interconnect delay = 3.176 ns ( 57.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.499 ns" { CLK MY_DIVIDER:inst1|Q MY_DIVIDER:inst1|Q~clkctrl MY_COUNTER100:inst3|MY_COUNTER10:inst|COUNTER[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.499 ns" { CLK {} CLK~combout {} MY_DIVIDER:inst1|Q {} MY_DIVIDER:inst1|Q~clkctrl {} MY_COUNTER100:inst3|MY_COUNTER10:inst|COUNTER[3] {} } { 0.000ns 0.000ns 0.948ns 1.186ns 1.042ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../MY_COUNTER10/MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.956 ns + Longest register pin " "Info: + Longest register to pin delay is 6.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MY_COUNTER100:inst3\|MY_COUNTER10:inst\|COUNTER\[3\] 1 REG LCFF_X64_Y4_N11 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y4_N11; Fanout = 12; REG Node = 'MY_COUNTER100:inst3\|MY_COUNTER10:inst\|COUNTER\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_COUNTER100:inst3|MY_COUNTER10:inst|COUNTER[3] } "NODE_NAME" } } { "../MY_COUNTER10/MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.814 ns) + CELL(0.419 ns) 3.233 ns MY_LED7:inst9\|Mux0~21 2 COMB LCCOMB_X29_Y4_N8 1 " "Info: 2: + IC(2.814 ns) + CELL(0.419 ns) = 3.233 ns; Loc. = LCCOMB_X29_Y4_N8; Fanout = 1; COMB Node = 'MY_LED7:inst9\|Mux0~21'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.233 ns" { MY_COUNTER100:inst3|MY_COUNTER10:inst|COUNTER[3] MY_LED7:inst9|Mux0~21 } "NODE_NAME" } } { "../MY_LED7/MY_LED7.vhd" "" { Text "D:/LKW_108/MY_LED7/MY_LED7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(2.798 ns) 6.956 ns COUT0\[0\] 3 PIN PIN_AF10 0 " "Info: 3: + IC(0.925 ns) + CELL(2.798 ns) = 6.956 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'COUT0\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.723 ns" { MY_LED7:inst9|Mux0~21 COUT0[0] } "NODE_NAME" } } { "TEST_COUNTER100.bdf" "" { Schematic "D:/LKW_108/TEST_COUNTER100/TEST_COUNTER100.bdf" { { 200 816 992 216 "COUT0\[0..6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.217 ns ( 46.25 % ) " "Info: Total cell delay = 3.217 ns ( 46.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.739 ns ( 53.75 % ) " "Info: Total interconnect delay = 3.739 ns ( 53.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.956 ns" { MY_COUNTER100:inst3|MY_COUNTER10:inst|COUNTER[3] MY_LED7:inst9|Mux0~21 COUT0[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.956 ns" { MY_COUNTER100:inst3|MY_COUNTER10:inst|COUNTER[3] {} MY_LED7:inst9|Mux0~21 {} COUT0[0] {} } { 0.000ns 2.814ns 0.925ns } { 0.000ns 0.419ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.499 ns" { CLK MY_DIVIDER:inst1|Q MY_DIVIDER:inst1|Q~clkctrl MY_COUNTER100:inst3|MY_COUNTER10:inst|COUNTER[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.499 ns" { CLK {} CLK~combout {} MY_DIVIDER:inst1|Q {} MY_DIVIDER:inst1|Q~clkctrl {} MY_COUNTER100:inst3|MY_COUNTER10:inst|COUNTER[3] {} } { 0.000ns 0.000ns 0.948ns 1.186ns 1.042ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.956 ns" { MY_COUNTER100:inst3|MY_COUNTER10:inst|COUNTER[3] MY_LED7:inst9|Mux0~21 COUT0[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.956 ns" { MY_COUNTER100:inst3|MY_COUNTER10:inst|COUNTER[3] {} MY_LED7:inst9|Mux0~21 {} COUT0[0] {} } { 0.000ns 2.814ns 0.925ns } { 0.000ns 0.419ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "155 " "Info: Peak virtual memory: 155 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 10:50:15 2018 " "Info: Processing ended: Thu Nov 29 10:50:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
