// Seed: 1375650823
module module_0;
  always @(1 or 1) begin
    while (id_1) begin
      id_1 <= 1;
    end
  end
endmodule
module module_1 (
    input  tri  id_0,
    input  wand id_1,
    input  wand id_2,
    output wand id_3
);
  wire id_5;
  wand id_6 = 1'd0;
  module_0();
endmodule
module module_2;
  supply1 id_1;
  module_0();
  always @(1 or posedge id_1) id_1 = 1'h0 !=? 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = 1 >= 1;
  supply1 id_6;
  assign id_6 = 1;
  module_0();
  assign id_4 = 1;
endmodule
