
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v' to AST representation.
Generating RTLIL representation for module `\crc_datapath'.
Generating RTLIL representation for module `\crc_parallel'.
Generating RTLIL representation for module `\crc_comb'.
Generating RTLIL representation for module `\bit_reversal'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: bit_reversal        
root of   0 design levels: crc_comb            
root of   1 design levels: crc_parallel        
root of   2 design levels: crc_datapath        
Automatically selected crc_datapath as design top module.

2.2. Analyzing design hierarchy..
Top module:  \crc_datapath
Used module:     \crc_parallel
Used module:         \crc_comb
Used module:     \bit_reversal
Parameter \CRC_SIZE = 32
Parameter \FRAME_SIZE = 8

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\crc_parallel'.
Parameter \CRC_SIZE = 32
Parameter \FRAME_SIZE = 8
Generating RTLIL representation for module `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel'.
Parameter \DATA_SIZE = 32

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\bit_reversal'.
Parameter \DATA_SIZE = 32
Generating RTLIL representation for module `$paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000'.
Parameter \CRC_SIZE = 8
Parameter \MASK = 8'11111111

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\crc_comb'.
Parameter \CRC_SIZE = 8
Parameter \MASK = 8'11111111
Generating RTLIL representation for module `$paramod$ad1d096bca2799602bb49a90d22e8449f293c071\crc_comb'.
Parameter \CRC_SIZE = 8
Parameter \MASK = 8'11111111
Found cached RTLIL representation for module `$paramod$ad1d096bca2799602bb49a90d22e8449f293c071\crc_comb'.
Parameter \CRC_SIZE = 8
Parameter \MASK = 8'11111111
Found cached RTLIL representation for module `$paramod$ad1d096bca2799602bb49a90d22e8449f293c071\crc_comb'.
Parameter \CRC_SIZE = 8
Parameter \MASK = 8'11111111
Found cached RTLIL representation for module `$paramod$ad1d096bca2799602bb49a90d22e8449f293c071\crc_comb'.
Parameter \CRC_SIZE = 8
Parameter \MASK = 8'11111111
Found cached RTLIL representation for module `$paramod$ad1d096bca2799602bb49a90d22e8449f293c071\crc_comb'.
Parameter \CRC_SIZE = 8
Parameter \MASK = 8'11111111
Found cached RTLIL representation for module `$paramod$ad1d096bca2799602bb49a90d22e8449f293c071\crc_comb'.
Parameter \CRC_SIZE = 8
Parameter \MASK = 8'11111111
Found cached RTLIL representation for module `$paramod$ad1d096bca2799602bb49a90d22e8449f293c071\crc_comb'.
Parameter \CRC_SIZE = 8
Parameter \MASK = 8'11111111
Found cached RTLIL representation for module `$paramod$ad1d096bca2799602bb49a90d22e8449f293c071\crc_comb'.

2.6. Analyzing design hierarchy..
Top module:  \crc_datapath
Used module:     $paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel
Used module:         \crc_comb
Used module:     $paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000
Parameter \CRC_SIZE = 32
Parameter \MASK = 32'11111111111111111111111111111111

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\crc_comb'.
Parameter \CRC_SIZE = 32
Parameter \MASK = 32'11111111111111111111111111111111
Generating RTLIL representation for module `$paramod$c34afa4e962990744f0b55670bc44b23c3a5a6d7\crc_comb'.
Parameter \CRC_SIZE = 32
Parameter \MASK = 32'11111111111111111111111111111111
Found cached RTLIL representation for module `$paramod$c34afa4e962990744f0b55670bc44b23c3a5a6d7\crc_comb'.
Parameter \CRC_SIZE = 32
Parameter \MASK = 32'11111111111111111111111111111111
Found cached RTLIL representation for module `$paramod$c34afa4e962990744f0b55670bc44b23c3a5a6d7\crc_comb'.
Parameter \CRC_SIZE = 32
Parameter \MASK = 32'11111111111111111111111111111111
Found cached RTLIL representation for module `$paramod$c34afa4e962990744f0b55670bc44b23c3a5a6d7\crc_comb'.
Parameter \CRC_SIZE = 32
Parameter \MASK = 32'11111111111111111111111111111111
Found cached RTLIL representation for module `$paramod$c34afa4e962990744f0b55670bc44b23c3a5a6d7\crc_comb'.
Parameter \CRC_SIZE = 32
Parameter \MASK = 32'11111111111111111111111111111111
Found cached RTLIL representation for module `$paramod$c34afa4e962990744f0b55670bc44b23c3a5a6d7\crc_comb'.
Parameter \CRC_SIZE = 32
Parameter \MASK = 32'11111111111111111111111111111111
Found cached RTLIL representation for module `$paramod$c34afa4e962990744f0b55670bc44b23c3a5a6d7\crc_comb'.
Parameter \CRC_SIZE = 32
Parameter \MASK = 32'11111111111111111111111111111111
Found cached RTLIL representation for module `$paramod$c34afa4e962990744f0b55670bc44b23c3a5a6d7\crc_comb'.

2.8. Analyzing design hierarchy..
Top module:  \crc_datapath
Used module:     $paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel
Used module:         $paramod$c34afa4e962990744f0b55670bc44b23c3a5a6d7\crc_comb
Used module:     $paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000

2.9. Analyzing design hierarchy..
Top module:  \crc_datapath
Used module:     $paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel
Used module:         $paramod$c34afa4e962990744f0b55670bc44b23c3a5a6d7\crc_comb
Used module:     $paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000
Removing unused module `$paramod$ad1d096bca2799602bb49a90d22e8449f293c071\crc_comb'.
Removing unused module `\bit_reversal'.
Removing unused module `\crc_comb'.
Removing unused module `\crc_parallel'.
Removed 4 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$390 in module $paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$390 in module $paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:233$19 in module crc_datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:233$19 in module crc_datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:220$16 in module crc_datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:209$14 in module crc_datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:197$12 in module crc_datapath.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:184$10 in module crc_datapath.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:168$8 in module crc_datapath.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:151$7 in module crc_datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:151$7 in module crc_datapath.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:117$3 in module crc_datapath.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:96$1 in module crc_datapath.
Removed a total of 3 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 199 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$390'.
     1/1: $1$mem2reg_rd$\data_reversed$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:423$388_DATA[31:0]$392
Creating decoders for process `$paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$389'.
Creating decoders for process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
Creating decoders for process `\crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:233$19'.
     1/4: $1\crc_poly_size_7[0:0]
     2/4: $1\crc_poly_size_32[0:0]
     3/4: $1\crc_poly_size_16[0:0]
     4/4: $1\crc_poly_size_8[0:0]
Creating decoders for process `\crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:220$16'.
     1/1: $0\crc_poly_ff[31:0]
Creating decoders for process `\crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:209$14'.
     1/1: $0\crc_idr_ff[7:0]
Creating decoders for process `\crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:197$12'.
     1/1: $0\crc_out_ff[31:0]
Creating decoders for process `\crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:184$10'.
     1/1: $0\crc_init_ff[31:0]
Creating decoders for process `\crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:168$8'.
     1/1: $0\crc_init_sel_ff[0:0]
Creating decoders for process `\crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:151$7'.
     1/1: $1\crc_data_in[7:0]
Creating decoders for process `\crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:117$3'.
     1/2: $0\size_ff[1:0]
     2/2: $0\bf_size_ff[1:0]
Creating decoders for process `\crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:96$1'.
     1/2: $0\byte_ff[31:0]
     2/2: $0\buffer_ff[31:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000.$mem2reg_rd$\data_reversed$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:423$388_DATA' from process `$paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$390'.
No latch inferred for signal `$paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000.\data_reversed[0]' from process `$paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$389'.
No latch inferred for signal `$paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000.\data_reversed[1]' from process `$paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$389'.
No latch inferred for signal `$paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000.\data_reversed[2]' from process `$paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$389'.
No latch inferred for signal `$paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000.\data_reversed[3]' from process `$paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$389'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\crc_comb_out[0]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\poly_sel[1]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\poly_sel[2]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\poly_sel[3]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\poly_sel[4]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\poly_sel[5]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\poly_sel[6]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\poly_sel[7]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\sel_out[0]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\sel_out[1]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\sel_out[2]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\sel_out[3]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\sel_out[4]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\sel_out[5]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\sel_out[6]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\sel_out[7]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\crc_init_sel[0]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\crc_init_sel[1]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\crc_init_sel[2]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\crc_init_sel[3]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\crc_init_sel[4]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\crc_init_sel[5]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\crc_init_sel[6]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\crc_init_sel[7]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\poly_sel[8]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\poly_sel[9]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\poly_sel[10]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\poly_sel[11]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\poly_sel[12]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\poly_sel[13]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\poly_sel[14]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\poly_sel[15]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\poly_sel[16]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\poly_sel[17]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\poly_sel[18]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\poly_sel[19]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\poly_sel[20]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\poly_sel[21]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\poly_sel[22]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\poly_sel[23]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\poly_sel[24]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\poly_sel[25]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\poly_sel[26]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\poly_sel[27]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\poly_sel[28]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\poly_sel[29]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\poly_sel[30]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\poly_sel[31]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\sel_out[8]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\sel_out[9]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\sel_out[10]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\sel_out[11]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\sel_out[12]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\sel_out[13]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\sel_out[14]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\sel_out[15]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\sel_out[16]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\sel_out[17]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\sel_out[18]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\sel_out[19]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\sel_out[20]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\sel_out[21]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\sel_out[22]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\sel_out[23]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\sel_out[24]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\sel_out[25]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\sel_out[26]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\sel_out[27]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\sel_out[28]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\sel_out[29]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\sel_out[30]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\sel_out[31]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\crc_init_sel[8]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\crc_init_sel[9]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\crc_init_sel[10]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\crc_init_sel[11]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\crc_init_sel[12]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\crc_init_sel[13]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\crc_init_sel[14]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\crc_init_sel[15]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\crc_init_sel[16]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\crc_init_sel[17]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\crc_init_sel[18]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\crc_init_sel[19]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\crc_init_sel[20]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\crc_init_sel[21]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\crc_init_sel[22]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\crc_init_sel[23]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\crc_init_sel[24]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\crc_init_sel[25]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\crc_init_sel[26]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\crc_init_sel[27]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\crc_init_sel[28]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\crc_init_sel[29]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\crc_init_sel[30]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.\crc_init_sel[31]' from process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
No latch inferred for signal `\crc_datapath.\crc_poly_size_7' from process `\crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:233$19'.
No latch inferred for signal `\crc_datapath.\crc_poly_size_8' from process `\crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:233$19'.
No latch inferred for signal `\crc_datapath.\crc_poly_size_16' from process `\crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:233$19'.
No latch inferred for signal `\crc_datapath.\crc_poly_size_32' from process `\crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:233$19'.
No latch inferred for signal `\crc_datapath.\crc_data_in' from process `\crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:151$7'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\crc_datapath.\crc_poly_ff' using process `\crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:220$16'.
  created $dff cell `$procdff$489' with positive edge clock.
Creating register for signal `\crc_datapath.\crc_idr_ff' using process `\crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:209$14'.
  created $dff cell `$procdff$490' with positive edge clock.
Creating register for signal `\crc_datapath.\crc_out_ff' using process `\crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:197$12'.
  created $dff cell `$procdff$491' with positive edge clock.
Creating register for signal `\crc_datapath.\crc_init_ff' using process `\crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:184$10'.
  created $dff cell `$procdff$492' with positive edge clock.
Creating register for signal `\crc_datapath.\crc_init_sel_ff' using process `\crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:168$8'.
  created $dff cell `$procdff$493' with positive edge clock.
Creating register for signal `\crc_datapath.\bf_size_ff' using process `\crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:117$3'.
  created $dff cell `$procdff$494' with positive edge clock.
Creating register for signal `\crc_datapath.\size_ff' using process `\crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:117$3'.
  created $dff cell `$procdff$495' with positive edge clock.
Creating register for signal `\crc_datapath.\buffer_ff' using process `\crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:96$1'.
  created $dff cell `$procdff$496' with positive edge clock.
Creating register for signal `\crc_datapath.\byte_ff' using process `\crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:96$1'.
  created $dff cell `$procdff$497' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$390'.
Removing empty process `$paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$390'.
Removing empty process `$paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$389'.
Removing empty process `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:0$292'.
Found and cleaned up 1 empty switch in `\crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:233$19'.
Removing empty process `crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:233$19'.
Found and cleaned up 2 empty switches in `\crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:220$16'.
Removing empty process `crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:220$16'.
Found and cleaned up 2 empty switches in `\crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:209$14'.
Removing empty process `crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:209$14'.
Found and cleaned up 2 empty switches in `\crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:197$12'.
Removing empty process `crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:197$12'.
Found and cleaned up 3 empty switches in `\crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:184$10'.
Removing empty process `crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:184$10'.
Found and cleaned up 3 empty switches in `\crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:168$8'.
Removing empty process `crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:168$8'.
Found and cleaned up 1 empty switch in `\crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:151$7'.
Removing empty process `crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:151$7'.
Found and cleaned up 4 empty switches in `\crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:117$3'.
Removing empty process `crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:117$3'.
Found and cleaned up 3 empty switches in `\crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:96$1'.
Removing empty process `crc_datapath.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:96$1'.
Cleaned up 22 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$c34afa4e962990744f0b55670bc44b23c3a5a6d7\crc_comb.
Optimizing module $paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000.
<suppressed ~1 debug messages>
Optimizing module $paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.
<suppressed ~95 debug messages>
Optimizing module crc_datapath.
<suppressed ~14 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$c34afa4e962990744f0b55670bc44b23c3a5a6d7\crc_comb.
Optimizing module $paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000.
Optimizing module $paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.
Optimizing module crc_datapath.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$c34afa4e962990744f0b55670bc44b23c3a5a6d7\crc_comb'.
Finding identical cells in module `$paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel'.
Finding identical cells in module `\crc_datapath'.
<suppressed ~54 debug messages>
Removed a total of 18 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$c34afa4e962990744f0b55670bc44b23c3a5a6d7\crc_comb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \crc_datapath..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~18 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$c34afa4e962990744f0b55670bc44b23c3a5a6d7\crc_comb.
  Optimizing cells in module $paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.
  Optimizing cells in module \crc_datapath.
    New ctrl vector for $pmux cell $procmux$425: { $procmux$428_CMP $auto$opt_reduce.cc:134:opt_mux$499 }
    New ctrl vector for $pmux cell $procmux$420: { $procmux$427_CMP $auto$opt_reduce.cc:134:opt_mux$501 }
    New ctrl vector for $pmux cell $procmux$415: { $auto$opt_reduce.cc:134:opt_mux$503 $procmux$426_CMP }
    New ctrl vector for $pmux cell $procmux$410: { $procmux$429_CMP $auto$opt_reduce.cc:134:opt_mux$505 }
  Optimizing cells in module \crc_datapath.
Performed a total of 4 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$c34afa4e962990744f0b55670bc44b23c3a5a6d7\crc_comb'.
Finding identical cells in module `$paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel'.
Finding identical cells in module `\crc_datapath'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$489 ($dff) from module crc_datapath (D = $procmux$430_Y, Q = \crc_poly_ff, rval = 79764919).
Adding EN signal on $auto$ff.cc:262:slice$506 ($sdff) from module crc_datapath (D = \bus_wr, Q = \crc_poly_ff).
Adding SRST signal on $procdff$490 ($dff) from module crc_datapath (D = $procmux$435_Y, Q = \crc_idr_ff, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$508 ($sdff) from module crc_datapath (D = \bus_wr [7:0], Q = \crc_idr_ff).
Adding SRST signal on $procdff$491 ($dff) from module crc_datapath (D = $procmux$440_Y, Q = \crc_out_ff, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$510 ($sdff) from module crc_datapath (D = \crc_unit_out, Q = \crc_out_ff).
Adding SRST signal on $procdff$492 ($dff) from module crc_datapath (D = $procmux$448_Y, Q = \crc_init_ff, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$512 ($sdff) from module crc_datapath (D = $procmux$448_Y, Q = \crc_init_ff).
Adding SRST signal on $procdff$493 ($dff) from module crc_datapath (D = $procmux$453_Y, Q = \crc_init_sel_ff, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$516 ($sdff) from module crc_datapath (D = 1'1, Q = \crc_init_sel_ff).
Adding SRST signal on $procdff$494 ($dff) from module crc_datapath (D = $procmux$474_Y, Q = \bf_size_ff, rval = 2'10).
Adding EN signal on $auto$ff.cc:262:slice$522 ($sdff) from module crc_datapath (D = $procmux$474_Y, Q = \bf_size_ff).
Adding SRST signal on $procdff$495 ($dff) from module crc_datapath (D = $procmux$466_Y, Q = \size_ff, rval = 2'10).
Adding EN signal on $auto$ff.cc:262:slice$526 ($sdff) from module crc_datapath (D = \bf_size_ff, Q = \size_ff).
Adding SRST signal on $procdff$496 ($dff) from module crc_datapath (D = $procmux$484_Y, Q = \buffer_ff, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$528 ($sdff) from module crc_datapath (D = \bus_reversed, Q = \buffer_ff).
Adding SRST signal on $procdff$497 ($dff) from module crc_datapath (D = $procmux$479_Y, Q = \byte_ff, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$530 ($sdff) from module crc_datapath (D = \buffer_ff, Q = \byte_ff).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$c34afa4e962990744f0b55670bc44b23c3a5a6d7\crc_comb..
Finding unused cells or wires in module $paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel..
Finding unused cells or wires in module \crc_datapath..
Removed 18 unused cells and 384 unused wires.
<suppressed ~23 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$c34afa4e962990744f0b55670bc44b23c3a5a6d7\crc_comb.
Optimizing module $paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.
Optimizing module $paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000.
Optimizing module crc_datapath.
<suppressed ~2 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$c34afa4e962990744f0b55670bc44b23c3a5a6d7\crc_comb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc_datapath..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$c34afa4e962990744f0b55670bc44b23c3a5a6d7\crc_comb.
  Optimizing cells in module $paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.
  Optimizing cells in module $paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000.
  Optimizing cells in module \crc_datapath.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$c34afa4e962990744f0b55670bc44b23c3a5a6d7\crc_comb'.
Finding identical cells in module `$paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel'.
Finding identical cells in module `$paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000'.
Finding identical cells in module `\crc_datapath'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$c34afa4e962990744f0b55670bc44b23c3a5a6d7\crc_comb..
Finding unused cells or wires in module $paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel..
Finding unused cells or wires in module $paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \crc_datapath..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$c34afa4e962990744f0b55670bc44b23c3a5a6d7\crc_comb.
Optimizing module $paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel.
Optimizing module $paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000.
Optimizing module crc_datapath.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$c34afa4e962990744f0b55670bc44b23c3a5a6d7\crc_comb ===

   Number of wires:                 12
   Number of wire bits:            316
   Number of public wires:           9
   Number of public wire bits:     253
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and                           94
     $not                           31
     $xor                           32

=== $paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel ===

   Number of wires:                207
   Number of wire bits:           6600
   Number of public wires:         112
   Number of public wire bits:    3560
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                198
     $and                         3040
     $reduce_or                   3040

=== $paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000 ===

   Number of wires:                 11
   Number of wire bits:            198
   Number of public wires:           7
   Number of public wire bits:     194
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $eq                             6
     $logic_not                      2
     $pmux                          32

=== crc_datapath ===

   Number of wires:                 68
   Number of wire bits:            629
   Number of public wires:          48
   Number of public wire bits:     545
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     $eq                            12
     $logic_not                      4
     $mux                          142
     $not                            1
     $pmux                          12
     $reduce_bool                    4
     $reduce_or                     14
     $sdffe                        173

=== design hierarchy ===

   crc_datapath                      1
     $paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel      0
       $paramod$c34afa4e962990744f0b55670bc44b23c3a5a6d7\crc_comb      0
     $paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000      0

   Number of wires:                 68
   Number of wire bits:            629
   Number of public wires:          48
   Number of public wire bits:     545
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     $eq                            12
     $logic_not                      4
     $mux                          142
     $not                            1
     $pmux                          12
     $reduce_bool                    4
     $reduce_or                     14
     $sdffe                        173

End of script. Logfile hash: 3a722fd43e, CPU: user 0.31s system 0.00s, MEM: 17.18 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 21% 4x opt_expr (0 sec), 21% 1x hierarchy (0 sec), ...
