Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Dec 13 12:45:25 2021
| Host         : DILAB-801-5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file AUDIO_SYSTEM_TOP_timing_summary_routed.rpt -pb AUDIO_SYSTEM_TOP_timing_summary_routed.pb -rpx AUDIO_SYSTEM_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : AUDIO_SYSTEM_TOP
| Device       : 7a100t-csg324
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.193        0.000                      0                 6558        0.032        0.000                      0                 6558        4.146        0.000                       0                  2258  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 4.193        0.000                      0                 6558        0.032        0.000                      0                 6558        4.146        0.000                       0                  2258  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        4.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.193ns  (required time - arrival time)
  Source:                 INST_AUDIO_CODEC_COM/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[9]1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 0.590ns (11.078%)  route 4.736ns (88.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 14.375 - 10.000 ) 
    Source Clock Delay      (SCD):    4.576ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.124    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        1.370     4.576    INST_AUDIO_CODEC_COM/CLK_IBUF_BUFG
    SLICE_X28Y143        FDRE                                         r  INST_AUDIO_CODEC_COM/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y143        FDRE (Prop_fdre_C_Q)         0.348     4.924 f  INST_AUDIO_CODEC_COM/Q_reg[2]/Q
                         net (fo=9, routed)           0.595     5.519    INST_AUDIO_CODEC_COM/Q[0]
    SLICE_X29Y143        LUT6 (Prop_lut6_I5_O)        0.242     5.761 r  INST_AUDIO_CODEC_COM/SHIFT_IN_REG[15]_i_1/O
                         net (fo=131, routed)         4.141     9.902    INST_AUDIO_PROCESSING/INST_FIR_FILTER/SHIFT_IN
    DSP48_X1Y40          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[9]1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.342    11.342 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.970    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.047 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        1.328    14.375    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    DSP48_X1Y40          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[9]1/CLK
                         clock pessimism              0.166    14.540    
                         clock uncertainty           -0.035    14.505    
    DSP48_X1Y40          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.410    14.095    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[9]1
  -------------------------------------------------------------------
                         required time                         14.095    
                         arrival time                          -9.902    
  -------------------------------------------------------------------
                         slack                                  4.193    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93]1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.639ns  (logic 4.398ns (77.996%)  route 1.241ns (22.004%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 14.451 - 10.000 ) 
    Source Clock Delay      (SCD):    4.798ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.124    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        1.593     4.798    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    DSP48_X1Y66          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93]1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y66          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.375     8.173 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93]1/P[16]
                         net (fo=1, routed)           1.241     9.414    INST_AUDIO_PROCESSING/INST_FIR_FILTER/PROD[93][1]
    SLICE_X36Y165        LUT2 (Prop_lut2_I1_O)        0.105     9.519 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD[93][3]_i_4/O
                         net (fo=1, routed)           0.000     9.519    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD[93][3]_i_4_n_0
    SLICE_X36Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.976 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.976    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][3]_i_1_n_0
    SLICE_X36Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.074 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.074    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][7]_i_1_n_0
    SLICE_X36Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.172 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.172    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][11]_i_1_n_0
    SLICE_X36Y168        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.437 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][15]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.437    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][15]_i_1_n_6
    SLICE_X36Y168        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.342    11.342 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.970    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.047 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        1.404    14.451    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X36Y168        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][13]/C
                         clock pessimism              0.174    14.624    
                         clock uncertainty           -0.035    14.589    
    SLICE_X36Y168        FDRE (Setup_fdre_C_D)        0.059    14.648    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][13]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                         -10.437    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93]1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 4.393ns (77.976%)  route 1.241ns (22.024%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 14.451 - 10.000 ) 
    Source Clock Delay      (SCD):    4.798ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.124    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        1.593     4.798    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    DSP48_X1Y66          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93]1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y66          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.375     8.173 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93]1/P[16]
                         net (fo=1, routed)           1.241     9.414    INST_AUDIO_PROCESSING/INST_FIR_FILTER/PROD[93][1]
    SLICE_X36Y165        LUT2 (Prop_lut2_I1_O)        0.105     9.519 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD[93][3]_i_4/O
                         net (fo=1, routed)           0.000     9.519    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD[93][3]_i_4_n_0
    SLICE_X36Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.976 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.976    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][3]_i_1_n_0
    SLICE_X36Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.074 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.074    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][7]_i_1_n_0
    SLICE_X36Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.172 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.172    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][11]_i_1_n_0
    SLICE_X36Y168        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.432 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][15]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.432    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][15]_i_1_n_4
    SLICE_X36Y168        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.342    11.342 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.970    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.047 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        1.404    14.451    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X36Y168        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][15]/C
                         clock pessimism              0.174    14.624    
                         clock uncertainty           -0.035    14.589    
    SLICE_X36Y168        FDRE (Setup_fdre_C_D)        0.059    14.648    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][15]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                         -10.432    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.238ns  (required time - arrival time)
  Source:                 INST_AUDIO_PROCESSING/INST_ADD_MULT/LUT_IDX_COS_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_ADD_MULT/COS_LINE_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.766ns (28.860%)  route 1.888ns (71.140%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 14.361 - 10.000 ) 
    Source Clock Delay      (SCD):    4.542ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.124    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        1.336     4.542    INST_AUDIO_PROCESSING/INST_ADD_MULT/CLK_IBUF_BUFG
    SLICE_X52Y125        FDRE                                         r  INST_AUDIO_PROCESSING/INST_ADD_MULT/LUT_IDX_COS_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y125        FDRE (Prop_fdre_C_Q)         0.348     4.890 r  INST_AUDIO_PROCESSING/INST_ADD_MULT/LUT_IDX_COS_reg_rep[1]/Q
                         net (fo=14, routed)          1.224     6.114    INST_AUDIO_PROCESSING/INST_ADD_MULT/LUT_IDX_COS_reg_rep_n_0_[1]
    SLICE_X54Y127        LUT6 (Prop_lut6_I1_O)        0.240     6.354 r  INST_AUDIO_PROCESSING/INST_ADD_MULT/g1_b3__0/O
                         net (fo=1, routed)           0.000     6.354    INST_AUDIO_PROCESSING/INST_ADD_MULT/g1_b3__0_n_0
    SLICE_X54Y127        MUXF7 (Prop_muxf7_I1_O)      0.178     6.532 r  INST_AUDIO_PROCESSING/INST_ADD_MULT/COS_LINE_reg_i_5/O
                         net (fo=1, routed)           0.664     7.196    INST_AUDIO_PROCESSING/INST_ADD_MULT/COS_LINE_reg_i_5_n_0
    DSP48_X1Y50          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_ADD_MULT/COS_LINE_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.342    11.342 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.970    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.047 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        1.314    14.361    INST_AUDIO_PROCESSING/INST_ADD_MULT/CLK_IBUF_BUFG
    DSP48_X1Y50          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_ADD_MULT/COS_LINE_reg/CLK
                         clock pessimism              0.225    14.585    
                         clock uncertainty           -0.035    14.550    
    DSP48_X1Y50          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -3.116    11.434    INST_AUDIO_PROCESSING/INST_ADD_MULT/COS_LINE_reg
  -------------------------------------------------------------------
                         required time                         11.434    
                         arrival time                          -7.196    
  -------------------------------------------------------------------
                         slack                                  4.238    

Slack (MET) :             4.269ns  (required time - arrival time)
  Source:                 INST_AUDIO_CODEC_COM/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[21]1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.327ns  (logic 0.590ns (11.075%)  route 4.737ns (88.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 14.452 - 10.000 ) 
    Source Clock Delay      (SCD):    4.576ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.124    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        1.370     4.576    INST_AUDIO_CODEC_COM/CLK_IBUF_BUFG
    SLICE_X28Y143        FDRE                                         r  INST_AUDIO_CODEC_COM/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y143        FDRE (Prop_fdre_C_Q)         0.348     4.924 f  INST_AUDIO_CODEC_COM/Q_reg[2]/Q
                         net (fo=9, routed)           0.595     5.519    INST_AUDIO_CODEC_COM/Q[0]
    SLICE_X29Y143        LUT6 (Prop_lut6_I5_O)        0.242     5.761 r  INST_AUDIO_CODEC_COM/SHIFT_IN_REG[15]_i_1/O
                         net (fo=131, routed)         4.142     9.903    INST_AUDIO_PROCESSING/INST_FIR_FILTER/SHIFT_IN
    DSP48_X2Y45          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[21]1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.342    11.342 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.970    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.047 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        1.405    14.452    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    DSP48_X2Y45          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[21]1/CLK
                         clock pessimism              0.166    14.617    
                         clock uncertainty           -0.035    14.582    
    DSP48_X2Y45          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.410    14.172    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[21]1
  -------------------------------------------------------------------
                         required time                         14.172    
                         arrival time                          -9.903    
  -------------------------------------------------------------------
                         slack                                  4.269    

Slack (MET) :             4.276ns  (required time - arrival time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93]1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 4.333ns (77.739%)  route 1.241ns (22.261%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 14.451 - 10.000 ) 
    Source Clock Delay      (SCD):    4.798ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.124    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        1.593     4.798    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    DSP48_X1Y66          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93]1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y66          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.375     8.173 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93]1/P[16]
                         net (fo=1, routed)           1.241     9.414    INST_AUDIO_PROCESSING/INST_FIR_FILTER/PROD[93][1]
    SLICE_X36Y165        LUT2 (Prop_lut2_I1_O)        0.105     9.519 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD[93][3]_i_4/O
                         net (fo=1, routed)           0.000     9.519    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD[93][3]_i_4_n_0
    SLICE_X36Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.976 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.976    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][3]_i_1_n_0
    SLICE_X36Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.074 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.074    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][7]_i_1_n_0
    SLICE_X36Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.172 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.172    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][11]_i_1_n_0
    SLICE_X36Y168        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.372 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][15]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.372    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][15]_i_1_n_5
    SLICE_X36Y168        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.342    11.342 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.970    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.047 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        1.404    14.451    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X36Y168        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][14]/C
                         clock pessimism              0.174    14.624    
                         clock uncertainty           -0.035    14.589    
    SLICE_X36Y168        FDRE (Setup_fdre_C_D)        0.059    14.648    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][14]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                         -10.372    
  -------------------------------------------------------------------
                         slack                                  4.276    

Slack (MET) :             4.295ns  (required time - arrival time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93]1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.555ns  (logic 4.314ns (77.663%)  route 1.241ns (22.337%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 14.451 - 10.000 ) 
    Source Clock Delay      (SCD):    4.798ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.124    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        1.593     4.798    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    DSP48_X1Y66          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93]1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y66          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.375     8.173 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93]1/P[16]
                         net (fo=1, routed)           1.241     9.414    INST_AUDIO_PROCESSING/INST_FIR_FILTER/PROD[93][1]
    SLICE_X36Y165        LUT2 (Prop_lut2_I1_O)        0.105     9.519 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD[93][3]_i_4/O
                         net (fo=1, routed)           0.000     9.519    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD[93][3]_i_4_n_0
    SLICE_X36Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.976 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.976    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][3]_i_1_n_0
    SLICE_X36Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.074 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.074    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][7]_i_1_n_0
    SLICE_X36Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.172 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.172    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][11]_i_1_n_0
    SLICE_X36Y168        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    10.353 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][15]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.353    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][15]_i_1_n_7
    SLICE_X36Y168        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.342    11.342 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.970    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.047 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        1.404    14.451    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X36Y168        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][12]/C
                         clock pessimism              0.174    14.624    
                         clock uncertainty           -0.035    14.589    
    SLICE_X36Y168        FDRE (Setup_fdre_C_D)        0.059    14.648    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][12]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                         -10.353    
  -------------------------------------------------------------------
                         slack                                  4.295    

Slack (MET) :             4.310ns  (required time - arrival time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93]1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.541ns  (logic 4.300ns (77.606%)  route 1.241ns (22.394%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 14.452 - 10.000 ) 
    Source Clock Delay      (SCD):    4.798ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.124    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        1.593     4.798    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    DSP48_X1Y66          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93]1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y66          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.375     8.173 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93]1/P[16]
                         net (fo=1, routed)           1.241     9.414    INST_AUDIO_PROCESSING/INST_FIR_FILTER/PROD[93][1]
    SLICE_X36Y165        LUT2 (Prop_lut2_I1_O)        0.105     9.519 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD[93][3]_i_4/O
                         net (fo=1, routed)           0.000     9.519    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD[93][3]_i_4_n_0
    SLICE_X36Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.976 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.976    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][3]_i_1_n_0
    SLICE_X36Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.074 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.074    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][7]_i_1_n_0
    SLICE_X36Y167        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.339 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][11]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.339    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][11]_i_1_n_6
    SLICE_X36Y167        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.342    11.342 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.970    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.047 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        1.405    14.452    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X36Y167        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][9]/C
                         clock pessimism              0.174    14.625    
                         clock uncertainty           -0.035    14.590    
    SLICE_X36Y167        FDRE (Setup_fdre_C_D)        0.059    14.649    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][9]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                         -10.339    
  -------------------------------------------------------------------
                         slack                                  4.310    

Slack (MET) :             4.315ns  (required time - arrival time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93]1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 4.295ns (77.586%)  route 1.241ns (22.414%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 14.452 - 10.000 ) 
    Source Clock Delay      (SCD):    4.798ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.124    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        1.593     4.798    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    DSP48_X1Y66          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93]1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y66          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.375     8.173 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93]1/P[16]
                         net (fo=1, routed)           1.241     9.414    INST_AUDIO_PROCESSING/INST_FIR_FILTER/PROD[93][1]
    SLICE_X36Y165        LUT2 (Prop_lut2_I1_O)        0.105     9.519 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD[93][3]_i_4/O
                         net (fo=1, routed)           0.000     9.519    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD[93][3]_i_4_n_0
    SLICE_X36Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.976 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.976    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][3]_i_1_n_0
    SLICE_X36Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.074 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.074    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][7]_i_1_n_0
    SLICE_X36Y167        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.334 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][11]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.334    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][11]_i_1_n_4
    SLICE_X36Y167        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.342    11.342 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.970    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.047 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        1.405    14.452    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X36Y167        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][11]/C
                         clock pessimism              0.174    14.625    
                         clock uncertainty           -0.035    14.590    
    SLICE_X36Y167        FDRE (Setup_fdre_C_D)        0.059    14.649    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[93][11]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                         -10.334    
  -------------------------------------------------------------------
                         slack                                  4.315    

Slack (MET) :             4.320ns  (required time - arrival time)
  Source:                 INST_AUDIO_CODEC_COM/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[125]1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.224ns  (logic 0.590ns (11.295%)  route 4.634ns (88.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 14.406 - 10.000 ) 
    Source Clock Delay      (SCD):    4.576ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.124    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.205 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        1.370     4.576    INST_AUDIO_CODEC_COM/CLK_IBUF_BUFG
    SLICE_X28Y143        FDRE                                         r  INST_AUDIO_CODEC_COM/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y143        FDRE (Prop_fdre_C_Q)         0.348     4.924 f  INST_AUDIO_CODEC_COM/Q_reg[2]/Q
                         net (fo=9, routed)           0.595     5.519    INST_AUDIO_CODEC_COM/Q[0]
    SLICE_X29Y143        LUT6 (Prop_lut6_I5_O)        0.242     5.761 r  INST_AUDIO_CODEC_COM/SHIFT_IN_REG[15]_i_1/O
                         net (fo=131, routed)         4.038     9.800    INST_AUDIO_PROCESSING/INST_FIR_FILTER/SHIFT_IN
    DSP48_X0Y39          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[125]1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         1.342    11.342 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.970    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.047 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        1.359    14.406    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    DSP48_X0Y39          DSP48E1                                      r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[125]1/CLK
                         clock pessimism              0.159    14.565    
                         clock uncertainty           -0.035    14.530    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.410    14.120    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[125]1
  -------------------------------------------------------------------
                         required time                         14.120    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                  4.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[104][7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.435ns (84.095%)  route 0.082ns (15.905%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.889    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        0.562     1.476    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X56Y148        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[104][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y148        FDRE (Prop_fdre_C_Q)         0.148     1.624 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[104][7]/Q
                         net (fo=2, routed)           0.082     1.706    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[104][7]
    SLICE_X56Y148        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.194     1.900 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.900    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][7]_i_1_n_0
    SLICE_X56Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.940 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.941    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][11]_i_1_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.994 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.994    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][15]_i_1_n_7
    SLICE_X56Y150        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        0.918     2.078    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X56Y150        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][12]/C
                         clock pessimism             -0.250     1.828    
    SLICE_X56Y150        FDRE (Hold_fdre_C_D)         0.134     1.962    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][12]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[104][7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.448ns (84.485%)  route 0.082ns (15.515%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.889    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        0.562     1.476    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X56Y148        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[104][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y148        FDRE (Prop_fdre_C_Q)         0.148     1.624 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[104][7]/Q
                         net (fo=2, routed)           0.082     1.706    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[104][7]
    SLICE_X56Y148        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.194     1.900 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.900    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][7]_i_1_n_0
    SLICE_X56Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.940 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.941    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][11]_i_1_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.007 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][15]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.007    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][15]_i_1_n_5
    SLICE_X56Y150        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        0.918     2.078    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X56Y150        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][14]/C
                         clock pessimism             -0.250     1.828    
    SLICE_X56Y150        FDRE (Hold_fdre_C_D)         0.134     1.962    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][14]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[104][7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.471ns (85.130%)  route 0.082ns (14.870%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.889    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        0.562     1.476    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X56Y148        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[104][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y148        FDRE (Prop_fdre_C_Q)         0.148     1.624 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[104][7]/Q
                         net (fo=2, routed)           0.082     1.706    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[104][7]
    SLICE_X56Y148        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.194     1.900 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.900    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][7]_i_1_n_0
    SLICE_X56Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.940 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.941    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][11]_i_1_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.030 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][15]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.030    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][15]_i_1_n_6
    SLICE_X56Y150        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        0.918     2.078    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X56Y150        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][13]/C
                         clock pessimism             -0.250     1.828    
    SLICE_X56Y150        FDRE (Hold_fdre_C_D)         0.134     1.962    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][13]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[104][7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.473ns (85.184%)  route 0.082ns (14.816%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.889    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        0.562     1.476    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X56Y148        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[104][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y148        FDRE (Prop_fdre_C_Q)         0.148     1.624 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[104][7]/Q
                         net (fo=2, routed)           0.082     1.706    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[104][7]
    SLICE_X56Y148        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.194     1.900 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.900    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][7]_i_1_n_0
    SLICE_X56Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.940 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.941    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][11]_i_1_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.032 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][15]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.032    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][15]_i_1_n_4
    SLICE_X56Y150        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        0.918     2.078    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X56Y150        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][15]/C
                         clock pessimism             -0.250     1.828    
    SLICE_X56Y150        FDRE (Hold_fdre_C_D)         0.134     1.962    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[103][15]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[69][8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[68][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.448%)  route 0.175ns (51.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.889    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        0.654     1.569    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X12Y151        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[69][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y151        FDRE (Prop_fdre_C_Q)         0.164     1.733 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[69][8]/Q
                         net (fo=1, routed)           0.175     1.907    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[69][8]
    SLICE_X13Y148        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[68][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        0.843     2.003    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X13Y148        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[68][8]/C
                         clock pessimism             -0.250     1.752    
    SLICE_X13Y148        FDRE (Hold_fdre_C_D)         0.078     1.830    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[68][8]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[69][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[68][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.592%)  route 0.174ns (51.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.889    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        0.654     1.569    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X12Y150        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[69][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.164     1.733 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[69][6]/Q
                         net (fo=1, routed)           0.174     1.906    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[69][6]
    SLICE_X13Y148        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[68][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        0.843     2.003    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X13Y148        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[68][6]/C
                         clock pessimism             -0.250     1.752    
    SLICE_X13Y148        FDRE (Hold_fdre_C_D)         0.071     1.823    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[68][6]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[38][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[37][1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.265ns (58.192%)  route 0.190ns (41.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.889    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        0.561     1.475    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X49Y109        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[38][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[38][0]/Q
                         net (fo=2, routed)           0.190     1.807    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[38][0]
    SLICE_X55Y110        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.931 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[37][3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.931    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[37][3]_i_1_n_6
    SLICE_X55Y110        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[37][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        0.827     1.988    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X55Y110        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[37][1]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X55Y110        FDRE (Hold_fdre_C_D)         0.105     1.842    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[37][1]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[95][10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[94][10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.282%)  route 0.296ns (67.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.889    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        0.639     1.554    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X52Y162        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[95][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y162        FDRE (Prop_fdre_C_Q)         0.141     1.695 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[95][10]/Q
                         net (fo=1, routed)           0.296     1.991    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[95][10]
    SLICE_X39Y162        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[94][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        0.918     2.078    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X39Y162        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[94][10]/C
                         clock pessimism             -0.255     1.824    
    SLICE_X39Y162        FDRE (Hold_fdre_C_D)         0.070     1.894    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[94][10]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[95][5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[94][5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.130%)  route 0.298ns (67.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.889    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        0.640     1.555    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X52Y161        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[95][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y161        FDRE (Prop_fdre_C_Q)         0.141     1.696 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[95][5]/Q
                         net (fo=1, routed)           0.298     1.994    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[95][5]
    SLICE_X39Y162        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[94][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        0.918     2.078    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X39Y162        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[94][5]/C
                         clock pessimism             -0.255     1.824    
    SLICE_X39Y162        FDRE (Hold_fdre_C_D)         0.070     1.894    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[94][5]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[69][5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[68][5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.735%)  route 0.195ns (54.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.889    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        0.654     1.569    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X12Y150        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[69][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.164     1.733 r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[69][5]/Q
                         net (fo=1, routed)           0.195     1.927    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[69][5]
    SLICE_X13Y148        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[68][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N5                   IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2321, routed)        0.843     2.003    INST_AUDIO_PROCESSING/INST_FIR_FILTER/CLK_IBUF_BUFG
    SLICE_X13Y148        FDRE                                         r  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[68][5]/C
                         clock pessimism             -0.250     1.752    
    SLICE_X13Y148        FDRE (Hold_fdre_C_D)         0.075     1.827    INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[68][5]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.272         10.000      6.728      DSP48_X1Y50    INST_AUDIO_PROCESSING/INST_ADD_MULT/COS_LINE_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         10.000      8.184      DSP48_X1Y51    INST_AUDIO_PROCESSING/INST_ADD_MULT/SLICE_LINE_reg/CLK
Min Period        n/a     BUFG/I       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X57Y146  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[105][0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X57Y148  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[105][10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X57Y148  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[105][11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X57Y149  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[105][12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X57Y149  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[105][13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X57Y149  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[105][14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X57Y149  INST_AUDIO_PROCESSING/INST_FIR_FILTER/ADD_reg[105][15]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X50Y133  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][14]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X50Y133  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[59][14]_srl28___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_58/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X56Y127  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][15]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X56Y127  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][8]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X56Y127  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[59][15]_srl28___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_58/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X56Y127  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[59][8]_srl28___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_58/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X56Y124  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][0]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X56Y126  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][10]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X56Y126  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][10]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X60Y125  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][1]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X60Y127  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][11]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X60Y128  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][12]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X56Y128  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][13]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X56Y128  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][13]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X50Y133  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][14]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X56Y127  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][15]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X60Y125  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][1]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X60Y125  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][5]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X60Y127  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][6]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         5.000       4.146      SLICE_X56Y127  INST_AUDIO_PROCESSING/INST_DELAY/SR_reg[31][8]_srl32___INST_AUDIO_PROCESSING_INST_DELAY_SR_reg_r_30/CLK



