Results of NGD DRC are available in uart_tx_drc.log.
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/mj5g00e/data/mj5gelib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/mj5g00/data/mj5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

WARNING - synthesis: logical net 'GND_net' has no load.
WARNING - synthesis: DRC complete with 1 warnings.

Design Results:
     54 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file adc_ms_b_adc_ms.ngd.
