{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551904216571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551904216576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 15:30:16 2019 " "Processing started: Wed Mar 06 15:30:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551904216576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904216576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c Complete_MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c Complete_MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904216576 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1551904219597 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1551904219597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/espinoza_lab3/part2/src/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/espinoza_lab3/part2/src/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-rtl " "Found design unit 1: pll-rtl" {  } { { "../src/pll.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/pll.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551904242898 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../src/pll.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551904242898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904242898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/espinoza_lab3/part2/src/mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/espinoza_lab3/part2/src/mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS-structure " "Found design unit 1: MIPS-structure" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551904242932 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551904242932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904242932 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX ../src/MUX.vhd " "Entity \"MUX\" obtained from \"../src/MUX.vhd\" instead of from Quartus Prime megafunction library" {  } { { "../src/MUX.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MUX.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1551904242947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/espinoza_lab3/part2/src/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/espinoza_lab3/part2/src/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-behavioral " "Found design unit 1: MUX-behavioral" {  } { { "../src/MUX.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MUX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551904242960 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "../src/MUX.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MUX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551904242960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904242960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/espinoza_lab3/part2/src/hextosevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/espinoza_lab3/part2/src/hextosevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexToSevenSegment-dataflow " "Found design unit 1: hexToSevenSegment-dataflow" {  } { { "../src/hexToSevenSegment.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/hexToSevenSegment.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551904242961 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexToSevenSegment " "Found entity 1: hexToSevenSegment" {  } { { "../src/hexToSevenSegment.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/hexToSevenSegment.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551904242961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904242961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/espinoza_lab3/part2/src/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/espinoza_lab3/part2/src/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-Internal " "Found design unit 1: Memory-Internal" {  } { { "../src/Memory.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/Memory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551904242990 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "../src/Memory.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551904242990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904242990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/espinoza_lab3/part2/src/complete_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/espinoza_lab3/part2/src/complete_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complete_MIPS-model " "Found design unit 1: Complete_MIPS-model" {  } { { "../src/Complete_MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551904242999 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complete_MIPS " "Found entity 1: Complete_MIPS" {  } { { "../src/Complete_MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551904242999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904242999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/espinoza_lab3/part2/src/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/espinoza_lab3/part2/src/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "../src/pll_0002.v" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551904243025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904243025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/espinoza_lab3/part2/src/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/espinoza_lab3/part2/src/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG-Behavioral " "Found design unit 1: REG-Behavioral" {  } { { "../src/REG.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/REG.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551904243029 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "../src/REG.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/REG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551904243029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904243029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/espinoza_lab3/part2/src/statetoledr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/espinoza_lab3/part2/src/statetoledr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stateToLEDR-dataflow " "Found design unit 1: stateToLEDR-dataflow" {  } { { "../src/stateToLEDR.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/stateToLEDR.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551904243039 ""} { "Info" "ISGN_ENTITY_NAME" "1 stateToLEDR " "Found entity 1: stateToLEDR" {  } { { "../src/stateToLEDR.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/stateToLEDR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551904243039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904243039 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Complete_MIPS " "Elaborating entity \"Complete_MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551904244060 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..5\] Complete_MIPS.vhd(9) " "Using initial value X (don't care) for net \"LEDR\[9..5\]\" at Complete_MIPS.vhd(9)" {  } { { "../src/Complete_MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244156 "|Complete_MIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll_0002:PLL1 " "Elaborating entity \"pll_0002\" for hierarchy \"pll_0002:PLL1\"" {  } { { "../src/Complete_MIPS.vhd" "PLL1" { Text "c:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551904244452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_0002:PLL1\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_0002:PLL1\|altera_pll:altera_pll_i\"" {  } { { "../src/pll_0002.v" "altera_pll_i" { Text "c:/My_Designs/espinoza_lab3/part2/src/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551904244665 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1551904244687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_0002:PLL1\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_0002:PLL1\|altera_pll:altera_pll_i\"" {  } { { "../src/pll_0002.v" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551904244688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_0002:PLL1\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_0002:PLL1\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 1.171875 MHz " "Parameter \"output_clock_frequency0\" = \"1.171875 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904244697 ""}  } { { "../src/pll_0002.v" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551904244697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:MUX1 " "Elaborating entity \"MUX\" for hierarchy \"MUX:MUX1\"" {  } { { "../src/Complete_MIPS.vhd" "MUX1" { Text "c:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551904244717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS MIPS:CPU " "Elaborating entity \"MIPS\" for hierarchy \"MIPS:CPU\"" {  } { { "../src/Complete_MIPS.vhd" "CPU" { Text "c:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551904244762 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Writing MIPS.vhd(36) " "Verilog HDL or VHDL warning at MIPS.vhd(36): object \"Writing\" assigned a value but never read" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551904244791 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(111) " "VHDL Process Statement warning at MIPS.vhd(111): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551904244792 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(112) " "VHDL Process Statement warning at MIPS.vhd(112): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551904244792 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(113) " "VHDL Process Statement warning at MIPS.vhd(113): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551904244792 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(114) " "VHDL Process Statement warning at MIPS.vhd(114): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551904244792 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(115) " "VHDL Process Statement warning at MIPS.vhd(115): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551904244792 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(116) " "VHDL Process Statement warning at MIPS.vhd(116): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551904244792 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(117) " "VHDL Process Statement warning at MIPS.vhd(117): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551904244792 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(121) " "VHDL Process Statement warning at MIPS.vhd(121): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551904244792 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(122) " "VHDL Process Statement warning at MIPS.vhd(122): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551904244792 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(123) " "VHDL Process Statement warning at MIPS.vhd(123): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551904244792 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(126) " "VHDL Process Statement warning at MIPS.vhd(126): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551904244792 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(129) " "VHDL Process Statement warning at MIPS.vhd(129): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551904244792 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Regs_64 MIPS.vhd(129) " "VHDL Process Statement warning at MIPS.vhd(129): signal \"Regs_64\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551904244794 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(130) " "VHDL Process Statement warning at MIPS.vhd(130): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551904244794 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Regs_64 MIPS.vhd(130) " "VHDL Process Statement warning at MIPS.vhd(130): signal \"Regs_64\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551904244794 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(136) " "VHDL Process Statement warning at MIPS.vhd(136): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551904244794 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Regs_64 MIPS.vhd(70) " "VHDL Process Statement warning at MIPS.vhd(70): inferring latch(es) for signal or variable \"Regs_64\", which holds its previous value in one or more paths through the process" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1551904244794 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[0\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[0\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244794 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[1\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[1\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244794 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[2\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[2\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244794 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[3\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[3\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244795 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[4\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[4\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244795 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[5\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[5\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244795 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[6\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[6\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244795 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[7\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[7\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244795 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[8\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[8\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244795 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[9\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[9\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244795 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[10\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[10\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244795 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[11\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[11\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244796 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[12\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[12\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244796 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[13\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[13\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244796 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[14\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[14\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244796 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[15\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[15\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244796 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[16\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[16\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244796 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[17\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[17\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244796 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[18\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[18\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244797 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[19\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[19\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244797 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[20\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[20\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244797 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[21\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[21\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244797 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[22\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[22\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244797 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[23\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[23\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244797 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[24\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[24\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244797 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[25\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[25\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244797 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[26\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[26\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244797 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[27\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[27\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244798 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[28\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[28\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244798 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[29\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[29\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244798 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[30\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[30\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244798 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[31\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[31\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244798 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[32\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[32\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244798 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[33\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[33\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244798 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[34\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[34\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244798 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[35\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[35\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244798 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[36\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[36\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244799 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[37\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[37\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244799 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[38\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[38\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244799 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[39\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[39\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244799 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[40\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[40\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244799 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[41\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[41\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244799 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[42\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[42\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244799 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[43\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[43\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244799 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[44\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[44\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244799 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[45\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[45\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244799 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[46\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[46\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244800 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[47\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[47\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244800 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[48\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[48\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244800 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[49\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[49\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244800 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[50\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[50\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244800 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[51\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[51\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244800 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[52\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[52\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244800 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[53\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[53\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244800 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[54\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[54\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244800 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[55\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[55\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244800 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[56\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[56\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244801 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[57\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[57\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244801 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[58\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[58\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244801 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[59\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[59\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244801 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[60\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[60\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244801 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[61\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[61\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244801 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[62\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[62\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244801 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs_64\[63\] MIPS.vhd(70) " "Inferred latch for \"Regs_64\[63\]\" at MIPS.vhd(70)" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904244801 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG MIPS:CPU\|REG:A1 " "Elaborating entity \"REG\" for hierarchy \"MIPS:CPU\|REG:A1\"" {  } { { "../src/MIPS.vhd" "A1" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551904244801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stateToLEDR MIPS:CPU\|stateToLEDR:S2L " "Elaborating entity \"stateToLEDR\" for hierarchy \"MIPS:CPU\|stateToLEDR:S2L\"" {  } { { "../src/MIPS.vhd" "S2L" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551904244829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:MEM " "Elaborating entity \"Memory\" for hierarchy \"Memory:MEM\"" {  } { { "../src/Complete_MIPS.vhd" "MEM" { Text "c:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551904244842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexToSevenSegment hexToSevenSegment:H2S " "Elaborating entity \"hexToSevenSegment\" for hierarchy \"hexToSevenSegment:H2S\"" {  } { { "../src/Complete_MIPS.vhd" "H2S" { Text "c:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551904245014 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output hexToSevenSegment.vhd(64) " "VHDL Process Statement warning at hexToSevenSegment.vhd(64): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/hexToSevenSegment.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/hexToSevenSegment.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551904245047 "|Complete_MIPS|hexToSevenSegment:H2S"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output hexToSevenSegment.vhd(65) " "VHDL Process Statement warning at hexToSevenSegment.vhd(65): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/hexToSevenSegment.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/hexToSevenSegment.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551904245047 "|Complete_MIPS|hexToSevenSegment:H2S"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output hexToSevenSegment.vhd(66) " "VHDL Process Statement warning at hexToSevenSegment.vhd(66): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/hexToSevenSegment.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/hexToSevenSegment.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551904245047 "|Complete_MIPS|hexToSevenSegment:H2S"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output hexToSevenSegment.vhd(67) " "VHDL Process Statement warning at hexToSevenSegment.vhd(67): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/hexToSevenSegment.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/hexToSevenSegment.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551904245050 "|Complete_MIPS|hexToSevenSegment:H2S"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output hexToSevenSegment.vhd(70) " "VHDL Process Statement warning at hexToSevenSegment.vhd(70): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/hexToSevenSegment.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/hexToSevenSegment.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551904245050 "|Complete_MIPS|hexToSevenSegment:H2S"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output hexToSevenSegment.vhd(71) " "VHDL Process Statement warning at hexToSevenSegment.vhd(71): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/hexToSevenSegment.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/hexToSevenSegment.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551904245050 "|Complete_MIPS|hexToSevenSegment:H2S"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output hexToSevenSegment.vhd(72) " "VHDL Process Statement warning at hexToSevenSegment.vhd(72): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/hexToSevenSegment.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/hexToSevenSegment.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551904245050 "|Complete_MIPS|hexToSevenSegment:H2S"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output hexToSevenSegment.vhd(73) " "VHDL Process Statement warning at hexToSevenSegment.vhd(73): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/hexToSevenSegment.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/hexToSevenSegment.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1551904245050 "|Complete_MIPS|hexToSevenSegment:H2S"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUX:MUX1\|CLK " "Found clock multiplexer MUX:MUX1\|CLK" {  } { { "../src/MUX.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MUX.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1551904246632 "|Complete_MIPS|MUX:MUX1|CLK"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1551904246632 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MIPS:CPU\|REG:A1\|Regs_rtl_0 " "Inferred RAM node \"MIPS:CPU\|REG:A1\|Regs_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1551904248397 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MIPS:CPU\|REG:A1\|Regs_rtl_1 " "Inferred RAM node \"MIPS:CPU\|REG:A1\|Regs_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1551904248397 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Memory:MEM\|RAM1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Memory:MEM\|RAM1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Complete_MIPS.ram0_Memory_a0c6519c.hdl.mif " "Parameter INIT_FILE set to db/Complete_MIPS.ram0_Memory_a0c6519c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MIPS:CPU\|REG:A1\|Regs_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MIPS:CPU\|REG:A1\|Regs_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Complete_MIPS.ram0_REG_15692.hdl.mif " "Parameter INIT_FILE set to db/Complete_MIPS.ram0_REG_15692.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MIPS:CPU\|REG:A1\|Regs_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"MIPS:CPU\|REG:A1\|Regs_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Complete_MIPS.ram0_REG_15692.hdl.mif " "Parameter INIT_FILE set to db/Complete_MIPS.ram0_REG_15692.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551904249865 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1551904249865 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1551904249865 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MIPS:CPU\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MIPS:CPU\|Div1\"" {  } { { "../src/MIPS.vhd" "Div1" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 128 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551904249881 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MIPS:CPU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MIPS:CPU\|Div0\"" {  } { { "../src/MIPS.vhd" "Div0" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 125 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551904249881 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MIPS:CPU\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MIPS:CPU\|Mod1\"" {  } { { "../src/MIPS.vhd" "Mod1" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 127 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551904249881 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MIPS:CPU\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MIPS:CPU\|Mod0\"" {  } { { "../src/MIPS.vhd" "Mod0" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 124 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551904249881 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1551904249881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:MEM\|altsyncram:RAM1_rtl_0 " "Elaborated megafunction instantiation \"Memory:MEM\|altsyncram:RAM1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551904251277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:MEM\|altsyncram:RAM1_rtl_0 " "Instantiated megafunction \"Memory:MEM\|altsyncram:RAM1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904251278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904251278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904251278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904251278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904251278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904251278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904251278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904251278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904251278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904251278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904251278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904251278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904251278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904251278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Complete_MIPS.ram0_Memory_a0c6519c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Complete_MIPS.ram0_Memory_a0c6519c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904251278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904251278 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551904251278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5hs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5hs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5hs1 " "Found entity 1: altsyncram_5hs1" {  } { { "db/altsyncram_5hs1.tdf" "" { Text "c:/My_Designs/espinoza_lab3/part2/synthesis/db/altsyncram_5hs1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551904251697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904251697 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS:CPU\|REG:A1\|altsyncram:Regs_rtl_0 " "Elaborated megafunction instantiation \"MIPS:CPU\|REG:A1\|altsyncram:Regs_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551904252283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS:CPU\|REG:A1\|altsyncram:Regs_rtl_0 " "Instantiated megafunction \"MIPS:CPU\|REG:A1\|altsyncram:Regs_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904252295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904252295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904252295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904252295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904252295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904252295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904252295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904252295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904252295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904252295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904252295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904252295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904252295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904252295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Complete_MIPS.ram0_REG_15692.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Complete_MIPS.ram0_REG_15692.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904252295 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551904252295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ojo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ojo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ojo1 " "Found entity 1: altsyncram_ojo1" {  } { { "db/altsyncram_ojo1.tdf" "" { Text "c:/My_Designs/espinoza_lab3/part2/synthesis/db/altsyncram_ojo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551904252514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904252514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS:CPU\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"MIPS:CPU\|lpm_divide:Div1\"" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551904252746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS:CPU\|lpm_divide:Div1 " "Instantiated megafunction \"MIPS:CPU\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904252746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904252746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904252746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904252746 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551904252746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "c:/My_Designs/espinoza_lab3/part2/synthesis/db/lpm_divide_3dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551904253013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904253013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "c:/My_Designs/espinoza_lab3/part2/synthesis/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551904253079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904253079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "c:/My_Designs/espinoza_lab3/part2/synthesis/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551904253281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904253281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS:CPU\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"MIPS:CPU\|lpm_divide:Div0\"" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 125 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551904253585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS:CPU\|lpm_divide:Div0 " "Instantiated megafunction \"MIPS:CPU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904253586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904253586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904253586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904253586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904253586 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 125 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551904253586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rqo " "Found entity 1: lpm_divide_rqo" {  } { { "db/lpm_divide_rqo.tdf" "" { Text "c:/My_Designs/espinoza_lab3/part2/synthesis/db/lpm_divide_rqo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551904253763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904253763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "c:/My_Designs/espinoza_lab3/part2/synthesis/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551904253820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904253820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "c:/My_Designs/espinoza_lab3/part2/synthesis/db/lpm_abs_4p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551904253936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904253936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS:CPU\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"MIPS:CPU\|lpm_divide:Mod1\"" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 127 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551904253979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS:CPU\|lpm_divide:Mod1 " "Instantiated megafunction \"MIPS:CPU\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904253980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904253980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904253980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904253980 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 127 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551904253980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "c:/My_Designs/espinoza_lab3/part2/synthesis/db/lpm_divide_65m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551904254081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904254081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS:CPU\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"MIPS:CPU\|lpm_divide:Mod0\"" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 124 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551904254153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS:CPU\|lpm_divide:Mod0 " "Instantiated megafunction \"MIPS:CPU\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904254153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904254153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904254153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904254153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551904254153 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 124 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551904254153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uio " "Found entity 1: lpm_divide_uio" {  } { { "db/lpm_divide_uio.tdf" "" { Text "c:/My_Designs/espinoza_lab3/part2/synthesis/db/lpm_divide_uio.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551904254334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904254334 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1551904256172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[0\] " "Latch MIPS:CPU\|Regs_64\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256531 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[32\] " "Latch MIPS:CPU\|Regs_64\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256531 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[1\] " "Latch MIPS:CPU\|Regs_64\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256531 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[33\] " "Latch MIPS:CPU\|Regs_64\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256542 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[2\] " "Latch MIPS:CPU\|Regs_64\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256542 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[34\] " "Latch MIPS:CPU\|Regs_64\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256542 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[3\] " "Latch MIPS:CPU\|Regs_64\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256543 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[35\] " "Latch MIPS:CPU\|Regs_64\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256543 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[16\] " "Latch MIPS:CPU\|Regs_64\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256544 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[48\] " "Latch MIPS:CPU\|Regs_64\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256545 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[17\] " "Latch MIPS:CPU\|Regs_64\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256545 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[49\] " "Latch MIPS:CPU\|Regs_64\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256546 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[18\] " "Latch MIPS:CPU\|Regs_64\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256546 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[50\] " "Latch MIPS:CPU\|Regs_64\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256546 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[19\] " "Latch MIPS:CPU\|Regs_64\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256547 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[51\] " "Latch MIPS:CPU\|Regs_64\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256547 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[4\] " "Latch MIPS:CPU\|Regs_64\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256547 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[36\] " "Latch MIPS:CPU\|Regs_64\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256548 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[5\] " "Latch MIPS:CPU\|Regs_64\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256549 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[37\] " "Latch MIPS:CPU\|Regs_64\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256549 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256549 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[6\] " "Latch MIPS:CPU\|Regs_64\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256550 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[38\] " "Latch MIPS:CPU\|Regs_64\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256550 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[7\] " "Latch MIPS:CPU\|Regs_64\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256550 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[39\] " "Latch MIPS:CPU\|Regs_64\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256550 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[20\] " "Latch MIPS:CPU\|Regs_64\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256551 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[52\] " "Latch MIPS:CPU\|Regs_64\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256551 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[21\] " "Latch MIPS:CPU\|Regs_64\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256552 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[53\] " "Latch MIPS:CPU\|Regs_64\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256552 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[22\] " "Latch MIPS:CPU\|Regs_64\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256552 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[54\] " "Latch MIPS:CPU\|Regs_64\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256553 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[23\] " "Latch MIPS:CPU\|Regs_64\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256553 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[55\] " "Latch MIPS:CPU\|Regs_64\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256553 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[8\] " "Latch MIPS:CPU\|Regs_64\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256554 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[40\] " "Latch MIPS:CPU\|Regs_64\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256554 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[9\] " "Latch MIPS:CPU\|Regs_64\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256555 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[41\] " "Latch MIPS:CPU\|Regs_64\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256555 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[10\] " "Latch MIPS:CPU\|Regs_64\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256556 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[42\] " "Latch MIPS:CPU\|Regs_64\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256556 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[11\] " "Latch MIPS:CPU\|Regs_64\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256556 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[43\] " "Latch MIPS:CPU\|Regs_64\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256556 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[24\] " "Latch MIPS:CPU\|Regs_64\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256556 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[56\] " "Latch MIPS:CPU\|Regs_64\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256557 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[25\] " "Latch MIPS:CPU\|Regs_64\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256558 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[57\] " "Latch MIPS:CPU\|Regs_64\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256558 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[26\] " "Latch MIPS:CPU\|Regs_64\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256558 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[58\] " "Latch MIPS:CPU\|Regs_64\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256559 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[27\] " "Latch MIPS:CPU\|Regs_64\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256559 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[59\] " "Latch MIPS:CPU\|Regs_64\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256561 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[12\] " "Latch MIPS:CPU\|Regs_64\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256561 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[44\] " "Latch MIPS:CPU\|Regs_64\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256562 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[13\] " "Latch MIPS:CPU\|Regs_64\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256562 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[45\] " "Latch MIPS:CPU\|Regs_64\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256563 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[14\] " "Latch MIPS:CPU\|Regs_64\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256563 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[46\] " "Latch MIPS:CPU\|Regs_64\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256565 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[15\] " "Latch MIPS:CPU\|Regs_64\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256566 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[47\] " "Latch MIPS:CPU\|Regs_64\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256566 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[60\] " "Latch MIPS:CPU\|Regs_64\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256567 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[28\] " "Latch MIPS:CPU\|Regs_64\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256567 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[61\] " "Latch MIPS:CPU\|Regs_64\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256568 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[29\] " "Latch MIPS:CPU\|Regs_64\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256569 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[62\] " "Latch MIPS:CPU\|Regs_64\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256569 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[30\] " "Latch MIPS:CPU\|Regs_64\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256571 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[63\] " "Latch MIPS:CPU\|Regs_64\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.mult " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.mult" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256571 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Regs_64\[31\] " "Latch MIPS:CPU\|Regs_64\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.multu " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.multu" {  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551904256573 ""}  } { { "../src/MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/MIPS.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551904256573 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../src/Complete_MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551904262464 "|Complete_MIPS|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../src/Complete_MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551904262464 "|Complete_MIPS|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../src/Complete_MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551904262464 "|Complete_MIPS|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../src/Complete_MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551904262464 "|Complete_MIPS|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../src/Complete_MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551904262464 "|Complete_MIPS|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../src/Complete_MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551904262464 "|Complete_MIPS|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "../src/Complete_MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551904262464 "|Complete_MIPS|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "../src/Complete_MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551904262464 "|Complete_MIPS|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../src/Complete_MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551904262464 "|Complete_MIPS|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../src/Complete_MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551904262464 "|Complete_MIPS|HEX1[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1551904262464 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1551904263178 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "RST " "Logic cell \"RST\"" {  } { { "../src/Complete_MIPS.vhd" "RST" { Text "c:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1551904272414 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1551904272414 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1551904274950 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551904274950 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll_0002:PLL1\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll_0002:PLL1\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1551904277285 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1551904277285 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../src/Complete_MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551904278813 "|Complete_MIPS|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../src/Complete_MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551904278813 "|Complete_MIPS|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../src/Complete_MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551904278813 "|Complete_MIPS|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../src/Complete_MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551904278813 "|Complete_MIPS|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../src/Complete_MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551904278813 "|Complete_MIPS|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../src/Complete_MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551904278813 "|Complete_MIPS|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../src/Complete_MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551904278813 "|Complete_MIPS|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../src/Complete_MIPS.vhd" "" { Text "c:/My_Designs/espinoza_lab3/part2/src/Complete_MIPS.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551904278813 "|Complete_MIPS|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1551904278813 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6356 " "Implemented 6356 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1551904278946 ""} { "Info" "ICUT_CUT_TM_OPINS" "116 " "Implemented 116 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1551904278946 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6122 " "Implemented 6122 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1551904278946 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1551904278946 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1551904278946 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1551904278946 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1551904278946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 183 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 183 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4970 " "Peak virtual memory: 4970 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551904279015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 15:31:19 2019 " "Processing ended: Wed Mar 06 15:31:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551904279015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551904279015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551904279015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551904279015 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1551904285788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551904285796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 15:31:23 2019 " "Processing started: Wed Mar 06 15:31:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551904285796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1551904285796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off part2 -c Complete_MIPS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off part2 -c Complete_MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1551904285796 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1551904286622 ""}
{ "Info" "0" "" "Project  = part2" {  } {  } 0 0 "Project  = part2" 0 0 "Fitter" 0 0 1551904286624 ""}
{ "Info" "0" "" "Revision = Complete_MIPS" {  } {  } 0 0 "Revision = Complete_MIPS" 0 0 "Fitter" 0 0 1551904286624 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1551904287298 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1551904287299 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Complete_MIPS 5CSXFC6D6F31C7 " "Selected device 5CSXFC6D6F31C7 for design \"Complete_MIPS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1551904287486 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1551904287609 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1551904287609 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll_0002:PLL1\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll_0002:PLL1\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1551904287866 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1551904287866 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll_0002:PLL1\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll_0002:PLL1\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1551904287987 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1551904289588 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1551904290105 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1551904292383 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1551904292846 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "131 131 " "No exact pin location assignment(s) for 131 pins of 131 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1551904293771 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1551904316915 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "pll_0002:PLL1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL pll_0002:PLL1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1551904319146 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1551904319146 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK_1~CLKENA0 1 global CLKCTRL_G7 " "CLK_1~CLKENA0 with 1 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1551904319412 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1551904319412 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551904319412 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "TimeQuest Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1551904337168 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Complete_MIPS.sdc " "Synopsys Design Constraints File file not found: 'Complete_MIPS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1551904337204 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1551904337229 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1551904337285 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551904337347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551904337347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551904337347 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1551904337347 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1551904337395 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1551904337397 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1551904337410 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1551904338230 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1551904338241 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1551904338258 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1551904338278 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1551904338289 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1551904338291 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1551904338364 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1551904338364 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1551904338364 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:48 " "Fitter preparation operations ending: elapsed time is 00:00:48" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551904339145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1551904353959 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1551904357397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:57 " "Fitter placement preparation operations ending: elapsed time is 00:00:57" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551904410980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1551904482541 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1551904518625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:36 " "Fitter placement operations ending: elapsed time is 00:00:36" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551904518625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1551904524442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "43 X22_Y35 X32_Y45 " "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45" {  } { { "loc" "" { Generic "c:/My_Designs/espinoza_lab3/part2/synthesis/" { { 1 { 0 "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} { { 12 { 0 ""} 22 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1551904555108 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1551904555108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1551904604490 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1551904604490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:10 " "Fitter routing operations ending: elapsed time is 00:01:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551904604501 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 28.46 " "Total time spent on timing analysis during the Fitter is 28.46 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1551904629642 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1551904629925 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1551904640906 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1551904640923 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1551904654640 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:48 " "Fitter post-fit operations ending: elapsed time is 00:00:48" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551904677428 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "c:/My_Designs/espinoza_lab3/part2/synthesis/Complete_MIPS.fit.smsg " "Generated suppressed messages file c:/My_Designs/espinoza_lab3/part2/synthesis/Complete_MIPS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1551904680756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6432 " "Peak virtual memory: 6432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551904687124 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 15:38:07 2019 " "Processing ended: Wed Mar 06 15:38:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551904687124 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:44 " "Elapsed time: 00:06:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551904687124 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:59 " "Total CPU time (on all processors): 00:09:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551904687124 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1551904687124 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1551904707133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551904707142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 15:38:26 2019 " "Processing started: Wed Mar 06 15:38:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551904707142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1551904707142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off part2 -c Complete_MIPS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off part2 -c Complete_MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1551904707142 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1551904711398 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1551904728523 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4907 " "Peak virtual memory: 4907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551904735992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 15:38:55 2019 " "Processing ended: Wed Mar 06 15:38:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551904735992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551904735992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551904735992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1551904735992 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1551904737606 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1551904740386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551904740392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 15:38:59 2019 " "Processing started: Wed Mar 06 15:38:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551904740392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904740392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta part2 -c Complete_MIPS " "Command: quartus_sta part2 -c Complete_MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904740392 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1551904741276 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904745753 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904745753 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904745838 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904745838 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "TimeQuest Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904747222 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Complete_MIPS.sdc " "Synopsys Design Constraints File file not found: 'Complete_MIPS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904747620 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904747637 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1551904747673 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{PLL1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{PLL1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{PLL1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{PLL1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{PLL1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1551904747673 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 256 -duty_cycle 50.00 -name \{PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 256 -duty_cycle 50.00 -name \{PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1551904747673 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904747673 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904747674 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MIPS:CPU\|OpSave.add MIPS:CPU\|OpSave.add " "create_clock -period 1.000 -name MIPS:CPU\|OpSave.add MIPS:CPU\|OpSave.add" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1551904747675 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904747675 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551904747711 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551904747711 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551904747711 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904747711 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904747738 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904748638 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1551904748688 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1551904748755 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1551904750441 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904750441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -99.200 " "Worst-case setup slack is -99.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904750445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904750445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -99.200           -6178.440 MIPS:CPU\|OpSave.add  " "  -99.200           -6178.440 MIPS:CPU\|OpSave.add " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904750445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.070            -107.257 PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.070            -107.257 PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904750445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904750445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.054 " "Worst-case hold slack is -5.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904750605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904750605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.054            -132.903 PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.054            -132.903 PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904750605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.817              -6.911 MIPS:CPU\|OpSave.add  " "   -0.817              -6.911 MIPS:CPU\|OpSave.add " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904750605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904750605 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904750610 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904750615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.420 " "Worst-case minimum pulse width slack is -0.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904750619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904750619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.420             -22.266 MIPS:CPU\|OpSave.add  " "   -0.420             -22.266 MIPS:CPU\|OpSave.add " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904750619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 PLL1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 PLL1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904750619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.817               0.000 CLOCK_50  " "    9.817               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904750619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  425.338               0.000 PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  425.338               0.000 PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904750619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904750619 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1551904750759 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904750973 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904766522 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551904767408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551904767408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551904767408 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904767408 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904768286 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1551904768671 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904768671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -103.003 " "Worst-case setup slack is -103.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904768678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904768678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -103.003           -6413.230 MIPS:CPU\|OpSave.add  " " -103.003           -6413.230 MIPS:CPU\|OpSave.add " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904768678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.886            -103.050 PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.886            -103.050 PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904768678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904768678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.952 " "Worst-case hold slack is -4.952" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904768852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904768852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.952            -130.439 PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.952            -130.439 PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904768852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.791              -6.122 MIPS:CPU\|OpSave.add  " "   -0.791              -6.122 MIPS:CPU\|OpSave.add " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904768852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904768852 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904768856 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904768860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.468 " "Worst-case minimum pulse width slack is -0.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904768863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904768863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.468             -25.908 MIPS:CPU\|OpSave.add  " "   -0.468             -25.908 MIPS:CPU\|OpSave.add " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904768863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 PLL1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 PLL1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904768863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.835               0.000 CLOCK_50  " "    9.835               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904768863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  425.313               0.000 PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  425.313               0.000 PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904768863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904768863 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1551904768892 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904769390 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904781936 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551904782620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551904782620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551904782620 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904782620 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904783504 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1551904783683 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904783683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -47.568 " "Worst-case setup slack is -47.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904783690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904783690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -47.568           -2957.046 MIPS:CPU\|OpSave.add  " "  -47.568           -2957.046 MIPS:CPU\|OpSave.add " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904783690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.331             -60.707 PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.331             -60.707 PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904783690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904783690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.488 " "Worst-case hold slack is -2.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904783840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904783840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.488             -65.021 PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.488             -65.021 PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904783840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.928             -18.627 MIPS:CPU\|OpSave.add  " "   -0.928             -18.627 MIPS:CPU\|OpSave.add " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904783840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904783840 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904783845 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904783849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.166 " "Worst-case minimum pulse width slack is -0.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904783852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904783852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.166              -4.739 MIPS:CPU\|OpSave.add  " "   -0.166              -4.739 MIPS:CPU\|OpSave.add " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904783852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 PLL1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 PLL1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904783852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.451               0.000 CLOCK_50  " "    9.451               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904783852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  425.544               0.000 PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  425.544               0.000 PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904783852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904783852 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1551904783889 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551904784520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551904784520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551904784520 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904784520 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904785473 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1551904785628 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904785628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -44.999 " "Worst-case setup slack is -44.999" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904785632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904785632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -44.999           -2797.284 MIPS:CPU\|OpSave.add  " "  -44.999           -2797.284 MIPS:CPU\|OpSave.add " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904785632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.961             -50.124 PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.961             -50.124 PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904785632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904785632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.380 " "Worst-case hold slack is -2.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904785817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904785817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.380             -62.704 PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.380             -62.704 PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904785817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.775             -14.669 MIPS:CPU\|OpSave.add  " "   -0.775             -14.669 MIPS:CPU\|OpSave.add " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904785817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904785817 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904785822 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904785826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.065 " "Worst-case minimum pulse width slack is -0.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904785830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904785830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.065              -0.275 MIPS:CPU\|OpSave.add  " "   -0.065              -0.275 MIPS:CPU\|OpSave.add " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904785830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 PLL1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 PLL1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904785830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.417               0.000 CLOCK_50  " "    9.417               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904785830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  425.604               0.000 PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  425.604               0.000 PLL1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551904785830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904785830 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904790754 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904790754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5365 " "Peak virtual memory: 5365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551904790974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 15:39:50 2019 " "Processing ended: Wed Mar 06 15:39:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551904790974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551904790974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551904790974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904790974 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 200 s " "Quartus Prime Full Compilation was successful. 0 errors, 200 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551904792099 ""}
