Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Sep 14 16:37:14 2021
| Host         : TOMASMARTIN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Control_timing_summary_routed.rpt -pb Control_timing_summary_routed.pb -rpx Control_timing_summary_routed.rpx -warn_on_violation
| Design       : Control
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.860        0.000                      0                    8        0.248        0.000                      0                    8        4.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.860        0.000                      0                    8        0.248        0.000                      0                    8        4.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.860ns  (required time - arrival time)
  Source:                 rop_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.437ns (34.548%)  route 2.722ns (65.452%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    clock_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  rop_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rop_reg[1]/Q
                         net (fo=12, routed)          1.412     7.023    my_alu/_carry__0_0[0]
    SLICE_X2Y17          LUT3 (Prop_lut3_I1_O)        0.124     7.147 r  my_alu/_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.147    my_alu/_carry__0_i_4_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.574 r  my_alu/_carry__0/O[1]
                         net (fo=1, routed)           0.499     8.072    my_alu/data0[5]
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.306     8.378 r  my_alu/leds[5]_i_2/O
                         net (fo=1, routed)           0.811     9.190    my_alu/leds[5]_i_2_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     9.314 r  my_alu/leds[5]_i_1/O
                         net (fo=1, routed)           0.000     9.314    OUT[5]
    SLICE_X2Y15          FDRE                                         r  leds_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.513    14.854    clock_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  leds_reg[5]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y15          FDRE (Setup_fdre_C_D)        0.081    15.174    leds_reg[5]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  5.860    

Slack (MET) :             5.860ns  (required time - arrival time)
  Source:                 rb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 1.196ns (29.239%)  route 2.894ns (70.761%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    clock_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  rb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.419     5.573 f  rb_reg[6]/Q
                         net (fo=6, routed)           1.001     6.574    rb[6]
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.299     6.873 f  leds[7]_i_6/O
                         net (fo=4, routed)           0.836     7.709    leds[7]_i_6_n_0
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.152     7.861 r  leds[3]_i_4/O
                         net (fo=3, routed)           1.057     8.919    my_alu/leds_reg[2]_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I2_O)        0.326     9.245 r  my_alu/leds[2]_i_1/O
                         net (fo=1, routed)           0.000     9.245    OUT[2]
    SLICE_X4Y16          FDRE                                         r  leds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.510    14.851    clock_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  leds_reg[2]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X4Y16          FDRE (Setup_fdre_C_D)        0.029    15.105    leds_reg[2]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  5.860    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 rop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 1.120ns (27.489%)  route 2.954ns (72.511%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    clock_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  rop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  rop_reg[5]/Q
                         net (fo=4, routed)           1.126     6.799    rop_reg_n_0_[5]
    SLICE_X2Y14          LUT5 (Prop_lut5_I2_O)        0.150     6.949 r  leds[7]_i_5/O
                         net (fo=10, routed)          1.163     8.112    my_alu/leds_reg[1]_4
    SLICE_X3Y16          LUT6 (Prop_lut6_I4_O)        0.328     8.440 r  my_alu/leds[4]_i_2/O
                         net (fo=1, routed)           0.665     9.105    my_alu/leds[4]_i_2_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     9.229 r  my_alu/leds[4]_i_1/O
                         net (fo=1, routed)           0.000     9.229    OUT[4]
    SLICE_X3Y16          FDRE                                         r  leds_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.512    14.853    clock_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  leds_reg[4]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y16          FDRE (Setup_fdre_C_D)        0.029    15.121    leds_reg[4]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 rop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 1.120ns (28.931%)  route 2.751ns (71.069%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    clock_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  rop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  rop_reg[5]/Q
                         net (fo=4, routed)           1.126     6.799    rop_reg_n_0_[5]
    SLICE_X2Y14          LUT5 (Prop_lut5_I2_O)        0.150     6.949 r  leds[7]_i_5/O
                         net (fo=10, routed)          1.161     8.110    my_alu/leds_reg[1]_4
    SLICE_X3Y16          LUT6 (Prop_lut6_I4_O)        0.328     8.438 r  my_alu/leds[3]_i_2/O
                         net (fo=1, routed)           0.464     8.902    my_alu/leds[3]_i_2_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124     9.026 r  my_alu/leds[3]_i_1/O
                         net (fo=1, routed)           0.000     9.026    OUT[3]
    SLICE_X4Y16          FDRE                                         r  leds_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.510    14.851    clock_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  leds_reg[3]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X4Y16          FDRE (Setup_fdre_C_D)        0.031    15.107    leds_reg[3]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.138ns  (required time - arrival time)
  Source:                 rop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 1.120ns (29.255%)  route 2.708ns (70.745%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    clock_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  rop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  rop_reg[5]/Q
                         net (fo=4, routed)           1.126     6.799    rop_reg_n_0_[5]
    SLICE_X2Y14          LUT5 (Prop_lut5_I2_O)        0.150     6.949 r  leds[7]_i_5/O
                         net (fo=10, routed)          0.917     7.866    my_alu/leds_reg[1]_4
    SLICE_X1Y16          LUT6 (Prop_lut6_I4_O)        0.328     8.194 r  my_alu/leds[1]_i_2/O
                         net (fo=1, routed)           0.665     8.859    my_alu/leds[1]_i_2_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I0_O)        0.124     8.983 r  my_alu/leds[1]_i_1/O
                         net (fo=1, routed)           0.000     8.983    OUT[1]
    SLICE_X1Y16          FDRE                                         r  leds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.512    14.853    clock_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  leds_reg[1]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)        0.029    15.121    leds_reg[1]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  6.138    

Slack (MET) :             6.173ns  (required time - arrival time)
  Source:                 rop_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 1.549ns (40.291%)  route 2.295ns (59.709%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    clock_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  rop_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rop_reg[1]/Q
                         net (fo=12, routed)          1.412     7.023    my_alu/_carry__0_0[0]
    SLICE_X2Y17          LUT3 (Prop_lut3_I1_O)        0.124     7.147 r  my_alu/_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.147    my_alu/_carry__0_i_4_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     7.691 r  my_alu/_carry__0/O[2]
                         net (fo=1, routed)           0.601     8.292    my_alu/data0[6]
    SLICE_X2Y15          LUT6 (Prop_lut6_I1_O)        0.301     8.593 r  my_alu/leds[6]_i_2/O
                         net (fo=1, routed)           0.282     8.875    my_alu/leds[6]_i_2_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.999 r  my_alu/leds[6]_i_1/O
                         net (fo=1, routed)           0.000     8.999    OUT[6]
    SLICE_X2Y15          FDRE                                         r  leds_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.513    14.854    clock_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  leds_reg[6]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y15          FDRE (Setup_fdre_C_D)        0.079    15.172    leds_reg[6]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  6.173    

Slack (MET) :             6.223ns  (required time - arrival time)
  Source:                 rop_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 1.707ns (45.184%)  route 2.071ns (54.816%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    clock_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  rop_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rop_reg[1]/Q
                         net (fo=12, routed)          1.412     7.023    my_alu/_carry__0_0[0]
    SLICE_X2Y17          LUT3 (Prop_lut3_I1_O)        0.124     7.147 r  my_alu/_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.147    my_alu/_carry__0_i_4_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.755 r  my_alu/_carry__0/O[3]
                         net (fo=1, routed)           0.658     8.413    my_alu/data0[7]
    SLICE_X3Y17          LUT5 (Prop_lut5_I0_O)        0.307     8.720 r  my_alu/leds[7]_i_3/O
                         net (fo=1, routed)           0.000     8.720    my_alu/leds[7]_i_3_n_0
    SLICE_X3Y17          MUXF7 (Prop_muxf7_I0_O)      0.212     8.932 r  my_alu/leds_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     8.932    OUT[7]
    SLICE_X3Y17          FDRE                                         r  leds_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.511    14.852    clock_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  leds_reg[7]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y17          FDRE (Setup_fdre_C_D)        0.064    15.155    leds_reg[7]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                  6.223    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 rop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 1.213ns (33.063%)  route 2.456ns (66.937%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    clock_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  rop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  rop_reg[5]/Q
                         net (fo=4, routed)           1.126     6.799    rop_reg_n_0_[5]
    SLICE_X2Y14          LUT5 (Prop_lut5_I2_O)        0.150     6.949 r  leds[7]_i_5/O
                         net (fo=10, routed)          1.329     8.278    leds[7]_i_5_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I4_O)        0.328     8.606 r  leds[0]_i_3/O
                         net (fo=1, routed)           0.000     8.606    my_alu/leds_reg[0]_0
    SLICE_X0Y16          MUXF7 (Prop_muxf7_I1_O)      0.217     8.823 r  my_alu/leds_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.823    OUT[0]
    SLICE_X0Y16          FDRE                                         r  leds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.512    14.853    clock_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  leds_reg[0]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)        0.064    15.156    leds_reg[0]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                  6.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 rb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.271ns (73.961%)  route 0.095ns (26.039%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.589     1.472    clock_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  rb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  rb_reg[7]/Q
                         net (fo=7, routed)           0.095     1.732    my_alu/leds_reg[7][7]
    SLICE_X3Y17          LUT5 (Prop_lut5_I2_O)        0.045     1.777 r  my_alu/leds[7]_i_3/O
                         net (fo=1, routed)           0.000     1.777    my_alu/leds[7]_i_3_n_0
    SLICE_X3Y17          MUXF7 (Prop_muxf7_I0_O)      0.062     1.839 r  my_alu/leds_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.839    OUT[7]
    SLICE_X3Y17          FDRE                                         r  leds_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.858     1.985    clock_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  leds_reg[7]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.105     1.590    leds_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 ra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.209ns (45.946%)  route 0.246ns (54.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.590     1.473    clock_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  ra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  ra_reg[7]/Q
                         net (fo=21, routed)          0.246     1.883    my_alu/Q[7]
    SLICE_X2Y15          LUT6 (Prop_lut6_I3_O)        0.045     1.928 r  my_alu/leds[6]_i_1/O
                         net (fo=1, routed)           0.000     1.928    OUT[6]
    SLICE_X2Y15          FDRE                                         r  leds_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.860     1.987    clock_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  leds_reg[6]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.121     1.609    leds_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 rb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.231ns (45.463%)  route 0.277ns (54.537%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    clock_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  rb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  rb_reg[1]/Q
                         net (fo=18, routed)          0.162     1.777    rb[1]
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.045     1.822 r  leds[6]_i_4/O
                         net (fo=3, routed)           0.115     1.937    my_alu/leds_reg[5]_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I2_O)        0.045     1.982 r  my_alu/leds[5]_i_1/O
                         net (fo=1, routed)           0.000     1.982    OUT[5]
    SLICE_X2Y15          FDRE                                         r  leds_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.860     1.987    clock_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  leds_reg[5]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.121     1.609    leds_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 ra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.274ns (53.108%)  route 0.242ns (46.892%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.590     1.473    clock_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  ra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  ra_reg[0]/Q
                         net (fo=4, routed)           0.242     1.879    ra[0]
    SLICE_X0Y16          LUT6 (Prop_lut6_I2_O)        0.045     1.924 r  leds[0]_i_3/O
                         net (fo=1, routed)           0.000     1.924    my_alu/leds_reg[0]_0
    SLICE_X0Y16          MUXF7 (Prop_muxf7_I1_O)      0.065     1.989 r  my_alu/leds_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.989    OUT[0]
    SLICE_X0Y16          FDRE                                         r  leds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.859     1.986    clock_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  leds_reg[0]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.105     1.592    leds_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 ra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.254ns (43.307%)  route 0.333ns (56.693%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.590     1.473    clock_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  ra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  ra_reg[3]/Q
                         net (fo=7, routed)           0.178     1.815    ra[3]
    SLICE_X5Y16          LUT6 (Prop_lut6_I3_O)        0.045     1.860 r  leds[2]_i_5/O
                         net (fo=1, routed)           0.154     2.015    my_alu/leds_reg[2]_1
    SLICE_X4Y16          LUT6 (Prop_lut6_I4_O)        0.045     2.060 r  my_alu/leds[2]_i_1/O
                         net (fo=1, routed)           0.000     2.060    OUT[2]
    SLICE_X4Y16          FDRE                                         r  leds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.857     1.984    clock_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  leds_reg[2]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.091     1.597    leds_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 rb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.272ns (43.533%)  route 0.353ns (56.467%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    clock_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  rb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.128     1.602 f  rb_reg[6]/Q
                         net (fo=6, routed)           0.150     1.752    rb[6]
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.099     1.851 r  leds[1]_i_4/O
                         net (fo=3, routed)           0.203     2.054    my_alu/leds_reg[1]_1
    SLICE_X1Y16          LUT6 (Prop_lut6_I3_O)        0.045     2.099 r  my_alu/leds[1]_i_1/O
                         net (fo=1, routed)           0.000     2.099    OUT[1]
    SLICE_X1Y16          FDRE                                         r  leds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.859     1.986    clock_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  leds_reg[1]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.091     1.578    leds_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 rb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.231ns (35.045%)  route 0.428ns (64.955%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    clock_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  rb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  rb_reg[1]/Q
                         net (fo=18, routed)          0.239     1.854    rb[1]
    SLICE_X3Y15          LUT6 (Prop_lut6_I3_O)        0.045     1.899 r  leds[4]_i_4/O
                         net (fo=1, routed)           0.189     2.088    my_alu/leds_reg[4]_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I2_O)        0.045     2.133 r  my_alu/leds[4]_i_1/O
                         net (fo=1, routed)           0.000     2.133    OUT[4]
    SLICE_X3Y16          FDRE                                         r  leds_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.859     1.986    clock_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  leds_reg[4]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.091     1.578    leds_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 rb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.231ns (33.940%)  route 0.450ns (66.060%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    clock_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  rb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  rb_reg[2]/Q
                         net (fo=18, routed)          0.169     1.784    rb[2]
    SLICE_X3Y15          LUT6 (Prop_lut6_I2_O)        0.045     1.829 r  leds[3]_i_6/O
                         net (fo=1, routed)           0.281     2.110    my_alu/leds_reg[3]_1
    SLICE_X4Y16          LUT6 (Prop_lut6_I4_O)        0.045     2.155 r  my_alu/leds[3]_i_1/O
                         net (fo=1, routed)           0.000     2.155    OUT[3]
    SLICE_X4Y16          FDRE                                         r  leds_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.857     1.984    clock_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  leds_reg[3]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.092     1.598    leds_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.557    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    leds_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    leds_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y16    leds_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y16    leds_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y16    leds_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    leds_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    leds_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    leds_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y16    ra_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    leds_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    leds_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y16    leds_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y16    leds_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    leds_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    leds_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    leds_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    ra_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    ra_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    ra_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    leds_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    leds_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    leds_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    leds_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    leds_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    leds_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    leds_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    leds_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    leds_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    ra_reg[0]/C



