// Seed: 2725423975
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout uwire id_2;
  inout wire id_1;
  assign id_2 = -1;
  wire id_5;
  id_6(
      id_3, id_6
  );
  wire id_7;
endmodule
module module_1 #(
    parameter id_5 = 32'd32
) (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  logic [-1 'd0 : -1] id_4;
  ;
  assign id_4 = id_4;
  wire  _id_5;
  wire  id_6;
  uwire id_7  [1 : id_5];
  logic id_8;
  ;
  always begin : LABEL_0
    $signed(5);
    ;
  end
  module_0 modCall_1 (
      id_6,
      id_7,
      id_8,
      id_3
  );
  assign id_7 = 1'b0;
  wire id_9;
  always id_4 <= id_4;
  logic id_10;
  wire  id_11;
  ;
  always id_4 = id_6;
endmodule
