Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jun 14 10:29:38 2023
| Host         : LAPTOP-09BHUTJE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.733ns  (logic 5.238ns (44.639%)  route 6.496ns (55.361%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  B_IBUF[3]_inst/O
                         net (fo=1, routed)           2.576     4.030    B_IBUF[3]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.124     4.154 r  S_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           2.037     6.192    temp[3]
    SLICE_X64Y15         LUT6 (Prop_lut6_I1_O)        0.124     6.316 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.883     8.198    S_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.733 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.733    S[2]
    U8                                                                r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.719ns  (logic 5.472ns (46.695%)  route 6.247ns (53.305%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  A_IBUF[0]_inst/O
                         net (fo=1, routed)           2.553     4.015    A_IBUF[0]
    SLICE_X42Y13         LUT3 (Prop_lut3_I2_O)        0.152     4.167 r  S_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.725     5.891    temp[0]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.348     6.239 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.969     8.208    S_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.719 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.719    S[0]
    W7                                                                r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            S[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.648ns  (logic 5.207ns (44.702%)  route 6.441ns (55.298%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  B_IBUF[3]_inst/O
                         net (fo=1, routed)           2.576     4.030    B_IBUF[3]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.124     4.154 r  S_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           2.061     6.215    temp[3]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.339 r  S_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.804     8.144    S_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.648 r  S_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.648    S[5]
    V5                                                                r  S[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            S[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.635ns  (logic 5.222ns (44.887%)  route 6.412ns (55.113%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  B_IBUF[3]_inst/O
                         net (fo=1, routed)           2.576     4.030    B_IBUF[3]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.124     4.154 r  S_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           2.032     6.187    temp[3]
    SLICE_X65Y15         LUT6 (Prop_lut6_I4_O)        0.124     6.311 r  S_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.804     8.115    S_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.635 r  S_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.635    S[4]
    U5                                                                r  S[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.634ns  (logic 5.490ns (47.192%)  route 6.144ns (52.808%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  A_IBUF[0]_inst/O
                         net (fo=1, routed)           2.553     4.015    A_IBUF[0]
    SLICE_X42Y13         LUT3 (Prop_lut3_I2_O)        0.152     4.167 r  S_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.727     5.893    temp[0]
    SLICE_X65Y15         LUT6 (Prop_lut6_I4_O)        0.348     6.241 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.864     8.105    S_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.634 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.634    S[1]
    W6                                                                r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.501ns  (logic 5.497ns (47.795%)  route 6.004ns (52.205%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  A_IBUF[0]_inst/O
                         net (fo=1, routed)           2.553     4.015    A_IBUF[0]
    SLICE_X42Y13         LUT3 (Prop_lut3_I2_O)        0.152     4.167 r  S_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.730     5.896    temp[0]
    SLICE_X64Y15         LUT6 (Prop_lut6_I5_O)        0.348     6.244 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.721     7.965    S_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.501 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.501    S[3]
    V8                                                                r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            S[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.259ns  (logic 5.493ns (48.787%)  route 5.766ns (51.213%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  A_IBUF[0]_inst/O
                         net (fo=1, routed)           2.553     4.015    A_IBUF[0]
    SLICE_X42Y13         LUT3 (Prop_lut3_I2_O)        0.152     4.167 r  S_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.536     5.703    temp[0]
    SLICE_X65Y13         LUT6 (Prop_lut6_I5_O)        0.348     6.051 r  S_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.676     7.727    S_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.259 r  S_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.259    S[6]
    U7                                                                r  S[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.339ns  (logic 4.956ns (47.934%)  route 5.383ns (52.066%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SEL_IBUF_inst/O
                         net (fo=12, routed)          5.383     6.836    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    10.339 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.339    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.255ns  (logic 5.076ns (49.499%)  route 5.179ns (50.501%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SEL_IBUF_inst/O
                         net (fo=12, routed)          2.336     3.789    an_OBUF[0]
    SLICE_X42Y13         LUT1 (Prop_lut1_I0_O)        0.124     3.913 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.843     6.756    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    10.255 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.255    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            S[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.276ns  (logic 1.509ns (46.068%)  route 1.767ns (53.932%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  A_IBUF[1]_inst/O
                         net (fo=7, routed)           1.440     1.671    A_IBUF[1]
    SLICE_X65Y13         LUT6 (Prop_lut6_I3_O)        0.045     1.716 r  S_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.044    S_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.276 r  S_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.276    S[6]
    U7                                                                r  S[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.344ns  (logic 1.513ns (45.243%)  route 1.831ns (54.757%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  A_IBUF[1]_inst/O
                         net (fo=7, routed)           1.407     1.639    A_IBUF[1]
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.684 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.424     2.108    S_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.344 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.344    S[2]
    U8                                                                r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.360ns  (logic 1.513ns (45.042%)  route 1.846ns (54.958%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  A_IBUF[1]_inst/O
                         net (fo=7, routed)           1.483     1.715    A_IBUF[1]
    SLICE_X64Y15         LUT6 (Prop_lut6_I3_O)        0.045     1.760 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.363     2.123    S_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.360 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.360    S[3]
    V8                                                                r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.409ns  (logic 1.507ns (44.203%)  route 1.902ns (55.797%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  A_IBUF[1]_inst/O
                         net (fo=7, routed)           1.478     1.710    A_IBUF[1]
    SLICE_X65Y15         LUT6 (Prop_lut6_I1_O)        0.045     1.755 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.424     2.179    S_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.409 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.409    S[1]
    W6                                                                r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.433ns  (logic 1.466ns (42.711%)  route 1.967ns (57.289%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SEL_IBUF_inst/O
                         net (fo=12, routed)          1.031     1.252    an_OBUF[0]
    SLICE_X42Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.297 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.936     2.233    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.433 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.433    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            S[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.438ns  (logic 1.472ns (42.800%)  route 1.967ns (57.200%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SEL_IBUF_inst/O
                         net (fo=12, routed)          1.580     1.801    an_OBUF[0]
    SLICE_X65Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.846 r  S_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.386     2.233    S_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.438 r  S_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.438    S[5]
    V5                                                                r  S[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            S[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.459ns  (logic 1.487ns (42.984%)  route 1.972ns (57.016%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SEL_IBUF_inst/O
                         net (fo=12, routed)          1.577     1.798    an_OBUF[0]
    SLICE_X65Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.843 r  S_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.238    S_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.459 r  S_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.459    S[4]
    U5                                                                r  S[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.464ns  (logic 1.489ns (42.967%)  route 1.976ns (57.033%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  A_IBUF[1]_inst/O
                         net (fo=7, routed)           1.476     1.708    A_IBUF[1]
    SLICE_X65Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.753 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.500     2.253    S_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.464 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.464    S[0]
    W7                                                                r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.524ns  (logic 1.425ns (40.439%)  route 2.099ns (59.561%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SEL_IBUF_inst/O
                         net (fo=12, routed)          2.099     2.320    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.524 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.524    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





