{"Source Block": ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@307:317@HdlIdDef", "  wire    [287:0]                               tx_gt_data_mux_s;\n  wire    [ 35:0]                               tx_gt_charisk_mux_s;\n  wire                                          qpll_locked_0_s;\n  wire                                          qpll_locked_1_s;\n  wire    [  7:0]                               qpll_locked_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_rst_done_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_pll_locked_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_rst_done_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_pll_locked_s;\n  wire                                          up_lpm_dfe_n_s;\n  wire                                          up_cpll_pd_s;\n"], "Clone Blocks": [["hdl/library/axi_jesd_gt/axi_jesd_gt.v@306:316", "  wire    [ 35:0]                               tx_gt_charisk_extn_s;\n  wire    [287:0]                               tx_gt_data_mux_s;\n  wire    [ 35:0]                               tx_gt_charisk_mux_s;\n  wire                                          qpll_locked_0_s;\n  wire                                          qpll_locked_1_s;\n  wire    [  7:0]                               qpll_locked_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_rst_done_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_pll_locked_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_rst_done_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_pll_locked_s;\n  wire                                          up_lpm_dfe_n_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@305:315", "  wire    [287:0]                               tx_gt_data_extn_s;\n  wire    [ 35:0]                               tx_gt_charisk_extn_s;\n  wire    [287:0]                               tx_gt_data_mux_s;\n  wire    [ 35:0]                               tx_gt_charisk_mux_s;\n  wire                                          qpll_locked_0_s;\n  wire                                          qpll_locked_1_s;\n  wire    [  7:0]                               qpll_locked_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_rst_done_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_pll_locked_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_rst_done_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_pll_locked_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@308:318", "  wire    [ 35:0]                               tx_gt_charisk_mux_s;\n  wire                                          qpll_locked_0_s;\n  wire                                          qpll_locked_1_s;\n  wire    [  7:0]                               qpll_locked_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_rst_done_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_pll_locked_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_rst_done_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_pll_locked_s;\n  wire                                          up_lpm_dfe_n_s;\n  wire                                          up_cpll_pd_s;\n  wire    [  1:0]                               up_rx_sys_clk_sel_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@309:319", "  wire                                          qpll_locked_0_s;\n  wire                                          qpll_locked_1_s;\n  wire    [  7:0]                               qpll_locked_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_rst_done_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_pll_locked_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_rst_done_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_pll_locked_s;\n  wire                                          up_lpm_dfe_n_s;\n  wire                                          up_cpll_pd_s;\n  wire    [  1:0]                               up_rx_sys_clk_sel_s;\n  wire    [  2:0]                               up_rx_out_clk_sel_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@304:314", "  wire    [ 35:0]                               tx_gt_charisk_extn_zero_s;\n  wire    [287:0]                               tx_gt_data_extn_s;\n  wire    [ 35:0]                               tx_gt_charisk_extn_s;\n  wire    [287:0]                               tx_gt_data_mux_s;\n  wire    [ 35:0]                               tx_gt_charisk_mux_s;\n  wire                                          qpll_locked_0_s;\n  wire                                          qpll_locked_1_s;\n  wire    [  7:0]                               qpll_locked_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_rst_done_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_pll_locked_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_rst_done_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@310:320", "  wire                                          qpll_locked_1_s;\n  wire    [  7:0]                               qpll_locked_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_rst_done_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_pll_locked_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_rst_done_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_pll_locked_s;\n  wire                                          up_lpm_dfe_n_s;\n  wire                                          up_cpll_pd_s;\n  wire    [  1:0]                               up_rx_sys_clk_sel_s;\n  wire    [  2:0]                               up_rx_out_clk_sel_s;\n  wire    [  1:0]                               up_tx_sys_clk_sel_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@312:322", "  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_rst_done_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_pll_locked_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_rst_done_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_pll_locked_s;\n  wire                                          up_lpm_dfe_n_s;\n  wire                                          up_cpll_pd_s;\n  wire    [  1:0]                               up_rx_sys_clk_sel_s;\n  wire    [  2:0]                               up_rx_out_clk_sel_s;\n  wire    [  1:0]                               up_tx_sys_clk_sel_s;\n  wire    [  2:0]                               up_tx_out_clk_sel_s;\n  wire                                          up_drp_sel_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@311:321", "  wire    [  7:0]                               qpll_locked_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_rst_done_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_pll_locked_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_rst_done_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_pll_locked_s;\n  wire                                          up_lpm_dfe_n_s;\n  wire                                          up_cpll_pd_s;\n  wire    [  1:0]                               up_rx_sys_clk_sel_s;\n  wire    [  2:0]                               up_rx_out_clk_sel_s;\n  wire    [  1:0]                               up_tx_sys_clk_sel_s;\n  wire    [  2:0]                               up_tx_out_clk_sel_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@313:323", "  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_pll_locked_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_rst_done_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_pll_locked_s;\n  wire                                          up_lpm_dfe_n_s;\n  wire                                          up_cpll_pd_s;\n  wire    [  1:0]                               up_rx_sys_clk_sel_s;\n  wire    [  2:0]                               up_rx_out_clk_sel_s;\n  wire    [  1:0]                               up_tx_sys_clk_sel_s;\n  wire    [  2:0]                               up_tx_out_clk_sel_s;\n  wire                                          up_drp_sel_s;\n  wire                                          up_drp_wr_s;\n"]], "Diff Content": {"Delete": [[312, "  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_rst_done_s;\n"]], "Add": []}}