{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668326916081 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668326916089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 13 02:08:35 2022 " "Processing started: Sun Nov 13 02:08:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668326916089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668326916089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off corri -c corri " "Command: quartus_map --read_settings_files=on --write_settings_files=off corri -c corri" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668326916089 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668326916832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668326916832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corri.vhd 2 1 " "Found 2 design units, including 1 entities, in source file corri.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 corri-Behavioral " "Found design unit 1: corri-Behavioral" {  } { { "corri.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-2/codigo/original/corri.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668326927161 ""} { "Info" "ISGN_ENTITY_NAME" "1 corri " "Found entity 1: corri" {  } { { "corri.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-2/codigo/original/corri.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668326927161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668326927161 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "corri " "Elaborating entity \"corri\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668326927218 ""}
{ "Error" "EVRFX_VHDL_CHOICE_ALREADY_COVERED" "\"0000\" corri.vhd(39) " "VHDL error at corri.vhd(39): choice \"\"0000\"\" overlaps with a previous choice" {  } { { "corri.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-2/codigo/original/corri.vhd" 39 0 0 } }  } 0 10321 "VHDL error at %2!s!: choice \"%1!s!\" overlaps with a previous choice" 0 0 "Analysis & Synthesis" 0 -1 1668326927226 ""}
{ "Error" "EVRFX_VHDL_CHOICE_ALREADY_COVERED" "\"0000\" corri.vhd(40) " "VHDL error at corri.vhd(40): choice \"\"0000\"\" overlaps with a previous choice" {  } { { "corri.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-2/codigo/original/corri.vhd" 40 0 0 } }  } 0 10321 "VHDL error at %2!s!: choice \"%1!s!\" overlaps with a previous choice" 0 0 "Analysis & Synthesis" 0 -1 1668326927226 ""}
{ "Error" "EVRFX_VHDL_CHOICE_ALREADY_COVERED" "\"0000\" corri.vhd(41) " "VHDL error at corri.vhd(41): choice \"\"0000\"\" overlaps with a previous choice" {  } { { "corri.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-2/codigo/original/corri.vhd" 41 0 0 } }  } 0 10321 "VHDL error at %2!s!: choice \"%1!s!\" overlaps with a previous choice" 0 0 "Analysis & Synthesis" 0 -1 1668326927226 ""}
{ "Error" "EVRFX_VHDL_CHOICE_ALREADY_COVERED" "\"0000\" corri.vhd(42) " "VHDL error at corri.vhd(42): choice \"\"0000\"\" overlaps with a previous choice" {  } { { "corri.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-2/codigo/original/corri.vhd" 42 0 0 } }  } 0 10321 "VHDL error at %2!s!: choice \"%1!s!\" overlaps with a previous choice" 0 0 "Analysis & Synthesis" 0 -1 1668326927226 ""}
{ "Error" "EVRFX_VHDL_CHOICE_ALREADY_COVERED" "\"0000\" corri.vhd(43) " "VHDL error at corri.vhd(43): choice \"\"0000\"\" overlaps with a previous choice" {  } { { "corri.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-2/codigo/original/corri.vhd" 43 0 0 } }  } 0 10321 "VHDL error at %2!s!: choice \"%1!s!\" overlaps with a previous choice" 0 0 "Analysis & Synthesis" 0 -1 1668326927226 ""}
{ "Error" "EVRFX_VHDL_CHOICE_ALREADY_COVERED" "\"0000\" corri.vhd(44) " "VHDL error at corri.vhd(44): choice \"\"0000\"\" overlaps with a previous choice" {  } { { "corri.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-2/codigo/original/corri.vhd" 44 0 0 } }  } 0 10321 "VHDL error at %2!s!: choice \"%1!s!\" overlaps with a previous choice" 0 0 "Analysis & Synthesis" 0 -1 1668326927226 ""}
{ "Error" "EVRFX_VHDL_CHOICE_ALREADY_COVERED" "\"0000\" corri.vhd(45) " "VHDL error at corri.vhd(45): choice \"\"0000\"\" overlaps with a previous choice" {  } { { "corri.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-2/codigo/original/corri.vhd" 45 0 0 } }  } 0 10321 "VHDL error at %2!s!: choice \"%1!s!\" overlaps with a previous choice" 0 0 "Analysis & Synthesis" 0 -1 1668326927226 ""}
{ "Error" "EVRFX_VHDL_CHOICE_ALREADY_COVERED" "\"0000\" corri.vhd(46) " "VHDL error at corri.vhd(46): choice \"\"0000\"\" overlaps with a previous choice" {  } { { "corri.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-2/codigo/original/corri.vhd" 46 0 0 } }  } 0 10321 "VHDL error at %2!s!: choice \"%1!s!\" overlaps with a previous choice" 0 0 "Analysis & Synthesis" 0 -1 1668326927226 ""}
{ "Error" "EVRFX_VHDL_CHOICE_ALREADY_COVERED" "\"0000\" corri.vhd(47) " "VHDL error at corri.vhd(47): choice \"\"0000\"\" overlaps with a previous choice" {  } { { "corri.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-2/codigo/original/corri.vhd" 47 0 0 } }  } 0 10321 "VHDL error at %2!s!: choice \"%1!s!\" overlaps with a previous choice" 0 0 "Analysis & Synthesis" 0 -1 1668326927226 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668326927227 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668326927344 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 13 02:08:47 2022 " "Processing ended: Sun Nov 13 02:08:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668326927344 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668326927344 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668326927344 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668326927344 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 1  " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668326927938 ""}
