Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/dermeisterbun/Documents/FPGA/Verilog/processor/test_fulladder_8bit_isim_beh.exe -prj C:/Users/dermeisterbun/Documents/FPGA/Verilog/processor/test_fulladder_8bit_beh.prj work.test_fulladder_8bit work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/dermeisterbun/Documents/FPGA/Verilog/processor/halfAdder.v" into library work
Analyzing Verilog file "C:/Users/dermeisterbun/Documents/FPGA/Verilog/processor/fullAdder.v" into library work
Analyzing Verilog file "C:/Users/dermeisterbun/Documents/FPGA/Verilog/processor/fullAdder8bit.v" into library work
Analyzing Verilog file "C:/Users/dermeisterbun/Documents/FPGA/Verilog/processor/test_fulladder_8bit.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 162428 KB
Fuse CPU Usage: 671 ms
Compiling module halfAdder
Compiling module fullAdder
Compiling module fulladder_8bit
Compiling module test_fulladder_8bit
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable C:/Users/dermeisterbun/Documents/FPGA/Verilog/processor/test_fulladder_8bit_isim_beh.exe
Fuse Memory Usage: 166876 KB
Fuse CPU Usage: 781 ms
