{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27200@pesqueira.cin.ufpe.br " "Can't contact license server \"27200@pesqueira.cin.ufpe.br\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1742992589410 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742992589413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742992589414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 09:36:29 2025 " "Processing started: Wed Mar 26 09:36:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742992589414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992589414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pcihello -c pcihello " "Command: quartus_map --read_settings_files=on --write_settings_files=off pcihello -c pcihello" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992589414 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742992590321 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742992590321 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "pcihellocore.qsys " "Elaborating Platform Designer system entity \"pcihellocore.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742992597806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.26.09:36:41 Progress: Loading pcihello_restored/pcihellocore.qsys " "2025.03.26.09:36:41 Progress: Loading pcihello_restored/pcihellocore.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992601087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.26.09:36:41 Progress: Reading input file " "2025.03.26.09:36:41 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992601610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.26.09:36:41 Progress: Adding hexrport \[altera_avalon_pio 17.1\] " "2025.03.26.09:36:41 Progress: Adding hexrport \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992601680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.26.09:36:41 Progress: Parameterizing module hexrport " "2025.03.26.09:36:41 Progress: Parameterizing module hexrport" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992601785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.26.09:36:41 Progress: Adding pcie_hard_ip_0 \[altera_pcie_hard_ip 17.1\] " "2025.03.26.09:36:41 Progress: Adding pcie_hard_ip_0 \[altera_pcie_hard_ip 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992601787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.26.09:36:44 Progress: Parameterizing module pcie_hard_ip_0 " "2025.03.26.09:36:44 Progress: Parameterizing module pcie_hard_ip_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992604660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.26.09:36:44 Progress: Adding sw07port \[altera_avalon_pio 17.1\] " "2025.03.26.09:36:44 Progress: Adding sw07port \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992604663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.26.09:36:44 Progress: Parameterizing module sw07port " "2025.03.26.09:36:44 Progress: Parameterizing module sw07port" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992604663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.26.09:36:44 Progress: Adding sw15port \[altera_avalon_pio 17.1\] " "2025.03.26.09:36:44 Progress: Adding sw15port \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992604663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.26.09:36:44 Progress: Parameterizing module sw15port " "2025.03.26.09:36:44 Progress: Parameterizing module sw15port" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992604664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.26.09:36:44 Progress: Building connections " "2025.03.26.09:36:44 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992604665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.26.09:36:44 Progress: Parameterizing connections " "2025.03.26.09:36:44 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992604687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.26.09:36:44 Progress: Validating " "2025.03.26.09:36:44 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992604688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.26.09:36:45 Progress: Done reading input file " "2025.03.26.09:36:45 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992605651 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcihellocore: Module dependency loop involving: \"hexrport\" (altera_avalon_pio 17.1), \"pcie_hard_ip_0\" (altera_pcie_hard_ip 17.1) " "Pcihellocore.pcihellocore: Module dependency loop involving: \"hexrport\" (altera_avalon_pio 17.1), \"pcie_hard_ip_0\" (altera_pcie_hard_ip 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore.pcie_hard_ip_0:  Rx Master BAR 0 mapped to 16 -bit Avalon-MM address " "Pcihellocore.pcie_hard_ip_0:  Rx Master BAR 0 mapped to 16 -bit Avalon-MM address" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606469 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_hard_ip_0: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 17.1) " "Pcihellocore.pcie_hard_ip_0.pcie_hard_ip_0: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606469 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_hard_ip_0: Module dependency loop involving: \"avalon_clk\" (altera_clock_bridge 17.1), \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 17.1) " "Pcihellocore.pcie_hard_ip_0.pcie_hard_ip_0: Module dependency loop involving: \"avalon_clk\" (altera_clock_bridge 17.1), \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606470 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.: Can't contact license server \"27200@pesqueira.cin.ufpe.br\" -- this server will be ignored. " "Pcihellocore.pcie_hard_ip_0.: Can't contact license server \"27200@pesqueira.cin.ufpe.br\" -- this server will be ignored." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip:  Txs Address width is 15 " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip:  Txs Address width is 15" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: Application clock frequency is 62.5 Mhz  " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: Application clock frequency is 62.5 Mhz " {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606470 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip.app_msi_ack: Interface has no signals " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip.app_msi_ack: Interface has no signals" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606470 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip.app_msi_num: Interface has no signals " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip.app_msi_num: Interface has no signals" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606470 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip.app_msi_req: Interface has no signals " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip.app_msi_req: Interface has no signals" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606470 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip.test_out_export: Interface has no signals " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip.test_out_export: Interface has no signals" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore.pcie_hard_ip_0.altgx_internal: Family: Cyclone IV GX " "Pcihellocore.pcie_hard_ip_0.altgx_internal: Family: Cyclone IV GX" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore.pcie_hard_ip_0.altgx_internal: Lanes: 1 " "Pcihellocore.pcie_hard_ip_0.altgx_internal: Lanes: 1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606471 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606471 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606471 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606471 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606471 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606471 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606472 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606472 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606472 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606472 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606472 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606472 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606472 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606472 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606473 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606473 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606473 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606473 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606473 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606473 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606473 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606473 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported " "Pcihellocore.pcie_hard_ip_0.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore.sw07port: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Pcihellocore.sw07port: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore.sw15port: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Pcihellocore.sw15port: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606474 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.test_in must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.test_in must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606474 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.clocks_sim must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.clocks_sim must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606475 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.reconfig_busy must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.reconfig_busy must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606475 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.pipe_ext must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.pipe_ext must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606475 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.reconfig_togxb must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.reconfig_togxb must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606475 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.reconfig_fromgxb_0 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.reconfig_fromgxb_0 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606475 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0: Interrupt sender pcie_hard_ip_0.cra_irq is not connected to an interrupt receiver " "Pcihellocore.pcie_hard_ip_0: Interrupt sender pcie_hard_ip_0.cra_irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore: Generating pcihellocore \"pcihellocore\" for QUARTUS_SYNTH " "Pcihellocore: Generating pcihellocore \"pcihellocore\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992606938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hexrport: Starting RTL generation for module 'pcihellocore_hexrport' " "Hexrport: Starting RTL generation for module 'pcihellocore_hexrport'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992610774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hexrport:   Generation command is \[exec C:/altera/17.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/17.1/quartus/bin64/perl/lib -I C:/altera/17.1/quartus/sopc_builder/bin/europa -I C:/altera/17.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/17.1/quartus/sopc_builder/bin -I C:/altera/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pcihellocore_hexrport --dir=D:/Users/mfss2/AppData/Local/Temp/alt0173_55202299359261822.dir/0003_hexrport_gen/ --quartus_dir=C:/altera/17.1/quartus --verilog --config=D:/Users/mfss2/AppData/Local/Temp/alt0173_55202299359261822.dir/0003_hexrport_gen//pcihellocore_hexrport_component_configuration.pl  --do_build_sim=0  \] " "Hexrport:   Generation command is \[exec C:/altera/17.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/17.1/quartus/bin64/perl/lib -I C:/altera/17.1/quartus/sopc_builder/bin/europa -I C:/altera/17.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/17.1/quartus/sopc_builder/bin -I C:/altera/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pcihellocore_hexrport --dir=D:/Users/mfss2/AppData/Local/Temp/alt0173_55202299359261822.dir/0003_hexrport_gen/ --quartus_dir=C:/altera/17.1/quartus --verilog --config=D:/Users/mfss2/AppData/Local/Temp/alt0173_55202299359261822.dir/0003_hexrport_gen//pcihellocore_hexrport_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992610774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hexrport: Done RTL generation for module 'pcihellocore_hexrport' " "Hexrport: Done RTL generation for module 'pcihellocore_hexrport'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992610961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hexrport: \"pcihellocore\" instantiated altera_avalon_pio \"hexrport\" " "Hexrport: \"pcihellocore\" instantiated altera_avalon_pio \"hexrport\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992610969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_hard_ip_0: \"pcihellocore\" instantiated altera_pcie_hard_ip \"pcie_hard_ip_0\" " "Pcie_hard_ip_0: \"pcihellocore\" instantiated altera_pcie_hard_ip \"pcie_hard_ip_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992611450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw07port: Starting RTL generation for module 'pcihellocore_sw07port' " "Sw07port: Starting RTL generation for module 'pcihellocore_sw07port'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992611455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw07port:   Generation command is \[exec C:/altera/17.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/17.1/quartus/bin64/perl/lib -I C:/altera/17.1/quartus/sopc_builder/bin/europa -I C:/altera/17.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/17.1/quartus/sopc_builder/bin -I C:/altera/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pcihellocore_sw07port --dir=D:/Users/mfss2/AppData/Local/Temp/alt0173_55202299359261822.dir/0004_sw07port_gen/ --quartus_dir=C:/altera/17.1/quartus --verilog --config=D:/Users/mfss2/AppData/Local/Temp/alt0173_55202299359261822.dir/0004_sw07port_gen//pcihellocore_sw07port_component_configuration.pl  --do_build_sim=0  \] " "Sw07port:   Generation command is \[exec C:/altera/17.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/17.1/quartus/bin64/perl/lib -I C:/altera/17.1/quartus/sopc_builder/bin/europa -I C:/altera/17.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/17.1/quartus/sopc_builder/bin -I C:/altera/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pcihellocore_sw07port --dir=D:/Users/mfss2/AppData/Local/Temp/alt0173_55202299359261822.dir/0004_sw07port_gen/ --quartus_dir=C:/altera/17.1/quartus --verilog --config=D:/Users/mfss2/AppData/Local/Temp/alt0173_55202299359261822.dir/0004_sw07port_gen//pcihellocore_sw07port_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992611455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw07port: Done RTL generation for module 'pcihellocore_sw07port' " "Sw07port: Done RTL generation for module 'pcihellocore_sw07port'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992611615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw07port: \"pcihellocore\" instantiated altera_avalon_pio \"sw07port\" " "Sw07port: \"pcihellocore\" instantiated altera_avalon_pio \"sw07port\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992611621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992613720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992613939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992614165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992614420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992614661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"pcihellocore\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"pcihellocore\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992616033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"pcihellocore\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"pcihellocore\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992616042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"pcihellocore\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"pcihellocore\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992616046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_internal_hip: \"pcie_hard_ip_0\" instantiated altera_pcie_internal_hard_ip_qsys \"pcie_internal_hip\" " "Pcie_internal_hip: \"pcie_hard_ip_0\" instantiated altera_pcie_internal_hard_ip_qsys \"pcie_internal_hip\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992616054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altgx_internal: Family: Cyclone IV GX " "Altgx_internal: Family: Cyclone IV GX" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992616061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altgx_internal: Subprotocol: Gen 1-x1 " "Altgx_internal: Subprotocol: Gen 1-x1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992616061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altgx_internal: qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily=\"Cyclone IV GX\"  wiz_subprotocol=\"Gen 1-x1\"  OPTIONAL_FILES=NONE pcihellocore_pcie_hard_ip_0_altgx_internal.v " "Altgx_internal: qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily=\"Cyclone IV GX\"  wiz_subprotocol=\"Gen 1-x1\"  OPTIONAL_FILES=NONE pcihellocore_pcie_hard_ip_0_altgx_internal.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992616062 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Can't contact license server \"27200@pesqueira.cin.ufpe.br\" -- this server will be ignored. " "Can't contact license server \"27200@pesqueira.cin.ufpe.br\" -- this server will be ignored." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992618441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altgx_internal: \"pcie_hard_ip_0\" instantiated altera_pcie_internal_altgx \"altgx_internal\" " "Altgx_internal: \"pcie_hard_ip_0\" instantiated altera_pcie_internal_altgx \"altgx_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992618444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_controller_internal: \"pcie_hard_ip_0\" instantiated altera_pcie_internal_reset_controller_qsys \"reset_controller_internal\" " "Reset_controller_internal: \"pcie_hard_ip_0\" instantiated altera_pcie_internal_reset_controller_qsys \"reset_controller_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992618447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipe_interface_internal: \"pcie_hard_ip_0\" instantiated altera_pcie_internal_pipe_interface_qsys \"pipe_interface_internal\" " "Pipe_interface_internal: \"pcie_hard_ip_0\" instantiated altera_pcie_internal_pipe_interface_qsys \"pipe_interface_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992618450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_hard_ip_0_bar0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"pcie_hard_ip_0_bar0_translator\" " "Pcie_hard_ip_0_bar0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"pcie_hard_ip_0_bar0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992618452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_hard_ip_0_cra_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"pcie_hard_ip_0_cra_translator\" " "Pcie_hard_ip_0_cra_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"pcie_hard_ip_0_cra_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992618454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_hard_ip_0_bar0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"pcie_hard_ip_0_bar0_agent\" " "Pcie_hard_ip_0_bar0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"pcie_hard_ip_0_bar0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992618455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_hard_ip_0_cra_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"pcie_hard_ip_0_cra_agent\" " "Pcie_hard_ip_0_cra_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"pcie_hard_ip_0_cra_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992618457 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_hard_ip_0_cra_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"pcie_hard_ip_0_cra_agent_rsp_fifo\" " "Pcie_hard_ip_0_cra_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"pcie_hard_ip_0_cra_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992618459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992618468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992618475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992618484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_hard_ip_0_bar0_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"pcie_hard_ip_0_bar0_limiter\" " "Pcie_hard_ip_0_bar0_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"pcie_hard_ip_0_bar0_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992618486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992618488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_hard_ip_0_cra_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"pcie_hard_ip_0_cra_burst_adapter\" " "Pcie_hard_ip_0_cra_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"pcie_hard_ip_0_cra_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992618492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992618494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992618498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992618507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992618511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992618520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992618521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_hard_ip_0_cra_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"pcie_hard_ip_0_cra_rsp_width_adapter\" " "Pcie_hard_ip_0_cra_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"pcie_hard_ip_0_cra_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992618523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992618524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992618524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992618980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\" " "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992619427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992619431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992619434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore: Done \"pcihellocore\" with 30 modules, 69 files " "Pcihellocore: Done \"pcihellocore\" with 30 modules, 69 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992619435 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "pcihellocore.qsys " "Finished elaborating Platform Designer system entity \"pcihellocore.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742992620563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/pcihellocore.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/pcihellocore.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore " "Found entity 1: pcihellocore" {  } { { "pcihellocore/synthesis/pcihellocore.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/pcihellocore.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "pcihellocore/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "pcihellocore/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_irq_mapper " "Found entity 1: pcihellocore_irq_mapper" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_irq_mapper.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_mm_interconnect_0 " "Found entity 1: pcihellocore_mm_interconnect_0" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: pcihellocore_mm_interconnect_0_avalon_st_adapter_004" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: pcihellocore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_mm_interconnect_0_avalon_st_adapter " "Found entity 1: pcihellocore_mm_interconnect_0_avalon_st_adapter" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: pcihellocore_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_mm_interconnect_0_rsp_mux " "Found entity 1: pcihellocore_mm_interconnect_0_rsp_mux" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621076 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_mm_interconnect_0_rsp_demux " "Found entity 1: pcihellocore_mm_interconnect_0_rsp_demux" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_mm_interconnect_0_cmd_mux " "Found entity 1: pcihellocore_mm_interconnect_0_cmd_mux" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_mm_interconnect_0_cmd_demux " "Found entity 1: pcihellocore_mm_interconnect_0_cmd_demux" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621099 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621099 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621099 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621099 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742992621104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "pcihellocore/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "pcihellocore/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742992621111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "pcihellocore/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "pcihellocore/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621132 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "pcihellocore/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcihellocore_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at pcihellocore_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_005.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742992621138 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcihellocore_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at pcihellocore_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_005.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742992621139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_mm_interconnect_0_router_005_default_decode " "Found entity 1: pcihellocore_mm_interconnect_0_router_005_default_decode" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_005.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621141 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcihellocore_mm_interconnect_0_router_005 " "Found entity 2: pcihellocore_mm_interconnect_0_router_005" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_005.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621141 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcihellocore_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at pcihellocore_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742992621143 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcihellocore_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at pcihellocore_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742992621143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_mm_interconnect_0_router_001_default_decode " "Found entity 1: pcihellocore_mm_interconnect_0_router_001_default_decode" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621145 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcihellocore_mm_interconnect_0_router_001 " "Found entity 2: pcihellocore_mm_interconnect_0_router_001" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621145 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcihellocore_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at pcihellocore_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742992621147 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcihellocore_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at pcihellocore_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742992621147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_mm_interconnect_0_router_default_decode " "Found entity 1: pcihellocore_mm_interconnect_0_router_default_decode" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621149 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcihellocore_mm_interconnect_0_router " "Found entity 2: pcihellocore_mm_interconnect_0_router" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "pcihellocore/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_sw07port.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_sw07port.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_sw07port " "Found entity 1: pcihellocore_sw07port" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_sw07port.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_sw07port.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_pcie_hard_ip_0 " "Found entity 1: pcihellocore_pcie_hard_ip_0" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pipe_interface " "Found entity 1: altpcie_pipe_interface" {  } { { "pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621185 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altpcie_pcie_reconfig_bridge.v(253) " "Verilog HDL information at altpcie_pcie_reconfig_bridge.v(253): always construct contains both blocking and non-blocking assignments" {  } { { "pcihellocore/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 253 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742992621188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpcie_pcie_reconfig_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pcie_reconfig_bridge " "Found entity 1: altpcie_pcie_reconfig_bridge" {  } { { "pcihellocore/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621190 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(79) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(79): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 79 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1742992621193 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(80) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(80): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 80 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1742992621193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pcie_hard_ip_reset_controller " "Found entity 1: altera_pcie_hard_ip_reset_controller" {  } { { "pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpcie_rs_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpcie_rs_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "pcihellocore/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_rs_serdes.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpcie_pll_100_250.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpcie_pll_100_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_100_250 " "Found entity 1: altpcie_pll_100_250" {  } { { "pcihellocore/synthesis/submodules/altpcie_pll_100_250.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pll_100_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpcie_pll_125_250.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpcie_pll_125_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_125_250 " "Found entity 1: altpcie_pll_125_250" {  } { { "pcihellocore/synthesis/submodules/altpcie_pll_125_250.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pll_125_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v 2 2 " "Found 2 design units, including 2 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8 " "Found entity 1: pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621244 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcihellocore_pcie_hard_ip_0_altgx_internal " "Found entity 2: pcihellocore_pcie_hard_ip_0_altgx_internal" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" 994 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v 4 4 " "Found 4 design units, including 4 entities, in source file pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_pipen1b_qsys " "Found entity 1: altpcie_hip_pipen1b_qsys" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621257 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt4gxb_reset_controller " "Found entity 2: alt4gxb_reset_controller" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621257 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_txcred_patch " "Found entity 3: altpcie_txcred_patch" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621257 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_tl_cfg_pipe " "Found entity 4: altpcie_tl_cfg_pipe" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 4140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_addrtrans " "Found entity 1: altpciexpav_stif_a2p_addrtrans" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_fixtrans " "Found entity 1: altpciexpav_stif_a2p_fixtrans" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_vartrans " "Found entity 1: altpciexpav_stif_a2p_vartrans" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_app " "Found entity 1: altpciexpav_stif_app" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_control_register.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_control_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_control_register " "Found entity 1: altpciexpav_stif_control_register" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_control_register.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_cfg_status.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_cfg_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cfg_status " "Found entity 1: altpciexpav_stif_cfg_status" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cfg_status.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_cr_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_cr_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_avalon " "Found entity 1: altpciexpav_stif_cr_avalon" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_cr_avalon.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_avalon.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_interrupt " "Found entity 1: altpciexpav_stif_cr_interrupt" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_cr_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_mailbox " "Found entity 1: altpciexpav_stif_cr_mailbox" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_p2a_addrtrans " "Found entity 1: altpciexpav_stif_p2a_addrtrans" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_reg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_reg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_reg_fifo " "Found entity 1: altpciexpav_stif_reg_fifo" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_reg_fifo.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_reg_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx " "Found entity 1: altpciexpav_stif_rx" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_cntrl " "Found entity 1: altpciexpav_stif_rx_cntrl" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_resp.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_rx_resp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_resp " "Found entity 1: altpciexpav_stif_rx_resp" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_rx_resp.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_resp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx " "Found entity 1: altpciexpav_stif_tx" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx_cntrl " "Found entity 1: altpciexpav_stif_tx_cntrl" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txavl_cntrl " "Found entity 1: altpciexpav_stif_txavl_cntrl" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txresp_cntrl " "Found entity 1: altpciexpav_stif_txresp_cntrl" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_clksync.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_clksync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_clksync " "Found entity 1: altpciexpav_clksync" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_clksync.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_clksync.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_CHECK_HEADER rx_check_header altpciexpav_lite_app.v(172) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(172): object \"RX_CHECK_HEADER\" differs only in case from object \"rx_check_header\" in the same scope" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_lite_app.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742992621355 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_IDLE rx_idle altpciexpav_lite_app.v(167) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(167): object \"RX_IDLE\" differs only in case from object \"rx_idle\" in the same scope" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_lite_app.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742992621355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altpciexpav_lite_app.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altpciexpav_lite_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_lite_app " "Found entity 1: altpciexpav_lite_app" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_lite_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_hexrport.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_hexrport.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_hexrport " "Found entity 1: pcihellocore_hexrport" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_hexrport.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_hexrport.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihello.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihello.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcihello " "Found entity 1: pcihello" {  } { { "pcihello.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihello.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_rsp_xbar_mux " "Found entity 1: pcihellocore_rsp_xbar_mux" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_rsp_xbar_mux.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_rsp_xbar_demux " "Found entity 1: pcihellocore_rsp_xbar_demux" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_rsp_xbar_demux.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_id_router_003_default_decode " "Found entity 1: pcihellocore_id_router_003_default_decode" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_id_router_003.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_id_router_003.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621400 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcihellocore_id_router_003 " "Found entity 2: pcihellocore_id_router_003" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_id_router_003.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_id_router_003.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_id_router_default_decode " "Found entity 1: pcihellocore_id_router_default_decode" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_id_router.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_id_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621414 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcihellocore_id_router " "Found entity 2: pcihellocore_id_router" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_id_router.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_id_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_cmd_xbar_demux " "Found entity 1: pcihellocore_cmd_xbar_demux" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_cmd_xbar_demux.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/pcihellocore_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcihellocore/synthesis/submodules/pcihellocore_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcihellocore_addr_router_default_decode " "Found entity 1: pcihellocore_addr_router_default_decode" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_addr_router.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_addr_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621433 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcihellocore_addr_router " "Found entity 2: pcihellocore_addr_router" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_addr_router.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_addr_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "pcihellocore/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "pcihellocore/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcihellocore/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file pcihellocore/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "pcihellocore/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742992621457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621457 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/pcihellocore.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/pcihellocore.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/pcihellocore.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/pcihellocore.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/pcihellocore.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/pcihellocore.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621459 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_avalon_sc_fifo.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621461 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_avalon_st_pipeline_base.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621463 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_avalon_st_pipeline_stage.sv D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621465 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_default_burst_converter.sv D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_default_burst_converter.sv " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_default_burst_converter.sv\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_default_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621466 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_incr_burst_converter.sv D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_incr_burst_converter.sv " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_incr_burst_converter.sv\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_incr_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621468 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_address_alignment.sv D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_address_alignment.sv " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621470 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_arbitrator.sv D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621472 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_burst_adapter.sv D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter.sv " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_burst_adapter.sv\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621474 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_burst_adapter_13_1.sv D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_burst_adapter_13_1.sv\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621476 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_burst_adapter_new.sv D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_burst_adapter_new.sv\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_new.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621478 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_burst_adapter_uncmpr.sv D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_burst_adapter_uncmpr.sv\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621479 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_burst_uncompressor.sv D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621481 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_master_agent.sv D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_master_agent.sv " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621483 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_master_translator.sv D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_master_translator.sv " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621485 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_reorder_memory.sv D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_reorder_memory.sv " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_reorder_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621487 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_slave_agent.sv D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621489 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_slave_translator.sv D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621491 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_traffic_limiter.sv D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_traffic_limiter.sv " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_traffic_limiter.sv\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_traffic_limiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_traffic_limiter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621493 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_width_adapter.sv D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_width_adapter.sv " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_merlin_width_adapter.sv\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_merlin_width_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_merlin_width_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_merlin_width_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621495 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_pcie_hard_ip_reset_controller.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_pcie_hard_ip_reset_controller.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_pcie_hard_ip_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_pcie_hard_ip_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621496 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_reset_controller.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_reset_controller.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621498 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_reset_synchronizer.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_reset_synchronizer.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621500 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_wrap_burst_converter.sv D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_wrap_burst_converter.sv " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altera_wrap_burst_converter.sv\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_wrap_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621502 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_hip_pipen1b_qsys.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_hip_pipen1b_qsys.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpcie_hip_pipen1b_qsys.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpcie_hip_pipen1b_qsys.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621504 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_pcie_reconfig_bridge.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pcie_reconfig_bridge.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_pcie_reconfig_bridge.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pcie_reconfig_bridge.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpcie_pcie_reconfig_bridge.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpcie_pcie_reconfig_bridge.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621506 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_pipe_interface.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_pipe_interface.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pipe_interface.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpcie_pipe_interface.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpcie_pipe_interface.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621508 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_pll_100_250.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pll_100_250.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_pll_100_250.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pll_100_250.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpcie_pll_100_250.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpcie_pll_100_250.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621510 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_pll_125_250.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pll_125_250.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_pll_125_250.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_pll_125_250.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpcie_pll_125_250.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpcie_pll_125_250.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621511 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_rs_serdes.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_rs_serdes.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpcie_rs_serdes.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_rs_serdes.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpcie_rs_serdes.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpcie_rs_serdes.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621513 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_clksync.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_clksync.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_clksync.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_clksync.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_clksync.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_clksync.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621515 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_lite_app.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_lite_app.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_lite_app.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_lite_app.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_lite_app.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_lite_app.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621517 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_addrtrans.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_addrtrans.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_addrtrans.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_addrtrans.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621518 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_fixtrans.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_fixtrans.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_fixtrans.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_fixtrans.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621520 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_vartrans.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_vartrans.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_vartrans.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_a2p_vartrans.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621522 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_app.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_app.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_app.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_app.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621524 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_cfg_status.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cfg_status.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_cfg_status.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cfg_status.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_cfg_status.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_cfg_status.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621526 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_control_register.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_control_register.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_control_register.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_control_register.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_control_register.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_control_register.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621527 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_cr_avalon.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_avalon.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_cr_avalon.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_avalon.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_cr_avalon.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_cr_avalon.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621529 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_cr_interrupt.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_cr_interrupt.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_interrupt.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_cr_interrupt.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_cr_interrupt.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621531 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_cr_mailbox.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_mailbox.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_cr_mailbox.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_cr_mailbox.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_cr_mailbox.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_cr_mailbox.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621533 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_p2a_addrtrans.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_p2a_addrtrans.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_p2a_addrtrans.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_p2a_addrtrans.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621535 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_reg_fifo.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_reg_fifo.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_reg_fifo.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_reg_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_reg_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_reg_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621536 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_rx.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_rx.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_rx.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_rx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621538 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_rx_cntrl.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_rx_cntrl.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_cntrl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_rx_cntrl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_rx_cntrl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621540 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_rx_resp.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_resp.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_rx_resp.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_rx_resp.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_rx_resp.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_rx_resp.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621542 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_tx.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_tx.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_tx.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_tx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621543 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_tx_cntrl.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_tx_cntrl.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_tx_cntrl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_tx_cntrl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_tx_cntrl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621545 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_txavl_cntrl.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_txavl_cntrl.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_txavl_cntrl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_txavl_cntrl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621547 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_txresp_cntrl.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_txresp_cntrl.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/altpciexpav_stif_txresp_cntrl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/altpciexpav_stif_txresp_cntrl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621549 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_hexrport.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_hexrport.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_hexrport.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_hexrport.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_hexrport.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_hexrport.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621555 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_irq_mapper.sv D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_irq_mapper.sv " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_irq_mapper.sv\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621557 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621560 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621562 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter_004.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter_004.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter_004.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter_004.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter_004.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter_004.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621563 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621565 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621567 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_cmd_demux.sv D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_demux.sv " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621570 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_cmd_mux.sv D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_mux.sv " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621571 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router.sv D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621573 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router_001.sv D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621575 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router_005.sv D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_005.sv " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router_005.sv\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_router_005.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router_005.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_router_005.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621577 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_rsp_demux.sv D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_demux.sv " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621578 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_rsp_mux.sv D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_mux.sv " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621580 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621582 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621611 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_sw07port.v D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_sw07port.v " "File \"d:/users/mfss2/desktop/github/ihs_driver_project/hardware/mapeamento-drey/pcihello_restored/db/ip/pcihellocore/submodules/pcihellocore_sw07port.v\" is a duplicate of already analyzed file \"D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_sw07port.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742992621617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pcihellocore/submodules/pcihellocore_sw07port.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/pcihellocore/submodules/pcihellocore_sw07port.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621617 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pipe_mode_int altera_pcie_hard_ip_reset_controller.v(262) " "Verilog HDL Implicit Net warning at altera_pcie_hard_ip_reset_controller.v(262): created implicit net for \"pipe_mode_int\"" {  } { { "pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 262 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742992621618 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "txrp_tlp_ack altpciexpav_stif_app.v(676) " "Verilog HDL Implicit Net warning at altpciexpav_stif_app.v(676): created implicit net for \"txrp_tlp_ack\"" {  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 676 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742992621618 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pcihello " "Elaborating entity \"pcihello\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742992621803 ""}
{ "Error" "EVRFX_VERI_OPPOSITE_DIRECTION" "pcihello.v(122) " "Verilog HDL error at pcihello.v(122): part-select direction is opposite from prefix index direction" {  } { { "pcihello.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihello.v" 122 0 0 } }  } 0 10198 "Verilog HDL error at %1!s!: part-select direction is opposite from prefix index direction" 0 0 "Analysis & Synthesis" 0 -1 1742992621804 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "SW pcihello.v(64) " "HDL error at pcihello.v(64): see declaration for object \"SW\"" {  } { { "pcihello.v" "" { Text "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihello.v" 64 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742992621805 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742992621805 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihello.map.smsg " "Generated suppressed messages file D:/Users/mfss2/Desktop/GitHub/IHS_DRIVER_Project/Hardware/mapeamento-drey/pcihello_restored/pcihello.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992621937 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 44 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742992622090 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 26 09:37:02 2025 " "Processing ended: Wed Mar 26 09:37:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742992622090 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742992622090 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742992622090 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992622090 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 44 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 44 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742992622678 ""}
