#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Apr  5 09:44:06 2022
# Process ID: 19748
# Current directory: C:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.runs/system_conv1d_0_0_synth_1
# Command line: vivado.exe -log system_conv1d_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_conv1d_0_0.tcl
# Log file: C:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.runs/system_conv1d_0_0_synth_1/system_conv1d_0_0.vds
# Journal file: C:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.runs/system_conv1d_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_conv1d_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Epoch/Desktop/Conv1d/solution1_base/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Epoch/Desktop/FC/solution2_pipeline/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado_tools_2019.2/Vivado/2019.2/data/ip'.
Command: synth_design -top system_conv1d_0_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21328 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 989.141 ; gain = 235.969
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_conv1d_0_0' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_conv1d_0_0/synth/system_conv1d_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'conv1d' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d.v:12]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state12 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_state13 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state14 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state17 bound to: 15'b100000000000000 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IN_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IN_R_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IN_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IN_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IN_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IN_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IN_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IN_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IN_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_IN_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_IN_R_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_W_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_W_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_W_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_W_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_W_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_W_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_W_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_W_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_W_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_W_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_W_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_B_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_B_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_B_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_B_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_B_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_OUT_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUT_R_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUT_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUT_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUT_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUT_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUT_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUT_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUT_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUT_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUT_R_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_IN_R_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_W_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_B_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_OUT_R_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d.v:492]
INFO: [Synth 8-6157] synthesizing module 'conv1d_CTRL_s_axi' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_CTRL_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_IN_V_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_IN_V_CTRL bound to: 7'b0010100 
	Parameter ADDR_WEIGHT_V_DATA_0 bound to: 7'b0011000 
	Parameter ADDR_WEIGHT_V_CTRL bound to: 7'b0011100 
	Parameter ADDR_BIAS_V_DATA_0 bound to: 7'b0100000 
	Parameter ADDR_BIAS_V_CTRL bound to: 7'b0100100 
	Parameter ADDR_OUT_V_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_OUT_V_CTRL bound to: 7'b0101100 
	Parameter ADDR_CH_IN_DATA_0 bound to: 7'b0110000 
	Parameter ADDR_CH_IN_CTRL bound to: 7'b0110100 
	Parameter ADDR_CH_OUT_DATA_0 bound to: 7'b0111000 
	Parameter ADDR_CH_OUT_CTRL bound to: 7'b0111100 
	Parameter ADDR_SIZE_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_SIZE_CTRL bound to: 7'b1000100 
	Parameter ADDR_POOL_DATA_0 bound to: 7'b1001000 
	Parameter ADDR_POOL_CTRL bound to: 7'b1001100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_CTRL_s_axi.v:240]
INFO: [Synth 8-6155] done synthesizing module 'conv1d_CTRL_s_axi' (1#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_CTRL_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'conv1d_IN_r_m_axi' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_IN_r_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1d_IN_r_m_axi_throttl' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_IN_r_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_IN_r_m_axi_throttl' (2#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_IN_r_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'conv1d_IN_r_m_axi_write' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_IN_r_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv1d_IN_r_m_axi_fifo' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_IN_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_IN_r_m_axi_fifo' (3#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_IN_r_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1d_IN_r_m_axi_decoder' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_IN_r_m_axi.v:692]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_IN_r_m_axi_decoder' (4#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_IN_r_m_axi.v:692]
INFO: [Synth 8-6157] synthesizing module 'conv1d_IN_r_m_axi_reg_slice' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_IN_r_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_IN_r_m_axi_reg_slice' (5#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_IN_r_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'conv1d_IN_r_m_axi_fifo__parameterized0' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_IN_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_IN_r_m_axi_fifo__parameterized0' (5#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_IN_r_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1d_IN_r_m_axi_buffer' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_IN_r_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_IN_r_m_axi_buffer' (6#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_IN_r_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'conv1d_IN_r_m_axi_fifo__parameterized1' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_IN_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_IN_r_m_axi_fifo__parameterized1' (6#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_IN_r_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1d_IN_r_m_axi_fifo__parameterized2' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_IN_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_IN_r_m_axi_fifo__parameterized2' (6#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_IN_r_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'conv1d_IN_r_m_axi_write' (7#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_IN_r_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'conv1d_IN_r_m_axi_read' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_IN_r_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv1d_IN_r_m_axi_buffer__parameterized0' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_IN_r_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_IN_r_m_axi_buffer__parameterized0' (7#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_IN_r_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'conv1d_IN_r_m_axi_reg_slice__parameterized0' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_IN_r_m_axi.v:314]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_IN_r_m_axi_reg_slice__parameterized0' (7#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_IN_r_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'conv1d_IN_r_m_axi_read' (8#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_IN_r_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'conv1d_IN_r_m_axi' (9#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_IN_r_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'conv1d_W_m_axi' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_W_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1d_W_m_axi_throttl' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_W_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_W_m_axi_throttl' (10#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_W_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'conv1d_W_m_axi_write' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_W_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv1d_W_m_axi_fifo' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_W_m_axi.v:418]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_W_m_axi_fifo' (11#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_W_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1d_W_m_axi_decoder' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_W_m_axi.v:692]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_W_m_axi_decoder' (12#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_W_m_axi.v:692]
INFO: [Synth 8-6157] synthesizing module 'conv1d_W_m_axi_reg_slice' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_W_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_W_m_axi_reg_slice' (13#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_W_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'conv1d_W_m_axi_fifo__parameterized0' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_W_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_W_m_axi_fifo__parameterized0' (13#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_W_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1d_W_m_axi_buffer' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_W_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_W_m_axi_buffer' (14#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_W_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'conv1d_W_m_axi_fifo__parameterized1' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_W_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_W_m_axi_fifo__parameterized1' (14#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_W_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1d_W_m_axi_fifo__parameterized2' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_W_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_W_m_axi_fifo__parameterized2' (14#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_W_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'conv1d_W_m_axi_write' (15#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_W_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'conv1d_W_m_axi_read' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_W_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv1d_W_m_axi_buffer__parameterized0' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_W_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_W_m_axi_buffer__parameterized0' (15#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_W_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'conv1d_W_m_axi_reg_slice__parameterized0' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_W_m_axi.v:314]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_W_m_axi_reg_slice__parameterized0' (15#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_W_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'conv1d_W_m_axi_read' (16#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_W_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'conv1d_W_m_axi' (17#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_W_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'conv1d_B_m_axi' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_B_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1d_B_m_axi_throttl' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_B_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_B_m_axi_throttl' (18#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_B_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'conv1d_B_m_axi_write' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_B_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv1d_B_m_axi_fifo' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_B_m_axi.v:418]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_B_m_axi_fifo' (19#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_B_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1d_B_m_axi_decoder' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_B_m_axi.v:692]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_B_m_axi_decoder' (20#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_B_m_axi.v:692]
INFO: [Synth 8-6157] synthesizing module 'conv1d_B_m_axi_reg_slice' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_B_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_B_m_axi_reg_slice' (21#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_B_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'conv1d_B_m_axi_fifo__parameterized0' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_B_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_B_m_axi_fifo__parameterized0' (21#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_B_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1d_B_m_axi_buffer' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_B_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_B_m_axi_buffer' (22#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_B_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'conv1d_B_m_axi_fifo__parameterized1' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_B_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_B_m_axi_fifo__parameterized1' (22#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_B_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1d_B_m_axi_fifo__parameterized2' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_B_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_B_m_axi_fifo__parameterized2' (22#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_B_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'conv1d_B_m_axi_write' (23#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_B_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'conv1d_B_m_axi_read' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_B_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv1d_B_m_axi_buffer__parameterized0' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_B_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_B_m_axi_buffer__parameterized0' (23#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_B_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'conv1d_B_m_axi_reg_slice__parameterized0' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_B_m_axi.v:314]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_B_m_axi_reg_slice__parameterized0' (23#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_B_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'conv1d_B_m_axi_read' (24#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_B_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'conv1d_B_m_axi' (25#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_B_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'conv1d_OUT_r_m_axi' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_OUT_r_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1d_OUT_r_m_axi_throttl' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_OUT_r_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_OUT_r_m_axi_throttl' (26#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_OUT_r_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'conv1d_OUT_r_m_axi_write' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_OUT_r_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv1d_OUT_r_m_axi_fifo' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_OUT_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_OUT_r_m_axi_fifo' (27#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_OUT_r_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1d_OUT_r_m_axi_decoder' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_OUT_r_m_axi.v:692]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_OUT_r_m_axi_decoder' (28#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_OUT_r_m_axi.v:692]
INFO: [Synth 8-6157] synthesizing module 'conv1d_OUT_r_m_axi_reg_slice' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_OUT_r_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_OUT_r_m_axi_reg_slice' (29#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_OUT_r_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'conv1d_OUT_r_m_axi_fifo__parameterized0' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_OUT_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_OUT_r_m_axi_fifo__parameterized0' (29#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_OUT_r_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1d_OUT_r_m_axi_buffer' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_OUT_r_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_OUT_r_m_axi_buffer' (30#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_OUT_r_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'conv1d_OUT_r_m_axi_fifo__parameterized1' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_OUT_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_OUT_r_m_axi_fifo__parameterized1' (30#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_OUT_r_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1d_OUT_r_m_axi_fifo__parameterized2' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_OUT_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_OUT_r_m_axi_fifo__parameterized2' (30#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_OUT_r_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'conv1d_OUT_r_m_axi_write' (31#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_OUT_r_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'conv1d_OUT_r_m_axi_read' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_OUT_r_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv1d_OUT_r_m_axi_buffer__parameterized0' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_OUT_r_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_OUT_r_m_axi_buffer__parameterized0' (31#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_OUT_r_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'conv1d_OUT_r_m_axi_reg_slice__parameterized0' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_OUT_r_m_axi.v:314]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_OUT_r_m_axi_reg_slice__parameterized0' (31#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_OUT_r_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'conv1d_OUT_r_m_axi_read' (32#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_OUT_r_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'conv1d_OUT_r_m_axi' (33#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_OUT_r_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'conv1d_buff_out1_ocq' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_buff_out1_ocq.v:52]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 150 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1d_buff_out1_ocq_ram' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_buff_out1_ocq.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 150 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_buff_out1_ocq.v:24]
INFO: [Synth 8-6155] done synthesizing module 'conv1d_buff_out1_ocq_ram' (34#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_buff_out1_ocq.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv1d_buff_out1_ocq' (35#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_buff_out1_ocq.v:52]
INFO: [Synth 8-6157] synthesizing module 'conv1d_bias_buff_UhA' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_bias_buff_UhA.v:37]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1d_bias_buff_UhA_ram' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_bias_buff_UhA.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_bias_buff_UhA.v:19]
INFO: [Synth 8-6155] done synthesizing module 'conv1d_bias_buff_UhA_ram' (36#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_bias_buff_UhA.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv1d_bias_buff_UhA' (37#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_bias_buff_UhA.v:37]
INFO: [Synth 8-6157] synthesizing module 'compute_output' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute_output.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute_output.v:698]
INFO: [Synth 8-6157] synthesizing module 'compute_output_bug8j' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute_output_bug8j.v:37]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 152 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'compute_output_bug8j_ram' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute_output_bug8j.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 152 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute_output_bug8j.v:19]
INFO: [Synth 8-6155] done synthesizing module 'compute_output_bug8j_ram' (38#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute_output_bug8j.v:6]
INFO: [Synth 8-6155] done synthesizing module 'compute_output_bug8j' (39#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute_output_bug8j.v:37]
INFO: [Synth 8-6157] synthesizing module 'compute' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state7 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:718]
INFO: [Synth 8-6157] synthesizing module 'conv1d_mux_32_16_eOg' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_mux_32_16_eOg.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_mux_32_16_eOg' (40#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_mux_32_16_eOg.v:8]
INFO: [Synth 8-6157] synthesizing module 'conv1d_mul_mul_16fYi' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_mul_mul_16fYi.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1d_mul_mul_16fYi_DSP48_0' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_mul_mul_16fYi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'conv1d_mul_mul_16fYi_DSP48_0' (41#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_mul_mul_16fYi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'conv1d_mul_mul_16fYi' (42#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_mul_mul_16fYi.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:8760]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:8766]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:8772]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:8778]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:8784]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:8790]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:8796]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:8802]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:8808]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:8814]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:8820]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:8826]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:8832]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:8838]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:8844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:8850]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10266]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10268]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10270]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10272]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10274]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10276]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10278]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10280]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10282]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10284]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10286]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10288]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10290]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10292]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10294]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10296]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10298]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10300]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10302]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10304]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10306]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10308]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10310]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10312]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10314]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10316]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10318]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10320]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10322]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10324]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10326]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10328]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10330]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10332]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10334]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10336]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10338]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10340]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10342]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10344]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10346]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10348]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10350]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10354]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10356]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10358]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10360]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10362]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10364]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10368]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10370]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10372]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10374]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10376]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10378]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10380]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10382]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10384]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10386]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10388]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10390]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10392]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10394]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10396]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10398]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10400]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10402]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10404]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10406]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10408]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10410]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10412]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10414]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10416]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10418]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10420]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10422]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10424]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10426]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10428]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10430]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10432]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'compute' (43#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:10]
INFO: [Synth 8-6157] synthesizing module 'load_weight' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_weight.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state23 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_weight.v:902]
INFO: [Synth 8-6157] synthesizing module 'conv1d_urem_8ns_3dEe' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_urem_8ns_3dEe.v:127]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 12 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1d_urem_8ns_3dEe_div' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_urem_8ns_3dEe.v:67]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1d_urem_8ns_3dEe_div_u' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_urem_8ns_3dEe.v:7]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
	Parameter cal_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[7].divisor_tmp_reg[8] was removed.  [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_urem_8ns_3dEe.v:51]
INFO: [Synth 8-6155] done synthesizing module 'conv1d_urem_8ns_3dEe_div_u' (44#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_urem_8ns_3dEe.v:7]
INFO: [Synth 8-6155] done synthesizing module 'conv1d_urem_8ns_3dEe_div' (45#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_urem_8ns_3dEe.v:67]
INFO: [Synth 8-6155] done synthesizing module 'conv1d_urem_8ns_3dEe' (46#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_urem_8ns_3dEe.v:127]
INFO: [Synth 8-6155] done synthesizing module 'load_weight' (47#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_weight.v:10]
INFO: [Synth 8-6157] synthesizing module 'load_input' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_input.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state25 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_input.v:174]
INFO: [Synth 8-6157] synthesizing module 'conv1d_urem_10ns_cud' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_urem_10ns_cud.v:127]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 14 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1d_urem_10ns_cud_div' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_urem_10ns_cud.v:67]
	Parameter in0_WIDTH bound to: 10 - type: integer 
	Parameter in1_WIDTH bound to: 9 - type: integer 
	Parameter out_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1d_urem_10ns_cud_div_u' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_urem_10ns_cud.v:7]
	Parameter in0_WIDTH bound to: 10 - type: integer 
	Parameter in1_WIDTH bound to: 9 - type: integer 
	Parameter out_WIDTH bound to: 10 - type: integer 
	Parameter cal_WIDTH bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[9].divisor_tmp_reg[10] was removed.  [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_urem_10ns_cud.v:51]
INFO: [Synth 8-6155] done synthesizing module 'conv1d_urem_10ns_cud_div_u' (48#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_urem_10ns_cud.v:7]
INFO: [Synth 8-6155] done synthesizing module 'conv1d_urem_10ns_cud_div' (49#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_urem_10ns_cud.v:67]
INFO: [Synth 8-6155] done synthesizing module 'conv1d_urem_10ns_cud' (50#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_urem_10ns_cud.v:127]
INFO: [Synth 8-6155] done synthesizing module 'load_input' (51#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_input.v:10]
INFO: [Synth 8-6157] synthesizing module 'load_bias' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_bias.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_bias.v:309]
INFO: [Synth 8-6157] synthesizing module 'conv1d_mux_164_16bkb' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_mux_164_16bkb.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1d_mux_164_16bkb' (52#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_mux_164_16bkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'load_bias' (53#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_bias.v:10]
INFO: [Synth 8-6155] done synthesizing module 'compute_output' (54#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute_output.v:10]
INFO: [Synth 8-6157] synthesizing module 'write_back' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/write_back.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 6'b000100 
	Parameter ap_ST_fsm_state13 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 6'b010000 
	Parameter ap_ST_fsm_state24 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/write_back.v:400]
INFO: [Synth 8-6155] done synthesizing module 'write_back' (55#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/write_back.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv1d' (56#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_conv1d_0_0' (57#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_conv1d_0_0/synth/system_conv1d_0_0.v:60]
WARNING: [Synth 8-3331] design write_back has unconnected port m_axi_out_V_ARREADY
WARNING: [Synth 8-3331] design write_back has unconnected port m_axi_out_V_RVALID
WARNING: [Synth 8-3331] design write_back has unconnected port m_axi_out_V_RDATA[15]
WARNING: [Synth 8-3331] design write_back has unconnected port m_axi_out_V_RDATA[14]
WARNING: [Synth 8-3331] design write_back has unconnected port m_axi_out_V_RDATA[13]
WARNING: [Synth 8-3331] design write_back has unconnected port m_axi_out_V_RDATA[12]
WARNING: [Synth 8-3331] design write_back has unconnected port m_axi_out_V_RDATA[11]
WARNING: [Synth 8-3331] design write_back has unconnected port m_axi_out_V_RDATA[10]
WARNING: [Synth 8-3331] design write_back has unconnected port m_axi_out_V_RDATA[9]
WARNING: [Synth 8-3331] design write_back has unconnected port m_axi_out_V_RDATA[8]
WARNING: [Synth 8-3331] design write_back has unconnected port m_axi_out_V_RDATA[7]
WARNING: [Synth 8-3331] design write_back has unconnected port m_axi_out_V_RDATA[6]
WARNING: [Synth 8-3331] design write_back has unconnected port m_axi_out_V_RDATA[5]
WARNING: [Synth 8-3331] design write_back has unconnected port m_axi_out_V_RDATA[4]
WARNING: [Synth 8-3331] design write_back has unconnected port m_axi_out_V_RDATA[3]
WARNING: [Synth 8-3331] design write_back has unconnected port m_axi_out_V_RDATA[2]
WARNING: [Synth 8-3331] design write_back has unconnected port m_axi_out_V_RDATA[1]
WARNING: [Synth 8-3331] design write_back has unconnected port m_axi_out_V_RDATA[0]
WARNING: [Synth 8-3331] design write_back has unconnected port m_axi_out_V_RLAST
WARNING: [Synth 8-3331] design write_back has unconnected port m_axi_out_V_RID[0]
WARNING: [Synth 8-3331] design write_back has unconnected port m_axi_out_V_RUSER[0]
WARNING: [Synth 8-3331] design write_back has unconnected port m_axi_out_V_RRESP[1]
WARNING: [Synth 8-3331] design write_back has unconnected port m_axi_out_V_RRESP[0]
WARNING: [Synth 8-3331] design write_back has unconnected port m_axi_out_V_BRESP[1]
WARNING: [Synth 8-3331] design write_back has unconnected port m_axi_out_V_BRESP[0]
WARNING: [Synth 8-3331] design write_back has unconnected port m_axi_out_V_BID[0]
WARNING: [Synth 8-3331] design write_back has unconnected port m_axi_out_V_BUSER[0]
WARNING: [Synth 8-3331] design load_bias has unconnected port bias_buff_V_offset[28]
WARNING: [Synth 8-3331] design load_bias has unconnected port bias_buff_V_offset[27]
WARNING: [Synth 8-3331] design load_bias has unconnected port bias_buff_V_offset[26]
WARNING: [Synth 8-3331] design load_bias has unconnected port bias_buff_V_offset[25]
WARNING: [Synth 8-3331] design load_bias has unconnected port bias_buff_V_offset[24]
WARNING: [Synth 8-3331] design load_bias has unconnected port bias_buff_V_offset[23]
WARNING: [Synth 8-3331] design load_bias has unconnected port bias_buff_V_offset[22]
WARNING: [Synth 8-3331] design load_bias has unconnected port bias_buff_V_offset[21]
WARNING: [Synth 8-3331] design load_bias has unconnected port bias_buff_V_offset[20]
WARNING: [Synth 8-3331] design load_bias has unconnected port bias_buff_V_offset[19]
WARNING: [Synth 8-3331] design load_bias has unconnected port bias_buff_V_offset[18]
WARNING: [Synth 8-3331] design load_bias has unconnected port bias_buff_V_offset[17]
WARNING: [Synth 8-3331] design load_bias has unconnected port bias_buff_V_offset[16]
WARNING: [Synth 8-3331] design load_bias has unconnected port bias_buff_V_offset[15]
WARNING: [Synth 8-3331] design load_bias has unconnected port bias_buff_V_offset[14]
WARNING: [Synth 8-3331] design load_bias has unconnected port bias_buff_V_offset[13]
WARNING: [Synth 8-3331] design load_bias has unconnected port bias_buff_V_offset[12]
WARNING: [Synth 8-3331] design load_bias has unconnected port bias_buff_V_offset[11]
WARNING: [Synth 8-3331] design load_bias has unconnected port bias_buff_V_offset[10]
WARNING: [Synth 8-3331] design load_bias has unconnected port bias_buff_V_offset[9]
WARNING: [Synth 8-3331] design load_bias has unconnected port bias_buff_V_offset[8]
WARNING: [Synth 8-3331] design load_bias has unconnected port bias_buff_V_offset[7]
WARNING: [Synth 8-3331] design load_bias has unconnected port bias_buff_V_offset[6]
WARNING: [Synth 8-3331] design conv1d_urem_10ns_cud_div_u has unconnected port reset
WARNING: [Synth 8-3331] design load_input has unconnected port m_axi_in_V_AWREADY
WARNING: [Synth 8-3331] design load_input has unconnected port m_axi_in_V_WREADY
WARNING: [Synth 8-3331] design load_input has unconnected port m_axi_in_V_RLAST
WARNING: [Synth 8-3331] design load_input has unconnected port m_axi_in_V_RID[0]
WARNING: [Synth 8-3331] design load_input has unconnected port m_axi_in_V_RUSER[0]
WARNING: [Synth 8-3331] design load_input has unconnected port m_axi_in_V_RRESP[1]
WARNING: [Synth 8-3331] design load_input has unconnected port m_axi_in_V_RRESP[0]
WARNING: [Synth 8-3331] design load_input has unconnected port m_axi_in_V_BVALID
WARNING: [Synth 8-3331] design load_input has unconnected port m_axi_in_V_BRESP[1]
WARNING: [Synth 8-3331] design load_input has unconnected port m_axi_in_V_BRESP[0]
WARNING: [Synth 8-3331] design load_input has unconnected port m_axi_in_V_BID[0]
WARNING: [Synth 8-3331] design load_input has unconnected port m_axi_in_V_BUSER[0]
WARNING: [Synth 8-3331] design conv1d_urem_8ns_3dEe_div_u has unconnected port reset
WARNING: [Synth 8-3331] design load_weight has unconnected port m_axi_weight_V_AWREADY
WARNING: [Synth 8-3331] design load_weight has unconnected port m_axi_weight_V_WREADY
WARNING: [Synth 8-3331] design load_weight has unconnected port m_axi_weight_V_RLAST
WARNING: [Synth 8-3331] design load_weight has unconnected port m_axi_weight_V_RID[0]
WARNING: [Synth 8-3331] design load_weight has unconnected port m_axi_weight_V_RUSER[0]
WARNING: [Synth 8-3331] design load_weight has unconnected port m_axi_weight_V_RRESP[1]
WARNING: [Synth 8-3331] design load_weight has unconnected port m_axi_weight_V_RRESP[0]
WARNING: [Synth 8-3331] design load_weight has unconnected port m_axi_weight_V_BVALID
WARNING: [Synth 8-3331] design load_weight has unconnected port m_axi_weight_V_BRESP[1]
WARNING: [Synth 8-3331] design load_weight has unconnected port m_axi_weight_V_BRESP[0]
WARNING: [Synth 8-3331] design load_weight has unconnected port m_axi_weight_V_BID[0]
WARNING: [Synth 8-3331] design load_weight has unconnected port m_axi_weight_V_BUSER[0]
WARNING: [Synth 8-3331] design compute_output_bug8j has unconnected port reset
WARNING: [Synth 8-3331] design compute_output has unconnected port m_axi_in_V_AWREADY
WARNING: [Synth 8-3331] design compute_output has unconnected port m_axi_in_V_WREADY
WARNING: [Synth 8-3331] design compute_output has unconnected port m_axi_in_V_BVALID
WARNING: [Synth 8-3331] design compute_output has unconnected port m_axi_in_V_BRESP[1]
WARNING: [Synth 8-3331] design compute_output has unconnected port m_axi_in_V_BRESP[0]
WARNING: [Synth 8-3331] design compute_output has unconnected port m_axi_in_V_BID[0]
WARNING: [Synth 8-3331] design compute_output has unconnected port m_axi_in_V_BUSER[0]
WARNING: [Synth 8-3331] design compute_output has unconnected port m_axi_weight_V_AWREADY
WARNING: [Synth 8-3331] design compute_output has unconnected port m_axi_weight_V_WREADY
WARNING: [Synth 8-3331] design compute_output has unconnected port m_axi_weight_V_BVALID
WARNING: [Synth 8-3331] design compute_output has unconnected port m_axi_weight_V_BRESP[1]
WARNING: [Synth 8-3331] design compute_output has unconnected port m_axi_weight_V_BRESP[0]
WARNING: [Synth 8-3331] design compute_output has unconnected port m_axi_weight_V_BID[0]
WARNING: [Synth 8-3331] design compute_output has unconnected port m_axi_weight_V_BUSER[0]
WARNING: [Synth 8-3331] design compute_output has unconnected port bias_buff_V_offset[29]
WARNING: [Synth 8-3331] design conv1d_bias_buff_UhA has unconnected port reset
WARNING: [Synth 8-3331] design conv1d_buff_out1_ocq has unconnected port reset
WARNING: [Synth 8-3331] design conv1d_OUT_r_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design conv1d_OUT_r_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design conv1d_OUT_r_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design conv1d_OUT_r_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design conv1d_OUT_r_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design conv1d_OUT_r_m_axi_read has unconnected port rreq_cache[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1282.293 ; gain = 529.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1282.293 ; gain = 529.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1282.293 ; gain = 529.121
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1282.293 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_conv1d_0_0/constraints/conv1d_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_conv1d_0_0/constraints/conv1d_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.runs/system_conv1d_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.runs/system_conv1d_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1446.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.837 . Memory (MB): peak = 1472.195 ; gain = 25.898
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1472.195 ; gain = 719.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1472.195 ; gain = 719.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.runs/system_conv1d_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1472.195 ; gain = 719.023
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'conv1d_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'conv1d_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv1d_IN_r_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_IN_r_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_IN_r_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_IN_r_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv1d_IN_r_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv1d_W_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_W_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_W_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_W_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv1d_W_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv1d_B_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_B_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_B_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_B_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv1d_B_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv1d_OUT_r_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_OUT_r_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_OUT_r_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_OUT_r_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv1d_OUT_r_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4471] merging register 'buff_out_10_V_addr_reg_24655_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6839]
INFO: [Synth 8-4471] merging register 'buff_out_11_V_addr_reg_24661_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6840]
INFO: [Synth 8-4471] merging register 'buff_out_12_V_addr_reg_24667_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6841]
INFO: [Synth 8-4471] merging register 'buff_out_13_V_addr_reg_24673_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6842]
INFO: [Synth 8-4471] merging register 'buff_out_14_V_addr_reg_24679_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6843]
INFO: [Synth 8-4471] merging register 'buff_out_15_V_addr_reg_24685_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6844]
INFO: [Synth 8-4471] merging register 'buff_out_1_V_addr_reg_24601_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6845]
INFO: [Synth 8-4471] merging register 'buff_out_2_V_addr_reg_24607_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6846]
INFO: [Synth 8-4471] merging register 'buff_out_3_V_addr_reg_24613_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6847]
INFO: [Synth 8-4471] merging register 'buff_out_4_V_addr_reg_24619_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6848]
INFO: [Synth 8-4471] merging register 'buff_out_5_V_addr_reg_24625_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6849]
INFO: [Synth 8-4471] merging register 'buff_out_6_V_addr_reg_24631_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6850]
INFO: [Synth 8-4471] merging register 'buff_out_7_V_addr_reg_24637_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6851]
INFO: [Synth 8-4471] merging register 'buff_out_8_V_addr_reg_24643_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6852]
INFO: [Synth 8-4471] merging register 'buff_out_9_V_addr_reg_24649_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6853]
INFO: [Synth 8-4471] merging register 'buff_out_10_V_addr_reg_24655_pp0_iter1_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter1_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6860]
INFO: [Synth 8-4471] merging register 'buff_out_11_V_addr_reg_24661_pp0_iter1_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter1_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6861]
INFO: [Synth 8-4471] merging register 'buff_out_12_V_addr_reg_24667_pp0_iter1_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter1_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6862]
INFO: [Synth 8-4471] merging register 'buff_out_13_V_addr_reg_24673_pp0_iter1_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter1_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6863]
INFO: [Synth 8-4471] merging register 'buff_out_14_V_addr_reg_24679_pp0_iter1_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter1_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6864]
INFO: [Synth 8-4471] merging register 'buff_out_15_V_addr_reg_24685_pp0_iter1_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter1_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6865]
INFO: [Synth 8-4471] merging register 'buff_out_1_V_addr_reg_24601_pp0_iter1_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter1_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6866]
INFO: [Synth 8-4471] merging register 'buff_out_2_V_addr_reg_24607_pp0_iter1_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter1_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6867]
INFO: [Synth 8-4471] merging register 'buff_out_3_V_addr_reg_24613_pp0_iter1_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter1_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6868]
INFO: [Synth 8-4471] merging register 'buff_out_4_V_addr_reg_24619_pp0_iter1_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter1_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6869]
INFO: [Synth 8-4471] merging register 'buff_out_5_V_addr_reg_24625_pp0_iter1_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter1_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6870]
INFO: [Synth 8-4471] merging register 'buff_out_6_V_addr_reg_24631_pp0_iter1_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter1_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6871]
INFO: [Synth 8-4471] merging register 'buff_out_7_V_addr_reg_24637_pp0_iter1_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter1_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6872]
INFO: [Synth 8-4471] merging register 'buff_out_8_V_addr_reg_24643_pp0_iter1_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter1_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6873]
INFO: [Synth 8-4471] merging register 'buff_out_9_V_addr_reg_24649_pp0_iter1_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter1_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6874]
INFO: [Synth 8-4471] merging register 'buff_out_10_V_addr_reg_24655_pp0_iter2_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter2_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6885]
INFO: [Synth 8-4471] merging register 'buff_out_10_V_addr_reg_24655_pp0_iter3_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter3_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6886]
INFO: [Synth 8-4471] merging register 'buff_out_11_V_addr_reg_24661_pp0_iter2_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter2_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6887]
INFO: [Synth 8-4471] merging register 'buff_out_11_V_addr_reg_24661_pp0_iter3_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter3_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6888]
INFO: [Synth 8-4471] merging register 'buff_out_12_V_addr_reg_24667_pp0_iter2_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter2_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6889]
INFO: [Synth 8-4471] merging register 'buff_out_12_V_addr_reg_24667_pp0_iter3_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter3_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6890]
INFO: [Synth 8-4471] merging register 'buff_out_13_V_addr_reg_24673_pp0_iter2_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter2_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6891]
INFO: [Synth 8-4471] merging register 'buff_out_13_V_addr_reg_24673_pp0_iter3_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter3_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6892]
INFO: [Synth 8-4471] merging register 'buff_out_14_V_addr_reg_24679_pp0_iter2_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter2_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6893]
INFO: [Synth 8-4471] merging register 'buff_out_14_V_addr_reg_24679_pp0_iter3_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter3_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6894]
INFO: [Synth 8-4471] merging register 'buff_out_15_V_addr_reg_24685_pp0_iter2_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter2_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6895]
INFO: [Synth 8-4471] merging register 'buff_out_15_V_addr_reg_24685_pp0_iter3_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter3_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6896]
INFO: [Synth 8-4471] merging register 'buff_out_1_V_addr_reg_24601_pp0_iter2_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter2_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6897]
INFO: [Synth 8-4471] merging register 'buff_out_1_V_addr_reg_24601_pp0_iter3_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter3_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6898]
INFO: [Synth 8-4471] merging register 'buff_out_2_V_addr_reg_24607_pp0_iter2_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter2_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6899]
INFO: [Synth 8-4471] merging register 'buff_out_2_V_addr_reg_24607_pp0_iter3_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter3_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6900]
INFO: [Synth 8-4471] merging register 'buff_out_3_V_addr_reg_24613_pp0_iter2_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter2_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6901]
INFO: [Synth 8-4471] merging register 'buff_out_3_V_addr_reg_24613_pp0_iter3_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter3_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6902]
INFO: [Synth 8-4471] merging register 'buff_out_4_V_addr_reg_24619_pp0_iter2_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter2_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6903]
INFO: [Synth 8-4471] merging register 'buff_out_4_V_addr_reg_24619_pp0_iter3_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter3_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6904]
INFO: [Synth 8-4471] merging register 'buff_out_5_V_addr_reg_24625_pp0_iter2_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter2_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6905]
INFO: [Synth 8-4471] merging register 'buff_out_5_V_addr_reg_24625_pp0_iter3_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter3_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6906]
INFO: [Synth 8-4471] merging register 'buff_out_6_V_addr_reg_24631_pp0_iter2_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter2_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6907]
INFO: [Synth 8-4471] merging register 'buff_out_6_V_addr_reg_24631_pp0_iter3_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter3_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6908]
INFO: [Synth 8-4471] merging register 'buff_out_7_V_addr_reg_24637_pp0_iter2_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter2_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6909]
INFO: [Synth 8-4471] merging register 'buff_out_7_V_addr_reg_24637_pp0_iter3_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter3_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6910]
INFO: [Synth 8-4471] merging register 'buff_out_8_V_addr_reg_24643_pp0_iter2_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter2_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6911]
INFO: [Synth 8-4471] merging register 'buff_out_8_V_addr_reg_24643_pp0_iter3_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter3_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6912]
INFO: [Synth 8-4471] merging register 'buff_out_9_V_addr_reg_24649_pp0_iter2_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter2_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6913]
INFO: [Synth 8-4471] merging register 'buff_out_9_V_addr_reg_24649_pp0_iter3_reg_reg[7:0]' into 'buff_out_0_V_addr_reg_24575_pp0_iter3_reg_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute.v:6914]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '8' to '7' bits. [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_urem_8ns_3dEe.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '8' to '7' bits. [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_urem_8ns_3dEe.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '8' to '7' bits. [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_urem_8ns_3dEe.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '8' to '7' bits. [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_urem_8ns_3dEe.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '8' to '7' bits. [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_urem_8ns_3dEe.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '8' to '7' bits. [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_urem_8ns_3dEe.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '8' to '7' bits. [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_urem_8ns_3dEe.v:50]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_weight.v:5580]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_weight.v:5588]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '10' to '9' bits. [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_urem_10ns_cud.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '10' to '9' bits. [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_urem_10ns_cud.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '10' to '9' bits. [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_urem_10ns_cud.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '10' to '9' bits. [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_urem_10ns_cud.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '10' to '9' bits. [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_urem_10ns_cud.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '10' to '9' bits. [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_urem_10ns_cud.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '10' to '9' bits. [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_urem_10ns_cud.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '10' to '9' bits. [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_urem_10ns_cud.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '10' to '9' bits. [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d_urem_10ns_cud.v:50]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'bias_buff_V17_addr_reg_663_reg[5:0]' into 'bias_buff_V16_addr_reg_658_reg[5:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_bias.v:435]
INFO: [Synth 8-4471] merging register 'bias_buff_V18_addr_reg_668_reg[5:0]' into 'bias_buff_V16_addr_reg_658_reg[5:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_bias.v:436]
INFO: [Synth 8-4471] merging register 'bias_buff_V19_addr_reg_673_reg[5:0]' into 'bias_buff_V16_addr_reg_658_reg[5:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_bias.v:437]
INFO: [Synth 8-4471] merging register 'bias_buff_V20_addr_reg_678_reg[5:0]' into 'bias_buff_V16_addr_reg_658_reg[5:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_bias.v:438]
INFO: [Synth 8-4471] merging register 'bias_buff_V21_addr_reg_683_reg[5:0]' into 'bias_buff_V16_addr_reg_658_reg[5:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_bias.v:439]
INFO: [Synth 8-4471] merging register 'bias_buff_V22_addr_reg_688_reg[5:0]' into 'bias_buff_V16_addr_reg_658_reg[5:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_bias.v:440]
INFO: [Synth 8-4471] merging register 'bias_buff_V23_addr_reg_693_reg[5:0]' into 'bias_buff_V16_addr_reg_658_reg[5:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_bias.v:441]
INFO: [Synth 8-4471] merging register 'bias_buff_V24_addr_reg_698_reg[5:0]' into 'bias_buff_V16_addr_reg_658_reg[5:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_bias.v:442]
INFO: [Synth 8-4471] merging register 'bias_buff_V25_addr_reg_703_reg[5:0]' into 'bias_buff_V16_addr_reg_658_reg[5:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_bias.v:443]
INFO: [Synth 8-4471] merging register 'bias_buff_V26_addr_reg_708_reg[5:0]' into 'bias_buff_V16_addr_reg_658_reg[5:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_bias.v:444]
INFO: [Synth 8-4471] merging register 'bias_buff_V27_addr_reg_713_reg[5:0]' into 'bias_buff_V16_addr_reg_658_reg[5:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_bias.v:445]
INFO: [Synth 8-4471] merging register 'bias_buff_V28_addr_reg_718_reg[5:0]' into 'bias_buff_V16_addr_reg_658_reg[5:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_bias.v:446]
INFO: [Synth 8-4471] merging register 'bias_buff_V29_addr_reg_723_reg[5:0]' into 'bias_buff_V16_addr_reg_658_reg[5:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_bias.v:447]
INFO: [Synth 8-4471] merging register 'bias_buff_V30_addr_reg_728_reg[5:0]' into 'bias_buff_V16_addr_reg_658_reg[5:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_bias.v:448]
INFO: [Synth 8-4471] merging register 'bias_buff_V_addr_reg_653_reg[5:0]' into 'bias_buff_V16_addr_reg_658_reg[5:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_bias.v:449]
INFO: [Synth 8-4471] merging register 'buff_out_10_V_addr_reg_791_reg[7:0]' into 'buff_out_0_V_addr_reg_741_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_bias.v:456]
INFO: [Synth 8-4471] merging register 'buff_out_11_V_addr_reg_796_reg[7:0]' into 'buff_out_0_V_addr_reg_741_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_bias.v:457]
INFO: [Synth 8-4471] merging register 'buff_out_12_V_addr_reg_801_reg[7:0]' into 'buff_out_0_V_addr_reg_741_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_bias.v:458]
INFO: [Synth 8-4471] merging register 'buff_out_13_V_addr_reg_806_reg[7:0]' into 'buff_out_0_V_addr_reg_741_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_bias.v:459]
INFO: [Synth 8-4471] merging register 'buff_out_14_V_addr_reg_811_reg[7:0]' into 'buff_out_0_V_addr_reg_741_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_bias.v:460]
INFO: [Synth 8-4471] merging register 'buff_out_15_V_addr_reg_816_reg[7:0]' into 'buff_out_0_V_addr_reg_741_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_bias.v:461]
INFO: [Synth 8-4471] merging register 'buff_out_1_V_addr_reg_746_reg[7:0]' into 'buff_out_0_V_addr_reg_741_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_bias.v:462]
INFO: [Synth 8-4471] merging register 'buff_out_2_V_addr_reg_751_reg[7:0]' into 'buff_out_0_V_addr_reg_741_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_bias.v:463]
INFO: [Synth 8-4471] merging register 'buff_out_3_V_addr_reg_756_reg[7:0]' into 'buff_out_0_V_addr_reg_741_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_bias.v:464]
INFO: [Synth 8-4471] merging register 'buff_out_4_V_addr_reg_761_reg[7:0]' into 'buff_out_0_V_addr_reg_741_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_bias.v:465]
INFO: [Synth 8-4471] merging register 'buff_out_5_V_addr_reg_766_reg[7:0]' into 'buff_out_0_V_addr_reg_741_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_bias.v:466]
INFO: [Synth 8-4471] merging register 'buff_out_6_V_addr_reg_771_reg[7:0]' into 'buff_out_0_V_addr_reg_741_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_bias.v:467]
INFO: [Synth 8-4471] merging register 'buff_out_7_V_addr_reg_776_reg[7:0]' into 'buff_out_0_V_addr_reg_741_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_bias.v:468]
INFO: [Synth 8-4471] merging register 'buff_out_8_V_addr_reg_781_reg[7:0]' into 'buff_out_0_V_addr_reg_741_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_bias.v:469]
INFO: [Synth 8-4471] merging register 'buff_out_9_V_addr_reg_786_reg[7:0]' into 'buff_out_0_V_addr_reg_741_reg[7:0]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_bias.v:470]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln62_2_reg_1802_reg[33:31]' into 'zext_ln73_2_reg_1797_reg[33:31]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/write_back.v:2005]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/write_back.v:2255]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_5_reg_1013_pp0_iter1_reg_reg' and it is trimmed from '27' to '6' bits. [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d.v:3242]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_5_reg_1013_reg' and it is trimmed from '27' to '6' bits. [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/conv1d.v:3276]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'conv1d_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'conv1d_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv1d_IN_r_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv1d_IN_r_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv1d_W_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv1d_W_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv1d_B_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv1d_B_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv1d_OUT_r_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv1d_OUT_r_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-3971] The signal "conv1d_buff_out1_ocq_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:54 ; elapsed = 00:01:05 . Memory (MB): peak = 1472.195 ; gain = 719.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |compute             |           1|     25208|
|2     |compute_output__GB1 |           1|      3247|
|3     |compute_output__GB2 |           1|     32646|
|4     |conv1d__GC0         |           1|     30574|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 45    
	   3 Input     32 Bit       Adders := 5     
	   5 Input     32 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 8     
	   2 Input     17 Bit       Adders := 64    
	   2 Input     16 Bit       Adders := 128   
	   2 Input     12 Bit       Adders := 8     
	   3 Input     11 Bit       Adders := 10    
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 9     
	   3 Input      9 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 42    
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 43    
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 521   
+---Registers : 
	               64 Bit    Registers := 24    
	               35 Bit    Registers := 12    
	               32 Bit    Registers := 165   
	               31 Bit    Registers := 10    
	               29 Bit    Registers := 2     
	               20 Bit    Registers := 8     
	               18 Bit    Registers := 22    
	               16 Bit    Registers := 1205  
	               15 Bit    Registers := 5     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 42    
	                9 Bit    Registers := 21    
	                8 Bit    Registers := 77    
	                7 Bit    Registers := 14    
	                6 Bit    Registers := 44    
	                5 Bit    Registers := 42    
	                4 Bit    Registers := 37    
	                3 Bit    Registers := 40    
	                2 Bit    Registers := 106   
	                1 Bit    Registers := 880   
+---Multipliers : 
	                32x32  Multipliers := 5     
+---RAMs : 
	               8K Bit         RAMs := 4     
	               4K Bit         RAMs := 4     
	               2K Bit         RAMs := 40    
	             1024 Bit         RAMs := 16    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     35 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 66    
	  13 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 8     
	   2 Input     18 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 1296  
	   2 Input     15 Bit        Muxes := 5     
	  16 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 19    
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 131   
	   4 Input      8 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 8     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 22    
	   4 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 36    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 181   
	   3 Input      2 Bit        Muxes := 40    
	   5 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 683   
	   3 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module conv1d_mux_32_16_eOg__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv1d_mux_32_16_eOg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module compute 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 64    
	   2 Input     16 Bit       Adders := 128   
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 512   
+---Registers : 
	               32 Bit    Registers := 64    
	               16 Bit    Registers := 146   
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 32    
	                5 Bit    Registers := 32    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 297   
+---Muxes : 
	   2 Input     16 Bit        Muxes := 288   
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 260   
	   3 Input      1 Bit        Muxes := 32    
Module compute_output_bug8j_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module compute_output_bug8j_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module compute_output_bug8j_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module compute_output_bug8j_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module compute_output_bug8j_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module compute_output_bug8j_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module compute_output_bug8j_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module compute_output_bug8j_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module conv1d_urem_10ns_cud_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 10    
+---Registers : 
	               10 Bit    Registers := 13    
	                9 Bit    Registers := 19    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 9     
Module conv1d_urem_10ns_cud_div 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
Module load_input 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 13    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 59    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module conv1d_mux_164_16bkb__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 15    
Module load_bias 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module conv1d_urem_8ns_3dEe_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 8     
+---Registers : 
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 7     
	                3 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
Module conv1d_urem_8ns_3dEe_div 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
Module load_weight 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 4     
	   5 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 193   
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 20    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 39    
	                1 Bit    Registers := 247   
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     16 Bit        Muxes := 192   
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module compute_output 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
	               16 Bit    Registers := 768   
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 580   
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
Module conv1d_CTRL_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 9     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	  13 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  13 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module conv1d_IN_r_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module conv1d_IN_r_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_IN_r_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_IN_r_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_IN_r_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_IN_r_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_IN_r_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_IN_r_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module conv1d_IN_r_m_axi_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_IN_r_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_IN_r_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_IN_r_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_IN_r_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_IN_r_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_IN_r_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
Module conv1d_W_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module conv1d_W_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_W_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_W_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_W_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_W_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_W_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_W_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module conv1d_W_m_axi_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_W_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_W_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_W_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_W_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_W_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_W_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
Module conv1d_B_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module conv1d_B_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_B_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_B_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_B_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_B_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_B_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_B_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module conv1d_B_m_axi_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_B_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_B_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_B_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_B_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_B_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_B_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
Module conv1d_OUT_r_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module conv1d_OUT_r_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_OUT_r_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_OUT_r_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_OUT_r_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_OUT_r_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_OUT_r_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_OUT_r_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module conv1d_OUT_r_m_axi_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_OUT_r_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_OUT_r_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_OUT_r_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_OUT_r_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_OUT_r_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv1d_OUT_r_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
Module conv1d_buff_out1_ocq_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module conv1d_buff_out1_ocq_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module conv1d_buff_out1_ocq_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module conv1d_buff_out1_ocq_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module conv1d_buff_out1_ocq_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module conv1d_buff_out1_ocq_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module conv1d_buff_out1_ocq_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module conv1d_buff_out1_ocq_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module conv1d_buff_out1_ocq_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module conv1d_buff_out1_ocq_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module conv1d_buff_out1_ocq_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module conv1d_buff_out1_ocq_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module conv1d_buff_out1_ocq_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module conv1d_buff_out1_ocq_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module conv1d_buff_out1_ocq_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module conv1d_buff_out1_ocq_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module conv1d_buff_out1_ocq_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module conv1d_buff_out1_ocq_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module conv1d_buff_out1_ocq_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module conv1d_buff_out1_ocq_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module conv1d_buff_out1_ocq_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module conv1d_buff_out1_ocq_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module conv1d_buff_out1_ocq_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module conv1d_buff_out1_ocq_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module conv1d_buff_out1_ocq_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module conv1d_buff_out1_ocq_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module conv1d_buff_out1_ocq_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module conv1d_buff_out1_ocq_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module conv1d_buff_out1_ocq_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module conv1d_buff_out1_ocq_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module conv1d_buff_out1_ocq_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module conv1d_buff_out1_ocq_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module conv1d_bias_buff_UhA_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module conv1d_bias_buff_UhA_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module conv1d_bias_buff_UhA_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module conv1d_bias_buff_UhA_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module conv1d_bias_buff_UhA_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module conv1d_bias_buff_UhA_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module conv1d_bias_buff_UhA_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module conv1d_bias_buff_UhA_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module conv1d_bias_buff_UhA_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module conv1d_bias_buff_UhA_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module conv1d_bias_buff_UhA_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module conv1d_bias_buff_UhA_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module conv1d_bias_buff_UhA_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module conv1d_bias_buff_UhA_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module conv1d_bias_buff_UhA_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module conv1d_bias_buff_UhA_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module conv1d_mux_164_16bkb__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 15    
Module conv1d_mux_164_16bkb__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 15    
Module conv1d_mux_164_16bkb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 15    
Module write_back 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 11    
	   3 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               32 Bit    Registers := 11    
	               31 Bit    Registers := 3     
	               18 Bit    Registers := 2     
	               15 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 45    
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module conv1d 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     29 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               31 Bit    Registers := 5     
	               29 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 48    
	   2 Input     15 Bit        Muxes := 2     
	  16 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 64    
	   2 Input      6 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 85    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U342/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register buff_in_2_V_load_reg_24768_reg is absorbed into DSP conv1d_mul_mul_16fYi_U342/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: operator conv1d_mul_mul_16fYi_U342/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U342/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U343/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register buff_in_3_V_load_reg_24773_reg is absorbed into DSP conv1d_mul_mul_16fYi_U343/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: operator conv1d_mul_mul_16fYi_U343/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U343/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U344/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register buff_in_2_V_load_reg_24768_reg is absorbed into DSP conv1d_mul_mul_16fYi_U344/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: operator conv1d_mul_mul_16fYi_U344/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U344/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U345/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register buff_in_3_V_load_reg_24773_reg is absorbed into DSP conv1d_mul_mul_16fYi_U345/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: operator conv1d_mul_mul_16fYi_U345/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U345/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U346/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register buff_in_2_V_load_reg_24768_reg is absorbed into DSP conv1d_mul_mul_16fYi_U346/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: operator conv1d_mul_mul_16fYi_U346/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U346/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U347/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register buff_in_3_V_load_reg_24773_reg is absorbed into DSP conv1d_mul_mul_16fYi_U347/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: operator conv1d_mul_mul_16fYi_U347/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U347/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U348/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register buff_in_2_V_load_reg_24768_reg is absorbed into DSP conv1d_mul_mul_16fYi_U348/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: operator conv1d_mul_mul_16fYi_U348/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U348/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U349/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register buff_in_3_V_load_reg_24773_reg is absorbed into DSP conv1d_mul_mul_16fYi_U349/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: operator conv1d_mul_mul_16fYi_U349/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U349/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U350/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register buff_in_2_V_load_reg_24768_reg is absorbed into DSP conv1d_mul_mul_16fYi_U350/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: operator conv1d_mul_mul_16fYi_U350/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U350/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U351/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register buff_in_3_V_load_reg_24773_reg is absorbed into DSP conv1d_mul_mul_16fYi_U351/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: operator conv1d_mul_mul_16fYi_U351/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U351/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U352/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register buff_in_2_V_load_reg_24768_reg is absorbed into DSP conv1d_mul_mul_16fYi_U352/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: operator conv1d_mul_mul_16fYi_U352/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U352/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U353/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register buff_in_3_V_load_reg_24773_reg is absorbed into DSP conv1d_mul_mul_16fYi_U353/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: operator conv1d_mul_mul_16fYi_U353/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U353/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U354/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register buff_in_2_V_load_reg_24768_reg is absorbed into DSP conv1d_mul_mul_16fYi_U354/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: operator conv1d_mul_mul_16fYi_U354/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U354/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U355/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register buff_in_3_V_load_reg_24773_reg is absorbed into DSP conv1d_mul_mul_16fYi_U355/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: operator conv1d_mul_mul_16fYi_U355/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U355/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U356/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register buff_in_2_V_load_reg_24768_reg is absorbed into DSP conv1d_mul_mul_16fYi_U356/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: operator conv1d_mul_mul_16fYi_U356/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U356/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U357/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register buff_in_3_V_load_reg_24773_reg is absorbed into DSP conv1d_mul_mul_16fYi_U357/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: operator conv1d_mul_mul_16fYi_U357/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U357/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U358/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register buff_in_2_V_load_reg_24768_reg is absorbed into DSP conv1d_mul_mul_16fYi_U358/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: operator conv1d_mul_mul_16fYi_U358/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U358/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U359/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register buff_in_3_V_load_reg_24773_reg is absorbed into DSP conv1d_mul_mul_16fYi_U359/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: operator conv1d_mul_mul_16fYi_U359/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U359/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U360/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register buff_in_2_V_load_reg_24768_reg is absorbed into DSP conv1d_mul_mul_16fYi_U360/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: operator conv1d_mul_mul_16fYi_U360/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U360/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U361/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register buff_in_3_V_load_reg_24773_reg is absorbed into DSP conv1d_mul_mul_16fYi_U361/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: operator conv1d_mul_mul_16fYi_U361/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U361/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U362/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register buff_in_2_V_load_reg_24768_reg is absorbed into DSP conv1d_mul_mul_16fYi_U362/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: operator conv1d_mul_mul_16fYi_U362/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U362/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U363/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register buff_in_3_V_load_reg_24773_reg is absorbed into DSP conv1d_mul_mul_16fYi_U363/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: operator conv1d_mul_mul_16fYi_U363/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U363/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U364/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register buff_in_2_V_load_reg_24768_reg is absorbed into DSP conv1d_mul_mul_16fYi_U364/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: operator conv1d_mul_mul_16fYi_U364/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U364/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U365/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register buff_in_3_V_load_reg_24773_reg is absorbed into DSP conv1d_mul_mul_16fYi_U365/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: operator conv1d_mul_mul_16fYi_U365/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U365/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U366/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register buff_in_2_V_load_reg_24768_reg is absorbed into DSP conv1d_mul_mul_16fYi_U366/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: operator conv1d_mul_mul_16fYi_U366/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U366/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U367/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register buff_in_3_V_load_reg_24773_reg is absorbed into DSP conv1d_mul_mul_16fYi_U367/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: operator conv1d_mul_mul_16fYi_U367/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U367/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U368/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register buff_in_2_V_load_reg_24768_reg is absorbed into DSP conv1d_mul_mul_16fYi_U368/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: operator conv1d_mul_mul_16fYi_U368/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U368/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U369/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register buff_in_3_V_load_reg_24773_reg is absorbed into DSP conv1d_mul_mul_16fYi_U369/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: operator conv1d_mul_mul_16fYi_U369/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U369/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U370/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register buff_in_2_V_load_reg_24768_reg is absorbed into DSP conv1d_mul_mul_16fYi_U370/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: operator conv1d_mul_mul_16fYi_U370/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U370/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U371/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register buff_in_3_V_load_reg_24773_reg is absorbed into DSP conv1d_mul_mul_16fYi_U371/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: operator conv1d_mul_mul_16fYi_U371/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U371/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U372/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register buff_in_2_V_load_reg_24768_reg is absorbed into DSP conv1d_mul_mul_16fYi_U372/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: operator conv1d_mul_mul_16fYi_U372/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U372/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U373/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register buff_in_3_V_load_reg_24773_reg is absorbed into DSP conv1d_mul_mul_16fYi_U373/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: operator conv1d_mul_mul_16fYi_U373/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U373/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U310/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator conv1d_mul_mul_16fYi_U310/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U310/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U311/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator conv1d_mul_mul_16fYi_U311/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U311/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U312/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator conv1d_mul_mul_16fYi_U312/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U312/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U313/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator conv1d_mul_mul_16fYi_U313/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U313/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U314/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator conv1d_mul_mul_16fYi_U314/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U314/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U315/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator conv1d_mul_mul_16fYi_U315/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U315/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U316/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator conv1d_mul_mul_16fYi_U316/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U316/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U317/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator conv1d_mul_mul_16fYi_U317/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U317/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U318/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator conv1d_mul_mul_16fYi_U318/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U318/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U319/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator conv1d_mul_mul_16fYi_U319/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U319/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U320/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator conv1d_mul_mul_16fYi_U320/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U320/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U321/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator conv1d_mul_mul_16fYi_U321/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U321/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U322/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator conv1d_mul_mul_16fYi_U322/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U322/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U323/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator conv1d_mul_mul_16fYi_U323/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U323/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U324/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator conv1d_mul_mul_16fYi_U324/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U324/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U325/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator conv1d_mul_mul_16fYi_U325/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U325/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U326/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator conv1d_mul_mul_16fYi_U326/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U326/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U327/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator conv1d_mul_mul_16fYi_U327/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U327/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U328/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator conv1d_mul_mul_16fYi_U328/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U328/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U329/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator conv1d_mul_mul_16fYi_U329/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U329/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U330/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator conv1d_mul_mul_16fYi_U330/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U330/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U331/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator conv1d_mul_mul_16fYi_U331/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U331/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U332/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator conv1d_mul_mul_16fYi_U332/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U332/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U333/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator conv1d_mul_mul_16fYi_U333/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U333/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U334/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator conv1d_mul_mul_16fYi_U334/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U334/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U335/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator conv1d_mul_mul_16fYi_U335/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U335/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U336/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator conv1d_mul_mul_16fYi_U336/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U336/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U337/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator conv1d_mul_mul_16fYi_U337/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U337/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U338/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator conv1d_mul_mul_16fYi_U338/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U338/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U339/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator conv1d_mul_mul_16fYi_U339/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U339/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U340/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator conv1d_mul_mul_16fYi_U340/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U340/conv1d_mul_mul_16fYi_DSP48_0_U/p.
DSP Report: Generating DSP conv1d_mul_mul_16fYi_U341/conv1d_mul_mul_16fYi_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator conv1d_mul_mul_16fYi_U341/conv1d_mul_mul_16fYi_DSP48_0_U/p is absorbed into DSP conv1d_mul_mul_16fYi_U341/conv1d_mul_mul_16fYi_DSP48_0_U/p.
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln102_reg_11769_reg' and it is trimmed from '29' to '6' bits. [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/compute_output.v:3480]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_input.v:1138]
DSP Report: Generating DSP grp_load_input_fu_2414/mul_ln9_fu_317_p2, operation Mode is: A*B2.
DSP Report: register grp_load_input_fu_2414/add_ln9_reg_425_reg is absorbed into DSP grp_load_input_fu_2414/mul_ln9_fu_317_p2.
DSP Report: operator grp_load_input_fu_2414/mul_ln9_fu_317_p2 is absorbed into DSP grp_load_input_fu_2414/mul_ln9_fu_317_p2.
DSP Report: operator grp_load_input_fu_2414/mul_ln9_fu_317_p2 is absorbed into DSP grp_load_input_fu_2414/mul_ln9_fu_317_p2.
DSP Report: Generating DSP grp_load_input_fu_2414/mul_ln9_reg_449_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_load_input_fu_2414/add_ln9_reg_425_reg is absorbed into DSP grp_load_input_fu_2414/mul_ln9_reg_449_reg.
DSP Report: register grp_load_input_fu_2414/mul_ln9_reg_449_reg is absorbed into DSP grp_load_input_fu_2414/mul_ln9_reg_449_reg.
DSP Report: operator grp_load_input_fu_2414/mul_ln9_fu_317_p2 is absorbed into DSP grp_load_input_fu_2414/mul_ln9_reg_449_reg.
DSP Report: operator grp_load_input_fu_2414/mul_ln9_fu_317_p2 is absorbed into DSP grp_load_input_fu_2414/mul_ln9_reg_449_reg.
DSP Report: Generating DSP grp_load_input_fu_2414/mul_ln9_fu_317_p2, operation Mode is: A2*B.
DSP Report: register grp_load_input_fu_2414/mul_ln9_fu_317_p2 is absorbed into DSP grp_load_input_fu_2414/mul_ln9_fu_317_p2.
DSP Report: operator grp_load_input_fu_2414/mul_ln9_fu_317_p2 is absorbed into DSP grp_load_input_fu_2414/mul_ln9_fu_317_p2.
DSP Report: operator grp_load_input_fu_2414/mul_ln9_fu_317_p2 is absorbed into DSP grp_load_input_fu_2414/mul_ln9_fu_317_p2.
DSP Report: Generating DSP grp_load_input_fu_2414/mul_ln9_reg_449_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_load_input_fu_2414/mul_ln9_reg_449_reg is absorbed into DSP grp_load_input_fu_2414/mul_ln9_reg_449_reg.
DSP Report: register grp_load_input_fu_2414/mul_ln9_reg_449_reg is absorbed into DSP grp_load_input_fu_2414/mul_ln9_reg_449_reg.
DSP Report: operator grp_load_input_fu_2414/mul_ln9_fu_317_p2 is absorbed into DSP grp_load_input_fu_2414/mul_ln9_reg_449_reg.
DSP Report: operator grp_load_input_fu_2414/mul_ln9_fu_317_p2 is absorbed into DSP grp_load_input_fu_2414/mul_ln9_reg_449_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_weight.v:5566]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/load_weight.v:5564]
DSP Report: Generating DSP mul_ln27_fu_4357_p2, operation Mode is: A2*B2.
DSP Report: register sub_ln27_reg_13636_reg is absorbed into DSP mul_ln27_fu_4357_p2.
DSP Report: register mul_ln27_fu_4357_p2 is absorbed into DSP mul_ln27_fu_4357_p2.
DSP Report: operator mul_ln27_fu_4357_p2 is absorbed into DSP mul_ln27_fu_4357_p2.
DSP Report: operator mul_ln27_fu_4357_p2 is absorbed into DSP mul_ln27_fu_4357_p2.
DSP Report: Generating DSP mul_ln27_reg_13701_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register add_ln27_reg_13657_reg is absorbed into DSP mul_ln27_reg_13701_reg.
DSP Report: register sub_ln27_reg_13636_reg is absorbed into DSP mul_ln27_reg_13701_reg.
DSP Report: register mul_ln27_reg_13701_reg is absorbed into DSP mul_ln27_reg_13701_reg.
DSP Report: operator mul_ln27_fu_4357_p2 is absorbed into DSP mul_ln27_reg_13701_reg.
DSP Report: operator mul_ln27_fu_4357_p2 is absorbed into DSP mul_ln27_reg_13701_reg.
DSP Report: Generating DSP mul_ln27_fu_4357_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln27_fu_4357_p2 is absorbed into DSP mul_ln27_fu_4357_p2.
DSP Report: register mul_ln27_fu_4357_p2 is absorbed into DSP mul_ln27_fu_4357_p2.
DSP Report: operator mul_ln27_fu_4357_p2 is absorbed into DSP mul_ln27_fu_4357_p2.
DSP Report: operator mul_ln27_fu_4357_p2 is absorbed into DSP mul_ln27_fu_4357_p2.
DSP Report: Generating DSP mul_ln27_reg_13701_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register add_ln27_reg_13657_reg is absorbed into DSP mul_ln27_reg_13701_reg.
DSP Report: register mul_ln27_reg_13701_reg is absorbed into DSP mul_ln27_reg_13701_reg.
DSP Report: register mul_ln27_reg_13701_reg is absorbed into DSP mul_ln27_reg_13701_reg.
DSP Report: operator mul_ln27_fu_4357_p2 is absorbed into DSP mul_ln27_reg_13701_reg.
DSP Report: operator mul_ln27_fu_4357_p2 is absorbed into DSP mul_ln27_reg_13701_reg.
DSP Report: Generating DSP mul_ln27_1_fu_4368_p2, operation Mode is: A2*B2.
DSP Report: register sub_ln27_reg_13636_reg is absorbed into DSP mul_ln27_1_fu_4368_p2.
DSP Report: register mul_ln27_1_fu_4368_p2 is absorbed into DSP mul_ln27_1_fu_4368_p2.
DSP Report: operator mul_ln27_1_fu_4368_p2 is absorbed into DSP mul_ln27_1_fu_4368_p2.
DSP Report: operator mul_ln27_1_fu_4368_p2 is absorbed into DSP mul_ln27_1_fu_4368_p2.
DSP Report: Generating DSP mul_ln27_1_reg_13707_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register add_ln27_3_reg_13682_reg is absorbed into DSP mul_ln27_1_reg_13707_reg.
DSP Report: register sub_ln27_reg_13636_reg is absorbed into DSP mul_ln27_1_reg_13707_reg.
DSP Report: register mul_ln27_1_reg_13707_reg is absorbed into DSP mul_ln27_1_reg_13707_reg.
DSP Report: operator mul_ln27_1_fu_4368_p2 is absorbed into DSP mul_ln27_1_reg_13707_reg.
DSP Report: operator mul_ln27_1_fu_4368_p2 is absorbed into DSP mul_ln27_1_reg_13707_reg.
DSP Report: Generating DSP mul_ln27_1_fu_4368_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln27_1_fu_4368_p2 is absorbed into DSP mul_ln27_1_fu_4368_p2.
DSP Report: register mul_ln27_1_fu_4368_p2 is absorbed into DSP mul_ln27_1_fu_4368_p2.
DSP Report: operator mul_ln27_1_fu_4368_p2 is absorbed into DSP mul_ln27_1_fu_4368_p2.
DSP Report: operator mul_ln27_1_fu_4368_p2 is absorbed into DSP mul_ln27_1_fu_4368_p2.
DSP Report: Generating DSP mul_ln27_1_reg_13707_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register add_ln27_3_reg_13682_reg is absorbed into DSP mul_ln27_1_reg_13707_reg.
DSP Report: register mul_ln27_1_reg_13707_reg is absorbed into DSP mul_ln27_1_reg_13707_reg.
DSP Report: register mul_ln27_1_reg_13707_reg is absorbed into DSP mul_ln27_1_reg_13707_reg.
DSP Report: operator mul_ln27_1_fu_4368_p2 is absorbed into DSP mul_ln27_1_reg_13707_reg.
DSP Report: operator mul_ln27_1_fu_4368_p2 is absorbed into DSP mul_ln27_1_reg_13707_reg.
INFO: [Synth 8-4471] merging register 'shl_ln_reg_1830_reg[7:1]' into 'or_ln77_reg_1915_reg[7:1]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/write_back.v:1091]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/write_back.v:2251]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/da05/hdl/verilog/write_back.v:2247]
DSP Report: Generating DSP mul_ln81_1_fu_1339_p2, operation Mode is: A2*B.
DSP Report: register mul_ln81_1_fu_1339_p2 is absorbed into DSP mul_ln81_1_fu_1339_p2.
DSP Report: operator mul_ln81_1_fu_1339_p2 is absorbed into DSP mul_ln81_1_fu_1339_p2.
DSP Report: operator mul_ln81_1_fu_1339_p2 is absorbed into DSP mul_ln81_1_fu_1339_p2.
DSP Report: Generating DSP mul_ln81_1_reg_2065_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register add_ln80_2_reg_2025_reg is absorbed into DSP mul_ln81_1_reg_2065_reg.
DSP Report: register mul_ln81_1_reg_2065_reg is absorbed into DSP mul_ln81_1_reg_2065_reg.
DSP Report: operator mul_ln81_1_fu_1339_p2 is absorbed into DSP mul_ln81_1_reg_2065_reg.
DSP Report: operator mul_ln81_1_fu_1339_p2 is absorbed into DSP mul_ln81_1_reg_2065_reg.
DSP Report: Generating DSP mul_ln81_1_fu_1339_p2, operation Mode is: A*B2.
DSP Report: register mul_ln81_1_fu_1339_p2 is absorbed into DSP mul_ln81_1_fu_1339_p2.
DSP Report: operator mul_ln81_1_fu_1339_p2 is absorbed into DSP mul_ln81_1_fu_1339_p2.
DSP Report: operator mul_ln81_1_fu_1339_p2 is absorbed into DSP mul_ln81_1_fu_1339_p2.
DSP Report: Generating DSP mul_ln81_1_reg_2065_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register add_ln80_2_reg_2025_reg is absorbed into DSP mul_ln81_1_reg_2065_reg.
DSP Report: register mul_ln81_1_reg_2065_reg is absorbed into DSP mul_ln81_1_reg_2065_reg.
DSP Report: operator mul_ln81_1_fu_1339_p2 is absorbed into DSP mul_ln81_1_reg_2065_reg.
DSP Report: operator mul_ln81_1_fu_1339_p2 is absorbed into DSP mul_ln81_1_reg_2065_reg.
DSP Report: Generating DSP mul_ln81_fu_1180_p2, operation Mode is: A2*B.
DSP Report: register add_ln80_reg_1807_reg is absorbed into DSP mul_ln81_fu_1180_p2.
DSP Report: operator mul_ln81_fu_1180_p2 is absorbed into DSP mul_ln81_fu_1180_p2.
DSP Report: operator mul_ln81_fu_1180_p2 is absorbed into DSP mul_ln81_fu_1180_p2.
DSP Report: Generating DSP mul_ln81_fu_1180_p2, operation Mode is: A2*B.
DSP Report: register mul_ln81_fu_1180_p2 is absorbed into DSP mul_ln81_fu_1180_p2.
DSP Report: operator mul_ln81_fu_1180_p2 is absorbed into DSP mul_ln81_fu_1180_p2.
DSP Report: operator mul_ln81_fu_1180_p2 is absorbed into DSP mul_ln81_fu_1180_p2.
DSP Report: Generating DSP mul_ln81_fu_1180_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln81_fu_1180_p2 is absorbed into DSP mul_ln81_fu_1180_p2.
DSP Report: operator mul_ln81_fu_1180_p2 is absorbed into DSP mul_ln81_fu_1180_p2.
DSP Report: operator mul_ln81_fu_1180_p2 is absorbed into DSP mul_ln81_fu_1180_p2.
DSP Report: Generating DSP mul_ln62_fu_1604_p2, operation Mode is: A2*B.
DSP Report: register mul_ln62_fu_1604_p2 is absorbed into DSP mul_ln62_fu_1604_p2.
DSP Report: operator mul_ln62_fu_1604_p2 is absorbed into DSP mul_ln62_fu_1604_p2.
DSP Report: operator mul_ln62_fu_1604_p2 is absorbed into DSP mul_ln62_fu_1604_p2.
DSP Report: Generating DSP mul_ln62_reg_2217_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register select_ln62_1_reg_2192_reg is absorbed into DSP mul_ln62_reg_2217_reg.
DSP Report: register mul_ln62_reg_2217_reg is absorbed into DSP mul_ln62_reg_2217_reg.
DSP Report: operator mul_ln62_fu_1604_p2 is absorbed into DSP mul_ln62_reg_2217_reg.
DSP Report: operator mul_ln62_fu_1604_p2 is absorbed into DSP mul_ln62_reg_2217_reg.
DSP Report: Generating DSP mul_ln62_fu_1604_p2, operation Mode is: A*B2.
DSP Report: register mul_ln62_fu_1604_p2 is absorbed into DSP mul_ln62_fu_1604_p2.
DSP Report: operator mul_ln62_fu_1604_p2 is absorbed into DSP mul_ln62_fu_1604_p2.
DSP Report: operator mul_ln62_fu_1604_p2 is absorbed into DSP mul_ln62_fu_1604_p2.
DSP Report: Generating DSP mul_ln62_reg_2217_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register select_ln62_1_reg_2192_reg is absorbed into DSP mul_ln62_reg_2217_reg.
DSP Report: register mul_ln62_reg_2217_reg is absorbed into DSP mul_ln62_reg_2217_reg.
DSP Report: operator mul_ln62_fu_1604_p2 is absorbed into DSP mul_ln62_reg_2217_reg.
DSP Report: operator mul_ln62_fu_1604_p2 is absorbed into DSP mul_ln62_reg_2217_reg.
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
INFO: [Synth 8-3971] The signal "inst/buff_out1_0_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_out1_1_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_out1_2_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_out1_3_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_out1_4_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_out1_5_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_out1_6_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_out1_7_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_out1_8_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_out1_9_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_out1_10_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_out1_11_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_out1_12_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_out1_13_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_out1_14_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_out1_15_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_out2_0_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_out2_1_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_out2_2_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_out2_3_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_out2_4_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_out2_5_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_out2_6_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_out2_7_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_out2_8_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_out2_9_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_out2_10_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_out2_11_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_out2_12_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_out2_13_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_out2_14_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/buff_out2_15_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_3_14_reg_25814_reg[3]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_14_reg_25819_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_60_reg_25792_reg[30]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_14_reg_25819_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_3_14_reg_25814_reg[4]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/tmp_544_reg_25798_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_60_reg_25792_reg[31]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/tmp_544_reg_25798_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_3_14_reg_25814_reg[2]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_14_reg_25819_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_60_reg_25792_reg[29]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_14_reg_25819_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_3_14_reg_25814_reg[1]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_14_reg_25819_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_60_reg_25792_reg[28]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_14_reg_25819_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_3_14_reg_25814_reg[0]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_14_reg_25819_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_60_reg_25792_reg[27]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_14_reg_25819_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_60_reg_25792_reg[26]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_14_reg_25819_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_14_reg_25819_reg[5]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/tmp_544_reg_25798_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_60_reg_25792_reg[25]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_59_reg_25804_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_60_reg_25792_reg[9]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/tmp_546_reg_25809_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_60_reg_25792_reg[10]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_59_reg_25804_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_60_reg_25792_reg[11]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_59_reg_25804_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_60_reg_25792_reg[12]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_59_reg_25804_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_60_reg_25792_reg[13]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_59_reg_25804_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_60_reg_25792_reg[14]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_59_reg_25804_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_60_reg_25792_reg[15]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_59_reg_25804_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_60_reg_25792_reg[16]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_59_reg_25804_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_60_reg_25792_reg[17]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_59_reg_25804_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_60_reg_25792_reg[18]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_59_reg_25804_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_60_reg_25792_reg[19]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_59_reg_25804_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_60_reg_25792_reg[20]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_59_reg_25804_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_60_reg_25792_reg[21]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_59_reg_25804_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_60_reg_25792_reg[22]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_59_reg_25804_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_60_reg_25792_reg[23]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_59_reg_25804_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_60_reg_25792_reg[24]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_59_reg_25804_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/tmp_552_reg_25831_reg[0]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_15_1_reg_25852_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_61_reg_25825_reg[31]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_15_1_reg_25852_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_3_15_1_reg_25847_reg[3]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_15_1_reg_25852_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_61_reg_25825_reg[30]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_15_1_reg_25852_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_3_15_1_reg_25847_reg[4]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_15_1_reg_25852_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_3_15_1_reg_25847_reg[2]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_15_1_reg_25852_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_61_reg_25825_reg[29]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_15_1_reg_25852_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_3_15_1_reg_25847_reg[1]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_15_1_reg_25852_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_61_reg_25825_reg[28]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_15_1_reg_25852_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_3_15_1_reg_25847_reg[0]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_15_1_reg_25852_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_61_reg_25825_reg[27]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_15_1_reg_25852_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_61_reg_25825_reg[26]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_15_1_reg_25852_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_61_reg_25825_reg[25]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_60_reg_25837_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_61_reg_25825_reg[9]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/tmp_554_reg_25842_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_61_reg_25825_reg[10]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_60_reg_25837_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_61_reg_25825_reg[11]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_60_reg_25837_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_61_reg_25825_reg[12]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_60_reg_25837_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_61_reg_25825_reg[13]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_60_reg_25837_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_61_reg_25825_reg[14]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_60_reg_25837_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_61_reg_25825_reg[15]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_60_reg_25837_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_61_reg_25825_reg[16]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_60_reg_25837_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_61_reg_25825_reg[17]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_60_reg_25837_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_61_reg_25825_reg[18]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_60_reg_25837_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_61_reg_25825_reg[19]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_60_reg_25837_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_61_reg_25825_reg[20]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_60_reg_25837_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_61_reg_25825_reg[21]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_60_reg_25837_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_61_reg_25825_reg[22]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_60_reg_25837_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_61_reg_25825_reg[23]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_60_reg_25837_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_61_reg_25825_reg[24]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_60_reg_25837_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_3_13_reg_25742_reg[3]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_13_reg_25747_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_56_reg_25720_reg[30]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_13_reg_25747_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_3_13_reg_25742_reg[4]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/tmp_512_reg_25726_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_56_reg_25720_reg[31]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/tmp_512_reg_25726_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_3_13_reg_25742_reg[2]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_13_reg_25747_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_56_reg_25720_reg[29]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_13_reg_25747_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_3_13_reg_25742_reg[1]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_13_reg_25747_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_56_reg_25720_reg[28]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_13_reg_25747_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_3_13_reg_25742_reg[0]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_13_reg_25747_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_56_reg_25720_reg[27]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_13_reg_25747_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_56_reg_25720_reg[26]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_13_reg_25747_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_13_reg_25747_reg[5]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/tmp_512_reg_25726_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_56_reg_25720_reg[25]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_55_reg_25732_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_56_reg_25720_reg[9]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/tmp_514_reg_25737_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_56_reg_25720_reg[10]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_55_reg_25732_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_56_reg_25720_reg[11]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_55_reg_25732_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_56_reg_25720_reg[12]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_55_reg_25732_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_56_reg_25720_reg[13]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_55_reg_25732_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_56_reg_25720_reg[14]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_55_reg_25732_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_56_reg_25720_reg[15]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_55_reg_25732_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_56_reg_25720_reg[16]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_55_reg_25732_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_56_reg_25720_reg[17]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_55_reg_25732_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_56_reg_25720_reg[18]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_55_reg_25732_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_56_reg_25720_reg[19]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_55_reg_25732_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_56_reg_25720_reg[20]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_55_reg_25732_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_56_reg_25720_reg[21]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_55_reg_25732_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_56_reg_25720_reg[22]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_55_reg_25732_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_56_reg_25720_reg[23]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_55_reg_25732_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_56_reg_25720_reg[24]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_55_reg_25732_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/tmp_520_reg_25759_reg[0]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_14_1_reg_25780_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_57_reg_25753_reg[31]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_14_1_reg_25780_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_3_14_1_reg_25775_reg[3]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_14_1_reg_25780_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_57_reg_25753_reg[30]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_14_1_reg_25780_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_3_14_1_reg_25775_reg[4]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_14_1_reg_25780_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_3_14_1_reg_25775_reg[2]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_14_1_reg_25780_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_57_reg_25753_reg[29]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_14_1_reg_25780_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_3_14_1_reg_25775_reg[1]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_14_1_reg_25780_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_57_reg_25753_reg[28]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_14_1_reg_25780_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_3_14_1_reg_25775_reg[0]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_14_1_reg_25780_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_57_reg_25753_reg[27]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_14_1_reg_25780_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_57_reg_25753_reg[26]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/p_Result_4_14_1_reg_25780_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/mul_ln1118_57_reg_25753_reg[25]' (FDE) to 'inst/grp_compute_output_fu_669/grp_compute_fu_1783/trunc_ln708_56_reg_25765_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_compute_output_fu_669i_1_1/\grp_load_input_fu_2414/conv1d_urem_10ns_cud_U36/conv1d_urem_10ns_cud_div_U/divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_compute_output_fu_669i_1_1/\grp_load_input_fu_2414/conv1d_urem_10ns_cud_U36/conv1d_urem_10ns_cud_div_U/divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_compute_output_fu_669i_1_1/\grp_load_input_fu_2414/conv1d_urem_10ns_cud_U36/conv1d_urem_10ns_cud_div_U/conv1d_urem_10ns_cud_div_u_0/remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_compute_output_fu_669i_1_1/\grp_load_input_fu_2414/zext_ln9_1_reg_401_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_compute_output_fu_669i_1_1/\grp_load_input_fu_2414/conv1d_urem_10ns_cud_U36/conv1d_urem_10ns_cud_div_U/divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_compute_output_fu_669i_1_1/\grp_load_input_fu_2414/conv1d_urem_10ns_cud_U36/conv1d_urem_10ns_cud_div_U/divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_compute_output_fu_669i_1_1/\grp_load_input_fu_2414/conv1d_urem_10ns_cud_U36/conv1d_urem_10ns_cud_div_U/divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_compute_output_fu_669i_1_1/\grp_load_input_fu_2414/conv1d_urem_10ns_cud_U36/conv1d_urem_10ns_cud_div_U/conv1d_urem_10ns_cud_div_u_0/loop[0].remd_tmp_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_compute_output_fu_669i_1_1/\grp_load_input_fu_2414/conv1d_urem_10ns_cud_U36/conv1d_urem_10ns_cud_div_U/divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_compute_output_fu_669i_1_1/\grp_load_input_fu_2414/conv1d_urem_10ns_cud_U36/conv1d_urem_10ns_cud_div_U/conv1d_urem_10ns_cud_div_u_0/loop[1].remd_tmp_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_compute_output_fu_669i_1_1/\grp_load_input_fu_2414/conv1d_urem_10ns_cud_U36/conv1d_urem_10ns_cud_div_U/divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_compute_output_fu_669i_1_1/\grp_load_input_fu_2414/conv1d_urem_10ns_cud_U36/conv1d_urem_10ns_cud_div_U/conv1d_urem_10ns_cud_div_u_0/loop[2].remd_tmp_reg[3][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_compute_output_fu_669i_1_1/\grp_load_input_fu_2414/conv1d_urem_10ns_cud_U36/conv1d_urem_10ns_cud_div_U/divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_compute_output_fu_669i_1_1/\grp_load_input_fu_2414/conv1d_urem_10ns_cud_U36/conv1d_urem_10ns_cud_div_U/conv1d_urem_10ns_cud_div_u_0/loop[3].remd_tmp_reg[4][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_compute_output_fu_669i_1_1/\grp_load_input_fu_2414/conv1d_urem_10ns_cud_U36/conv1d_urem_10ns_cud_div_U/divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_compute_output_fu_669i_1_1/\grp_load_input_fu_2414/conv1d_urem_10ns_cud_U36/conv1d_urem_10ns_cud_div_U/conv1d_urem_10ns_cud_div_u_0/loop[4].remd_tmp_reg[5][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_compute_output_fu_669i_1_1/\grp_load_input_fu_2414/conv1d_urem_10ns_cud_U36/conv1d_urem_10ns_cud_div_U/divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_compute_output_fu_669i_1_1/\grp_load_input_fu_2414/conv1d_urem_10ns_cud_U36/conv1d_urem_10ns_cud_div_U/conv1d_urem_10ns_cud_div_u_0/loop[5].remd_tmp_reg[6][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_compute_output_fu_669i_1_1/\grp_load_input_fu_2414/conv1d_urem_10ns_cud_U36/conv1d_urem_10ns_cud_div_U/divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_compute_output_fu_669i_1_1/\grp_load_input_fu_2414/conv1d_urem_10ns_cud_U36/conv1d_urem_10ns_cud_div_U/conv1d_urem_10ns_cud_div_u_0/loop[6].remd_tmp_reg[7][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_compute_output_fu_669i_1_1/\grp_load_input_fu_2414/conv1d_urem_10ns_cud_U36/conv1d_urem_10ns_cud_div_U/divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_compute_output_fu_669i_1_1/\grp_load_input_fu_2414/conv1d_urem_10ns_cud_U36/conv1d_urem_10ns_cud_div_U/conv1d_urem_10ns_cud_div_u_0/loop[7].remd_tmp_reg[8][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_compute_output_fu_669i_1_1/\grp_load_input_fu_2414/conv1d_urem_10ns_cud_U36/conv1d_urem_10ns_cud_div_U/divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_compute_output_fu_669i_1_1/\grp_load_input_fu_2414/conv1d_urem_10ns_cud_U36/conv1d_urem_10ns_cud_div_U/conv1d_urem_10ns_cud_div_u_0/loop[7].remd_tmp_reg[8][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_compute_output_fu_669i_1_2/grp_load_weight_fu_2015/conv1d_urem_8ns_3dEe_U47/\conv1d_urem_8ns_3dEe_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_compute_output_fu_669i_1_2/grp_load_weight_fu_2015/conv1d_urem_8ns_3dEe_U47/\conv1d_urem_8ns_3dEe_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_compute_output_fu_669i_1_2/grp_load_weight_fu_2015/\zext_ln23_2_reg_13652_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_compute_output_fu_669i_1_2/grp_load_weight_fu_2015/conv1d_urem_8ns_3dEe_U47/\conv1d_urem_8ns_3dEe_div_U/conv1d_urem_8ns_3dEe_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_compute_output_fu_669i_1_2/i_1_0/\n_0_reg_1746_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_compute_output_fu_669i_1_2/i_1_0/\n_0_reg_1746_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_compute_output_fu_669i_1_2/grp_load_weight_fu_2015/\sext_ln27_reg_13647_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_compute_output_fu_669i_1_2/grp_load_weight_fu_2015/conv1d_urem_8ns_3dEe_U47/\conv1d_urem_8ns_3dEe_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_compute_output_fu_669i_1_2/grp_load_weight_fu_2015/conv1d_urem_8ns_3dEe_U47/\conv1d_urem_8ns_3dEe_div_U/conv1d_urem_8ns_3dEe_div_u_0/loop[0].remd_tmp_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_compute_output_fu_669i_1_2/grp_load_weight_fu_2015/conv1d_urem_8ns_3dEe_U47/\conv1d_urem_8ns_3dEe_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_compute_output_fu_669i_1_2/grp_load_weight_fu_2015/conv1d_urem_8ns_3dEe_U47/\conv1d_urem_8ns_3dEe_div_U/conv1d_urem_8ns_3dEe_div_u_0/loop[1].remd_tmp_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_compute_output_fu_669i_1_2/grp_load_weight_fu_2015/conv1d_urem_8ns_3dEe_U47/\conv1d_urem_8ns_3dEe_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_compute_output_fu_669i_1_2/grp_load_weight_fu_2015/conv1d_urem_8ns_3dEe_U47/\conv1d_urem_8ns_3dEe_div_U/conv1d_urem_8ns_3dEe_div_u_0/loop[2].remd_tmp_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_compute_output_fu_669i_1_2/grp_load_weight_fu_2015/conv1d_urem_8ns_3dEe_U47/\conv1d_urem_8ns_3dEe_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_compute_output_fu_669i_1_2/grp_load_weight_fu_2015/conv1d_urem_8ns_3dEe_U47/\conv1d_urem_8ns_3dEe_div_U/conv1d_urem_8ns_3dEe_div_u_0/loop[3].remd_tmp_reg[4][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_compute_output_fu_669i_1_2/grp_load_weight_fu_2015/conv1d_urem_8ns_3dEe_U47/\conv1d_urem_8ns_3dEe_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_compute_output_fu_669i_1_2/grp_load_weight_fu_2015/conv1d_urem_8ns_3dEe_U47/\conv1d_urem_8ns_3dEe_div_U/conv1d_urem_8ns_3dEe_div_u_0/loop[3].remd_tmp_reg[4][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_compute_output_fu_669i_1_2/grp_load_weight_fu_2015/conv1d_urem_8ns_3dEe_U47/\conv1d_urem_8ns_3dEe_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_compute_output_fu_669i_1_2/grp_load_weight_fu_2015/conv1d_urem_8ns_3dEe_U47/\conv1d_urem_8ns_3dEe_div_U/conv1d_urem_8ns_3dEe_div_u_0/loop[4].remd_tmp_reg[5][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_compute_output_fu_669i_1_2/grp_load_weight_fu_2015/conv1d_urem_8ns_3dEe_U47/\conv1d_urem_8ns_3dEe_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_compute_output_fu_669i_1_2/grp_load_weight_fu_2015/conv1d_urem_8ns_3dEe_U47/\conv1d_urem_8ns_3dEe_div_U/conv1d_urem_8ns_3dEe_div_u_0/loop[5].remd_tmp_reg[6][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_compute_output_fu_669i_1_2/grp_load_weight_fu_2015/conv1d_urem_8ns_3dEe_U47/\conv1d_urem_8ns_3dEe_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_compute_output_fu_669i_1_2/grp_load_weight_fu_2015/conv1d_urem_8ns_3dEe_U47/\conv1d_urem_8ns_3dEe_div_U/conv1d_urem_8ns_3dEe_div_u_0/loop[5].remd_tmp_reg[6][6] )
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[47]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[46]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[45]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[44]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[43]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[42]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[41]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[40]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[39]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[38]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[37]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[36]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[35]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[34]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[33]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[32]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[31]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[30]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[29]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[28]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[27]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[26]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[25]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[24]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[23]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[22]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[21]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[20]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[19]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[18]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[17]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[16]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[15]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[47]__0) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[46]__0) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[45]__0) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[44]__0) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[43]__0) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[42]__0) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[41]__0) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[40]__0) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[39]__0) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[38]__0) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[37]__0) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[36]__0) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[35]__0) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[34]__0) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[33]__0) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[32]__0) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[31]__0) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[30]__0) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[29]__0) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[28]__0) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[27]__0) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[26]__0) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[25]__0) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[24]__0) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[23]__0) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[22]__0) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[21]__0) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[20]__0) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[19]__0) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[18]__0) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_reg_13701_reg[17]__0) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[47]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[46]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[45]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[44]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[43]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[42]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[41]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[40]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[39]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[38]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[37]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[36]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[35]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[34]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[33]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[32]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[31]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[30]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[29]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[28]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[27]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[26]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[25]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[24]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[23]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[22]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[21]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[20]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[19]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[18]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[17]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[16]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[15]) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[47]__0) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[46]__0) is unused and will be removed from module load_weight.
WARNING: [Synth 8-3332] Sequential element (mul_ln27_1_reg_13707_reg[45]__0) is unused and will be removed from module load_weight.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/conv1d_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[41] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:34 ; elapsed = 00:03:05 . Memory (MB): peak = 1472.195 ; gain = 719.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+--------------------------------+-----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                     | RTL Object                                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------+-----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst                            | buff_in1_1_V_U/compute_output_bug8j_ram_U/ram_reg   | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | buff_in1_2_V_U/compute_output_bug8j_ram_U/ram_reg   | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | buff_in1_3_V_U/compute_output_bug8j_ram_U/ram_reg   | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | buff_in2_0_V_U/compute_output_bug8j_ram_U/ram_reg   | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | buff_in2_1_V_U/compute_output_bug8j_ram_U/ram_reg   | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | buff_in2_2_V_U/compute_output_bug8j_ram_U/ram_reg   | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | buff_in2_3_V_U/compute_output_bug8j_ram_U/ram_reg   | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | buff_in1_0_V_U/compute_output_bug8j_ram_U/ram_reg   | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst/i_1_0/conv1d_IN_r_m_axi_U  | bus_read/buff_rdata/mem_reg                         | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_1_0/conv1d_W_m_axi_U     | bus_read/buff_rdata/mem_reg                         | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_1_0/conv1d_B_m_axi_U     | bus_read/buff_rdata/mem_reg                         | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_1_0/conv1d_OUT_r_m_axi_U | bus_write/buff_wdata/mem_reg                        | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out1_0_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out1_1_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out1_2_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out1_3_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out1_4_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out1_5_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out1_6_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out1_7_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out1_8_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out1_9_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out1_10_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out1_11_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out1_12_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out1_13_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out1_14_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out1_15_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out2_0_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out2_1_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out2_2_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out2_3_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out2_4_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out2_5_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out2_6_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out2_7_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out2_8_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out2_9_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out2_10_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out2_11_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out2_12_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out2_13_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out2_14_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out2_15_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | bias_buff_0_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg  | 64 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | bias_buff_1_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg  | 64 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | bias_buff_2_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg  | 64 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | bias_buff_3_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg  | 64 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | bias_buff_4_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg  | 64 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | bias_buff_5_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg  | 64 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | bias_buff_6_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg  | 64 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | bias_buff_7_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg  | 64 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | bias_buff_8_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg  | 64 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | bias_buff_9_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg  | 64 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | bias_buff_10_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg | 64 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | bias_buff_11_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg | 64 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | bias_buff_12_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg | 64 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | bias_buff_13_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg | 64 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | bias_buff_14_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg | 64 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | bias_buff_15_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg | 64 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+--------------------------------+-----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+-----------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|compute                      | A2*B             | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B             | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B             | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B             | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B             | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B             | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B             | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B             | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B             | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B             | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B             | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B             | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B             | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B             | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B             | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B             | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B             | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B             | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B             | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B             | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B             | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B             | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B             | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B             | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B             | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B             | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B             | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B             | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B             | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B             | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B             | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B             | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv1d_mul_mul_16fYi_DSP48_0 | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1d_mul_mul_16fYi_DSP48_0 | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1d_mul_mul_16fYi_DSP48_0 | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1d_mul_mul_16fYi_DSP48_0 | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1d_mul_mul_16fYi_DSP48_0 | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1d_mul_mul_16fYi_DSP48_0 | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1d_mul_mul_16fYi_DSP48_0 | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1d_mul_mul_16fYi_DSP48_0 | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1d_mul_mul_16fYi_DSP48_0 | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1d_mul_mul_16fYi_DSP48_0 | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1d_mul_mul_16fYi_DSP48_0 | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1d_mul_mul_16fYi_DSP48_0 | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1d_mul_mul_16fYi_DSP48_0 | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1d_mul_mul_16fYi_DSP48_0 | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1d_mul_mul_16fYi_DSP48_0 | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1d_mul_mul_16fYi_DSP48_0 | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1d_mul_mul_16fYi_DSP48_0 | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1d_mul_mul_16fYi_DSP48_0 | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1d_mul_mul_16fYi_DSP48_0 | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1d_mul_mul_16fYi_DSP48_0 | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1d_mul_mul_16fYi_DSP48_0 | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1d_mul_mul_16fYi_DSP48_0 | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1d_mul_mul_16fYi_DSP48_0 | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1d_mul_mul_16fYi_DSP48_0 | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1d_mul_mul_16fYi_DSP48_0 | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1d_mul_mul_16fYi_DSP48_0 | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1d_mul_mul_16fYi_DSP48_0 | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1d_mul_mul_16fYi_DSP48_0 | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1d_mul_mul_16fYi_DSP48_0 | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1d_mul_mul_16fYi_DSP48_0 | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1d_mul_mul_16fYi_DSP48_0 | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1d_mul_mul_16fYi_DSP48_0 | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv1d                       | A*B2             | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv1d                       | (PCIN>>17)+A2*B  | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv1d                       | A2*B             | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv1d                       | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|load_weight                  | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|load_weight                  | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|load_weight                  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|load_weight                  | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|load_weight                  | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|load_weight                  | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|load_weight                  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|load_weight                  | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|write_back                   | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|write_back                   | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|write_back                   | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|write_back                   | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|write_back                   | A2*B             | 15     | 15     | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|write_back                   | A2*B             | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|write_back                   | (PCIN>>17)+A2*B  | 15     | 15     | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|write_back                   | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|write_back                   | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|write_back                   | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|write_back                   | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+-----------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |compute             |           1|     13643|
|2     |compute_output__GB1 |           1|      2463|
|3     |compute_output__GB2 |           1|     39979|
|4     |conv1d__GC0         |           1|     15067|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:46 ; elapsed = 00:03:18 . Memory (MB): peak = 1472.195 ; gain = 719.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:02 ; elapsed = 00:03:33 . Memory (MB): peak = 1545.887 ; gain = 792.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+--------------------------------+-----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                     | RTL Object                                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------+-----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst                            | buff_in1_1_V_U/compute_output_bug8j_ram_U/ram_reg   | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | buff_in1_2_V_U/compute_output_bug8j_ram_U/ram_reg   | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | buff_in1_3_V_U/compute_output_bug8j_ram_U/ram_reg   | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | buff_in2_0_V_U/compute_output_bug8j_ram_U/ram_reg   | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | buff_in2_1_V_U/compute_output_bug8j_ram_U/ram_reg   | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | buff_in2_2_V_U/compute_output_bug8j_ram_U/ram_reg   | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | buff_in2_3_V_U/compute_output_bug8j_ram_U/ram_reg   | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | buff_in1_0_V_U/compute_output_bug8j_ram_U/ram_reg   | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst/i_1_0/conv1d_IN_r_m_axi_U  | bus_read/buff_rdata/mem_reg                         | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_1_0/conv1d_W_m_axi_U     | bus_read/buff_rdata/mem_reg                         | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_1_0/conv1d_B_m_axi_U     | bus_read/buff_rdata/mem_reg                         | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_1_0/conv1d_OUT_r_m_axi_U | bus_write/buff_wdata/mem_reg                        | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out1_0_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out1_1_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out1_2_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out1_3_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out1_4_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out1_5_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out1_6_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out1_7_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out1_8_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out1_9_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out1_10_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out1_11_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out1_12_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out1_13_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out1_14_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out1_15_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out2_0_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out2_1_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out2_2_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out2_3_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out2_4_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out2_5_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out2_6_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out2_7_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out2_8_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out2_9_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg  | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out2_10_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out2_11_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out2_12_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out2_13_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out2_14_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | buff_out2_15_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|inst                            | bias_buff_0_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg  | 64 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | bias_buff_1_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg  | 64 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | bias_buff_2_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg  | 64 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | bias_buff_3_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg  | 64 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | bias_buff_4_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg  | 64 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | bias_buff_5_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg  | 64 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | bias_buff_6_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg  | 64 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | bias_buff_7_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg  | 64 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | bias_buff_8_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg  | 64 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | bias_buff_9_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg  | 64 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | bias_buff_10_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg | 64 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | bias_buff_11_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg | 64 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | bias_buff_12_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg | 64 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | bias_buff_13_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg | 64 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | bias_buff_14_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg | 64 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst                            | bias_buff_15_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg | 64 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+--------------------------------+-----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |compute             |           1|     13643|
|2     |compute_output__GB1 |           1|      2463|
|3     |compute_output__GB2 |           1|     39979|
|4     |conv1d__GC0         |           1|     15067|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/grp_compute_output_fu_669/buff_in1_1_V_U/compute_output_bug8j_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_compute_output_fu_669/buff_in1_2_V_U/compute_output_bug8j_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_compute_output_fu_669/buff_in1_3_V_U/compute_output_bug8j_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_compute_output_fu_669/buff_in2_0_V_U/compute_output_bug8j_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_compute_output_fu_669/buff_in2_1_V_U/compute_output_bug8j_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_compute_output_fu_669/buff_in2_2_V_U/compute_output_bug8j_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_compute_output_fu_669/buff_in2_3_V_U/compute_output_bug8j_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_compute_output_fu_669/buff_in1_0_V_U/compute_output_bug8j_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv1d_IN_r_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv1d_W_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv1d_B_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv1d_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out1_0_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out1_0_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out1_1_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out1_1_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out1_2_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out1_2_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out1_3_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out1_3_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out1_4_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out1_4_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out1_5_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out1_5_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out1_6_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out1_6_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out1_7_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out1_7_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out1_8_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out1_8_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out1_9_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out1_9_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out1_10_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out1_10_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out1_11_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out1_11_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out1_12_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out1_12_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out1_13_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out1_13_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out1_14_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out1_14_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out1_15_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out1_15_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out2_0_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out2_0_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out2_1_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out2_1_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out2_2_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out2_2_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out2_3_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out2_3_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out2_4_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out2_4_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out2_5_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out2_5_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out2_6_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out2_6_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out2_7_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out2_7_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out2_8_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out2_8_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out2_9_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out2_9_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out2_10_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out2_10_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out2_11_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out2_11_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out2_12_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out2_12_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out2_13_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out2_13_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out2_14_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out2_14_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out2_15_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/buff_out2_15_V_U/conv1d_buff_out1_ocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/bias_buff_0_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/bias_buff_1_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/bias_buff_2_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/bias_buff_3_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/bias_buff_4_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/bias_buff_5_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/bias_buff_6_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/bias_buff_7_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/bias_buff_8_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/bias_buff_9_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/bias_buff_10_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/bias_buff_11_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/bias_buff_12_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/bias_buff_13_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/bias_buff_14_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/bias_buff_15_V_U/conv1d_bias_buff_UhA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:22 ; elapsed = 00:03:54 . Memory (MB): peak = 1605.988 ; gain = 852.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \grp_compute_output_fu_669/grp_compute_fu_1783_buff_in_1_V_q0 [15] is driving 240 big block pins (URAM, BRAM and DSP loads). Created 24 replicas of its driver. 
INFO: [Synth 8-6064] Net \grp_compute_output_fu_669/grp_compute_fu_1783_buff_in_0_V_q0 [15] is driving 240 big block pins (URAM, BRAM and DSP loads). Created 24 replicas of its driver. 
INFO: [Synth 8-6064] Net \grp_compute_output_fu_669/grp_compute_fu_1783_buff_in_3_V_q0 [15] is driving 240 big block pins (URAM, BRAM and DSP loads). Created 24 replicas of its driver. 
INFO: [Synth 8-6064] Net \grp_compute_output_fu_669/grp_compute_fu_1783_buff_in_2_V_q0 [15] is driving 240 big block pins (URAM, BRAM and DSP loads). Created 24 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:30 ; elapsed = 00:04:02 . Memory (MB): peak = 1605.988 ; gain = 852.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:31 ; elapsed = 00:04:02 . Memory (MB): peak = 1605.988 ; gain = 852.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:36 ; elapsed = 00:04:08 . Memory (MB): peak = 1605.988 ; gain = 852.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:37 ; elapsed = 00:04:08 . Memory (MB): peak = 1605.988 ; gain = 852.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:39 ; elapsed = 00:04:10 . Memory (MB): peak = 1605.988 ; gain = 852.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:39 ; elapsed = 00:04:11 . Memory (MB): peak = 1605.988 ; gain = 852.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|conv1d      | grp_compute_output_fu_669/grp_load_input_fu_2414/conv1d_urem_10ns_cud_U36/conv1d_urem_10ns_cud_div_U/conv1d_urem_10ns_cud_div_u_0/loop[6].dividend_tmp_reg[7][9]  | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|conv1d      | grp_compute_output_fu_669/grp_load_input_fu_2414/conv1d_urem_10ns_cud_U36/conv1d_urem_10ns_cud_div_U/conv1d_urem_10ns_cud_div_u_0/loop[7].dividend_tmp_reg[8][9]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv1d      | grp_compute_output_fu_669/grp_load_input_fu_2414/conv1d_urem_10ns_cud_U36/conv1d_urem_10ns_cud_div_U/conv1d_urem_10ns_cud_div_u_0/loop[8].dividend_tmp_reg[9][9]  | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv1d      | grp_compute_output_fu_669/grp_load_input_fu_2414/icmp_ln9_reg_406_pp0_iter10_reg_reg[0]                                                                           | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv1d      | grp_compute_output_fu_669/grp_load_input_fu_2414/trunc_ln9_reg_430_pp0_iter21_reg_reg[1]                                                                          | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv1d      | grp_compute_output_fu_669/grp_load_input_fu_2414/icmp_ln14_reg_434_pp0_iter21_reg_reg[0]                                                                          | 11     | 1     | NO           | YES                | YES               | 1      | 0       | 
|conv1d      | grp_compute_output_fu_669/grp_load_input_fu_2414/icmp_ln14_1_reg_439_pp0_iter21_reg_reg[0]                                                                        | 11     | 1     | NO           | YES                | YES               | 1      | 0       | 
|conv1d      | grp_compute_output_fu_669/grp_load_input_fu_2414/select_ln9_reg_415_pp0_iter21_reg_reg[7]                                                                         | 10     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|conv1d      | grp_compute_output_fu_669/grp_load_weight_fu_2015/conv1d_urem_8ns_3dEe_U47/conv1d_urem_8ns_3dEe_div_U/conv1d_urem_8ns_3dEe_div_u_0/loop[0].dividend_tmp_reg[1][7] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv1d      | grp_compute_output_fu_669/grp_load_weight_fu_2015/conv1d_urem_8ns_3dEe_U47/conv1d_urem_8ns_3dEe_div_U/conv1d_urem_8ns_3dEe_div_u_0/loop[1].dividend_tmp_reg[2][7] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv1d      | grp_compute_output_fu_669/grp_load_weight_fu_2015/conv1d_urem_8ns_3dEe_U47/conv1d_urem_8ns_3dEe_div_U/conv1d_urem_8ns_3dEe_div_u_0/loop[2].dividend_tmp_reg[3][7] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv1d      | grp_compute_output_fu_669/grp_load_weight_fu_2015/conv1d_urem_8ns_3dEe_U47/conv1d_urem_8ns_3dEe_div_U/conv1d_urem_8ns_3dEe_div_u_0/loop[3].dividend_tmp_reg[4][7] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv1d      | grp_compute_output_fu_669/grp_load_weight_fu_2015/conv1d_urem_8ns_3dEe_U47/conv1d_urem_8ns_3dEe_div_U/conv1d_urem_8ns_3dEe_div_u_0/loop[4].dividend_tmp_reg[5][7] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv1d      | grp_compute_output_fu_669/grp_load_weight_fu_2015/conv1d_urem_8ns_3dEe_U47/conv1d_urem_8ns_3dEe_div_U/conv1d_urem_8ns_3dEe_div_u_0/loop[5].dividend_tmp_reg[6][7] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv1d      | grp_compute_output_fu_669/grp_load_weight_fu_2015/conv1d_urem_8ns_3dEe_U47/conv1d_urem_8ns_3dEe_div_U/conv1d_urem_8ns_3dEe_div_u_0/loop[6].dividend_tmp_reg[7][7] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv1d      | grp_compute_output_fu_669/grp_load_weight_fu_2015/icmp_ln23_reg_13662_pp0_iter10_reg_reg[0]                                                                       | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv1d      | grp_compute_output_fu_669/grp_load_weight_fu_2015/weight_V_addr_reg_13747_pp0_iter11_reg_reg[30]                                                                  | 9      | 31    | NO           | NO                 | YES               | 31     | 0       | 
|conv1d      | grp_compute_output_fu_669/grp_load_weight_fu_2015/trunc_ln23_reg_13692_pp0_iter19_reg_reg[3]                                                                      | 18     | 4     | NO           | NO                 | YES               | 0      | 4       | 
|conv1d      | grp_compute_output_fu_669/grp_load_weight_fu_2015/select_ln24_2_reg_13728_pp0_iter19_reg_reg[1]                                                                   | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|conv1d      | grp_compute_output_fu_669/grp_load_weight_fu_2015/select_ln24_reg_13724_pp0_iter19_reg_reg[1]                                                                     | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|conv1d      | grp_compute_output_fu_669/grp_load_weight_fu_2015/select_ln24_1_reg_13742_pp0_iter19_reg_reg[0]                                                                   | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv1d      | grp_write_back_fu_719/or_ln80_reg_2152_pp0_iter4_reg_reg[0]                                                                                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv1d      | grp_write_back_fu_719/or_ln66_reg_2222_pp1_iter8_reg_reg[0]                                                                                                       | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv1d      | grp_compute_output_fu_669/grp_load_input_fu_2414/ap_enable_reg_pp0_iter11_reg                                                                                     | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|conv1d      | grp_compute_output_fu_669/grp_load_input_fu_2414/ap_enable_reg_pp0_iter21_reg                                                                                     | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|conv1d      | grp_compute_output_fu_669/grp_load_weight_fu_2015/ap_enable_reg_pp0_iter12_reg                                                                                    | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|conv1d      | grp_compute_output_fu_669/grp_load_weight_fu_2015/ap_enable_reg_pp0_iter19_reg                                                                                    | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[4]  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[4]  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__12    | mem_reg[4]  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__13    | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__14    | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__15    | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  1305|
|2     |DSP48E1    |    32|
|3     |DSP48E1_1  |    32|
|4     |DSP48E1_4  |    10|
|5     |DSP48E1_5  |     8|
|6     |LUT1       |   451|
|7     |LUT2       |  1178|
|8     |LUT3       |  5210|
|9     |LUT4       |  3005|
|10    |LUT5       |  2140|
|11    |LUT6       |  5599|
|12    |MUXF7      |     4|
|13    |RAMB18E1   |    24|
|14    |RAMB18E1_1 |     3|
|15    |RAMB18E1_2 |     1|
|16    |RAMB18E1_3 |    32|
|17    |SRL16E     |   257|
|18    |SRLC32E    |     8|
|19    |FDRE       | 21248|
|20    |FDSE       |   496|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------+---------------------------------------------+------+
|      |Instance                                 |Module                                       |Cells |
+------+-----------------------------------------+---------------------------------------------+------+
|1     |top                                      |                                             | 41043|
|2     |  inst                                   |conv1d                                       | 41043|
|3     |    bias_buff_0_V_U                      |conv1d_bias_buff_UhA                         |     1|
|4     |      conv1d_bias_buff_UhA_ram_U         |conv1d_bias_buff_UhA_ram_294                 |     1|
|5     |    bias_buff_10_V_U                     |conv1d_bias_buff_UhA_0                       |     1|
|6     |      conv1d_bias_buff_UhA_ram_U         |conv1d_bias_buff_UhA_ram_293                 |     1|
|7     |    bias_buff_11_V_U                     |conv1d_bias_buff_UhA_1                       |     1|
|8     |      conv1d_bias_buff_UhA_ram_U         |conv1d_bias_buff_UhA_ram_292                 |     1|
|9     |    bias_buff_12_V_U                     |conv1d_bias_buff_UhA_2                       |     1|
|10    |      conv1d_bias_buff_UhA_ram_U         |conv1d_bias_buff_UhA_ram_291                 |     1|
|11    |    bias_buff_13_V_U                     |conv1d_bias_buff_UhA_3                       |     1|
|12    |      conv1d_bias_buff_UhA_ram_U         |conv1d_bias_buff_UhA_ram_290                 |     1|
|13    |    bias_buff_14_V_U                     |conv1d_bias_buff_UhA_4                       |     1|
|14    |      conv1d_bias_buff_UhA_ram_U         |conv1d_bias_buff_UhA_ram_289                 |     1|
|15    |    bias_buff_15_V_U                     |conv1d_bias_buff_UhA_5                       |     1|
|16    |      conv1d_bias_buff_UhA_ram_U         |conv1d_bias_buff_UhA_ram_288                 |     1|
|17    |    bias_buff_1_V_U                      |conv1d_bias_buff_UhA_6                       |     1|
|18    |      conv1d_bias_buff_UhA_ram_U         |conv1d_bias_buff_UhA_ram_287                 |     1|
|19    |    bias_buff_2_V_U                      |conv1d_bias_buff_UhA_7                       |     1|
|20    |      conv1d_bias_buff_UhA_ram_U         |conv1d_bias_buff_UhA_ram_286                 |     1|
|21    |    bias_buff_3_V_U                      |conv1d_bias_buff_UhA_8                       |     1|
|22    |      conv1d_bias_buff_UhA_ram_U         |conv1d_bias_buff_UhA_ram_285                 |     1|
|23    |    bias_buff_4_V_U                      |conv1d_bias_buff_UhA_9                       |     1|
|24    |      conv1d_bias_buff_UhA_ram_U         |conv1d_bias_buff_UhA_ram_284                 |     1|
|25    |    bias_buff_5_V_U                      |conv1d_bias_buff_UhA_10                      |     1|
|26    |      conv1d_bias_buff_UhA_ram_U         |conv1d_bias_buff_UhA_ram_283                 |     1|
|27    |    bias_buff_6_V_U                      |conv1d_bias_buff_UhA_11                      |     1|
|28    |      conv1d_bias_buff_UhA_ram_U         |conv1d_bias_buff_UhA_ram_282                 |     1|
|29    |    bias_buff_7_V_U                      |conv1d_bias_buff_UhA_12                      |     1|
|30    |      conv1d_bias_buff_UhA_ram_U         |conv1d_bias_buff_UhA_ram_281                 |     1|
|31    |    bias_buff_8_V_U                      |conv1d_bias_buff_UhA_13                      |     1|
|32    |      conv1d_bias_buff_UhA_ram_U         |conv1d_bias_buff_UhA_ram_280                 |     1|
|33    |    bias_buff_9_V_U                      |conv1d_bias_buff_UhA_14                      |     1|
|34    |      conv1d_bias_buff_UhA_ram_U         |conv1d_bias_buff_UhA_ram                     |     1|
|35    |    buff_out1_0_V_U                      |conv1d_buff_out1_ocq                         |    17|
|36    |      conv1d_buff_out1_ocq_ram_U         |conv1d_buff_out1_ocq_ram_279                 |    17|
|37    |    buff_out1_10_V_U                     |conv1d_buff_out1_ocq_15                      |    17|
|38    |      conv1d_buff_out1_ocq_ram_U         |conv1d_buff_out1_ocq_ram_278                 |    17|
|39    |    buff_out1_11_V_U                     |conv1d_buff_out1_ocq_16                      |    17|
|40    |      conv1d_buff_out1_ocq_ram_U         |conv1d_buff_out1_ocq_ram_277                 |    17|
|41    |    buff_out1_12_V_U                     |conv1d_buff_out1_ocq_17                      |    17|
|42    |      conv1d_buff_out1_ocq_ram_U         |conv1d_buff_out1_ocq_ram_276                 |    17|
|43    |    buff_out1_13_V_U                     |conv1d_buff_out1_ocq_18                      |    17|
|44    |      conv1d_buff_out1_ocq_ram_U         |conv1d_buff_out1_ocq_ram_275                 |    17|
|45    |    buff_out1_14_V_U                     |conv1d_buff_out1_ocq_19                      |    17|
|46    |      conv1d_buff_out1_ocq_ram_U         |conv1d_buff_out1_ocq_ram_274                 |    17|
|47    |    buff_out1_15_V_U                     |conv1d_buff_out1_ocq_20                      |    17|
|48    |      conv1d_buff_out1_ocq_ram_U         |conv1d_buff_out1_ocq_ram_273                 |    17|
|49    |    buff_out1_1_V_U                      |conv1d_buff_out1_ocq_21                      |    17|
|50    |      conv1d_buff_out1_ocq_ram_U         |conv1d_buff_out1_ocq_ram_272                 |    17|
|51    |    buff_out1_2_V_U                      |conv1d_buff_out1_ocq_22                      |    17|
|52    |      conv1d_buff_out1_ocq_ram_U         |conv1d_buff_out1_ocq_ram_271                 |    17|
|53    |    buff_out1_3_V_U                      |conv1d_buff_out1_ocq_23                      |    17|
|54    |      conv1d_buff_out1_ocq_ram_U         |conv1d_buff_out1_ocq_ram_270                 |    17|
|55    |    buff_out1_4_V_U                      |conv1d_buff_out1_ocq_24                      |    17|
|56    |      conv1d_buff_out1_ocq_ram_U         |conv1d_buff_out1_ocq_ram_269                 |    17|
|57    |    buff_out1_5_V_U                      |conv1d_buff_out1_ocq_25                      |    17|
|58    |      conv1d_buff_out1_ocq_ram_U         |conv1d_buff_out1_ocq_ram_268                 |    17|
|59    |    buff_out1_6_V_U                      |conv1d_buff_out1_ocq_26                      |    17|
|60    |      conv1d_buff_out1_ocq_ram_U         |conv1d_buff_out1_ocq_ram_267                 |    17|
|61    |    buff_out1_7_V_U                      |conv1d_buff_out1_ocq_27                      |    17|
|62    |      conv1d_buff_out1_ocq_ram_U         |conv1d_buff_out1_ocq_ram_266                 |    17|
|63    |    buff_out1_8_V_U                      |conv1d_buff_out1_ocq_28                      |    17|
|64    |      conv1d_buff_out1_ocq_ram_U         |conv1d_buff_out1_ocq_ram_265                 |    17|
|65    |    buff_out1_9_V_U                      |conv1d_buff_out1_ocq_29                      |    17|
|66    |      conv1d_buff_out1_ocq_ram_U         |conv1d_buff_out1_ocq_ram_264                 |    17|
|67    |    buff_out2_0_V_U                      |conv1d_buff_out1_ocq_30                      |    17|
|68    |      conv1d_buff_out1_ocq_ram_U         |conv1d_buff_out1_ocq_ram_263                 |    17|
|69    |    buff_out2_10_V_U                     |conv1d_buff_out1_ocq_31                      |    17|
|70    |      conv1d_buff_out1_ocq_ram_U         |conv1d_buff_out1_ocq_ram_262                 |    17|
|71    |    buff_out2_11_V_U                     |conv1d_buff_out1_ocq_32                      |    17|
|72    |      conv1d_buff_out1_ocq_ram_U         |conv1d_buff_out1_ocq_ram_261                 |    17|
|73    |    buff_out2_12_V_U                     |conv1d_buff_out1_ocq_33                      |    17|
|74    |      conv1d_buff_out1_ocq_ram_U         |conv1d_buff_out1_ocq_ram_260                 |    17|
|75    |    buff_out2_13_V_U                     |conv1d_buff_out1_ocq_34                      |    17|
|76    |      conv1d_buff_out1_ocq_ram_U         |conv1d_buff_out1_ocq_ram_259                 |    17|
|77    |    buff_out2_14_V_U                     |conv1d_buff_out1_ocq_35                      |    17|
|78    |      conv1d_buff_out1_ocq_ram_U         |conv1d_buff_out1_ocq_ram_258                 |    17|
|79    |    buff_out2_15_V_U                     |conv1d_buff_out1_ocq_36                      |    18|
|80    |      conv1d_buff_out1_ocq_ram_U         |conv1d_buff_out1_ocq_ram_257                 |    18|
|81    |    buff_out2_1_V_U                      |conv1d_buff_out1_ocq_37                      |    17|
|82    |      conv1d_buff_out1_ocq_ram_U         |conv1d_buff_out1_ocq_ram_256                 |    17|
|83    |    buff_out2_2_V_U                      |conv1d_buff_out1_ocq_38                      |    17|
|84    |      conv1d_buff_out1_ocq_ram_U         |conv1d_buff_out1_ocq_ram_255                 |    17|
|85    |    buff_out2_3_V_U                      |conv1d_buff_out1_ocq_39                      |    17|
|86    |      conv1d_buff_out1_ocq_ram_U         |conv1d_buff_out1_ocq_ram_254                 |    17|
|87    |    buff_out2_4_V_U                      |conv1d_buff_out1_ocq_40                      |    17|
|88    |      conv1d_buff_out1_ocq_ram_U         |conv1d_buff_out1_ocq_ram_253                 |    17|
|89    |    buff_out2_5_V_U                      |conv1d_buff_out1_ocq_41                      |    17|
|90    |      conv1d_buff_out1_ocq_ram_U         |conv1d_buff_out1_ocq_ram_252                 |    17|
|91    |    buff_out2_6_V_U                      |conv1d_buff_out1_ocq_42                      |    17|
|92    |      conv1d_buff_out1_ocq_ram_U         |conv1d_buff_out1_ocq_ram_251                 |    17|
|93    |    buff_out2_7_V_U                      |conv1d_buff_out1_ocq_43                      |    17|
|94    |      conv1d_buff_out1_ocq_ram_U         |conv1d_buff_out1_ocq_ram_250                 |    17|
|95    |    buff_out2_8_V_U                      |conv1d_buff_out1_ocq_44                      |    17|
|96    |      conv1d_buff_out1_ocq_ram_U         |conv1d_buff_out1_ocq_ram_249                 |    17|
|97    |    buff_out2_9_V_U                      |conv1d_buff_out1_ocq_45                      |    17|
|98    |      conv1d_buff_out1_ocq_ram_U         |conv1d_buff_out1_ocq_ram                     |    17|
|99    |    conv1d_B_m_axi_U                     |conv1d_B_m_axi                               |  1216|
|100   |      bus_read                           |conv1d_B_m_axi_read                          |  1216|
|101   |        buff_rdata                       |conv1d_B_m_axi_buffer__parameterized0        |   193|
|102   |        \bus_wide_gen.fifo_burst         |conv1d_B_m_axi_fifo                          |    55|
|103   |        fifo_rctl                        |conv1d_B_m_axi_fifo__parameterized1          |    21|
|104   |        fifo_rreq                        |conv1d_B_m_axi_fifo__parameterized0          |   202|
|105   |        rs_rdata                         |conv1d_B_m_axi_reg_slice__parameterized0     |    86|
|106   |        rs_rreq                          |conv1d_B_m_axi_reg_slice                     |   201|
|107   |    conv1d_CTRL_s_axi_U                  |conv1d_CTRL_s_axi                            |   761|
|108   |    conv1d_IN_r_m_axi_U                  |conv1d_IN_r_m_axi                            |   972|
|109   |      bus_read                           |conv1d_IN_r_m_axi_read                       |   972|
|110   |        buff_rdata                       |conv1d_IN_r_m_axi_buffer__parameterized0     |   193|
|111   |        \bus_wide_gen.fifo_burst         |conv1d_IN_r_m_axi_fifo                       |    42|
|112   |        fifo_rctl                        |conv1d_IN_r_m_axi_fifo__parameterized1       |    31|
|113   |        fifo_rreq                        |conv1d_IN_r_m_axi_fifo__parameterized0       |   112|
|114   |        rs_rdata                         |conv1d_IN_r_m_axi_reg_slice__parameterized0  |    61|
|115   |        rs_rreq                          |conv1d_IN_r_m_axi_reg_slice                  |   106|
|116   |    conv1d_OUT_r_m_axi_U                 |conv1d_OUT_r_m_axi                           |   948|
|117   |      bus_read                           |conv1d_OUT_r_m_axi_read                      |    41|
|118   |        buff_rdata                       |conv1d_OUT_r_m_axi_buffer__parameterized0    |    31|
|119   |        rs_rdata                         |conv1d_OUT_r_m_axi_reg_slice__parameterized0 |     6|
|120   |      bus_write                          |conv1d_OUT_r_m_axi_write                     |   887|
|121   |        buff_wdata                       |conv1d_OUT_r_m_axi_buffer                    |   168|
|122   |        \bus_wide_gen.fifo_burst         |conv1d_OUT_r_m_axi_fifo                      |    71|
|123   |        fifo_resp                        |conv1d_OUT_r_m_axi_fifo__parameterized1      |    28|
|124   |        fifo_resp_to_user                |conv1d_OUT_r_m_axi_fifo__parameterized2      |    14|
|125   |        fifo_wreq                        |conv1d_OUT_r_m_axi_fifo__parameterized0      |   109|
|126   |        rs_wreq                          |conv1d_OUT_r_m_axi_reg_slice                 |    74|
|127   |      wreq_throttl                       |conv1d_OUT_r_m_axi_throttl                   |    20|
|128   |    conv1d_W_m_axi_U                     |conv1d_W_m_axi                               |   964|
|129   |      bus_read                           |conv1d_W_m_axi_read                          |   964|
|130   |        buff_rdata                       |conv1d_W_m_axi_buffer__parameterized0        |   193|
|131   |        \bus_wide_gen.fifo_burst         |conv1d_W_m_axi_fifo                          |    42|
|132   |        fifo_rctl                        |conv1d_W_m_axi_fifo__parameterized1          |    31|
|133   |        fifo_rreq                        |conv1d_W_m_axi_fifo__parameterized0          |   109|
|134   |        rs_rdata                         |conv1d_W_m_axi_reg_slice__parameterized0     |    60|
|135   |        rs_rreq                          |conv1d_W_m_axi_reg_slice                     |   106|
|136   |    grp_compute_output_fu_669            |compute_output                               | 32667|
|137   |      buff_in1_0_V_U                     |compute_output_bug8j                         |    42|
|138   |        compute_output_bug8j_ram_U       |compute_output_bug8j_ram_248                 |    42|
|139   |      buff_in1_1_V_U                     |compute_output_bug8j_46                      |    40|
|140   |        compute_output_bug8j_ram_U       |compute_output_bug8j_ram_247                 |    40|
|141   |      buff_in1_2_V_U                     |compute_output_bug8j_47                      |    40|
|142   |        compute_output_bug8j_ram_U       |compute_output_bug8j_ram_246                 |    40|
|143   |      buff_in1_3_V_U                     |compute_output_bug8j_48                      |    40|
|144   |        compute_output_bug8j_ram_U       |compute_output_bug8j_ram_245                 |    40|
|145   |      buff_in2_0_V_U                     |compute_output_bug8j_49                      |     1|
|146   |        compute_output_bug8j_ram_U       |compute_output_bug8j_ram_244                 |     1|
|147   |      buff_in2_1_V_U                     |compute_output_bug8j_50                      |     1|
|148   |        compute_output_bug8j_ram_U       |compute_output_bug8j_ram_243                 |     1|
|149   |      buff_in2_2_V_U                     |compute_output_bug8j_51                      |     1|
|150   |        compute_output_bug8j_ram_U       |compute_output_bug8j_ram_242                 |     1|
|151   |      buff_in2_3_V_U                     |compute_output_bug8j_52                      |     2|
|152   |        compute_output_bug8j_ram_U       |compute_output_bug8j_ram                     |     2|
|153   |      grp_compute_fu_1783                |compute                                      | 10762|
|154   |        conv1d_mul_mul_16fYi_U310        |conv1d_mul_mul_16fYi                         |    51|
|155   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_241             |    51|
|156   |        conv1d_mul_mul_16fYi_U311        |conv1d_mul_mul_16fYi_53                      |    54|
|157   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_240             |    54|
|158   |        conv1d_mul_mul_16fYi_U312        |conv1d_mul_mul_16fYi_54                      |    52|
|159   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_239             |    52|
|160   |        conv1d_mul_mul_16fYi_U313        |conv1d_mul_mul_16fYi_55                      |    53|
|161   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_238             |    53|
|162   |        conv1d_mul_mul_16fYi_U314        |conv1d_mul_mul_16fYi_56                      |    51|
|163   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_237             |    51|
|164   |        conv1d_mul_mul_16fYi_U315        |conv1d_mul_mul_16fYi_57                      |    53|
|165   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_236             |    53|
|166   |        conv1d_mul_mul_16fYi_U316        |conv1d_mul_mul_16fYi_58                      |    57|
|167   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_235             |    57|
|168   |        conv1d_mul_mul_16fYi_U317        |conv1d_mul_mul_16fYi_59                      |    54|
|169   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_234             |    54|
|170   |        conv1d_mul_mul_16fYi_U318        |conv1d_mul_mul_16fYi_60                      |    56|
|171   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_233             |    56|
|172   |        conv1d_mul_mul_16fYi_U319        |conv1d_mul_mul_16fYi_61                      |    53|
|173   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_232             |    53|
|174   |        conv1d_mul_mul_16fYi_U320        |conv1d_mul_mul_16fYi_62                      |    51|
|175   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_231             |    51|
|176   |        conv1d_mul_mul_16fYi_U321        |conv1d_mul_mul_16fYi_63                      |    53|
|177   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_230             |    53|
|178   |        conv1d_mul_mul_16fYi_U322        |conv1d_mul_mul_16fYi_64                      |    52|
|179   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_229             |    52|
|180   |        conv1d_mul_mul_16fYi_U323        |conv1d_mul_mul_16fYi_65                      |    54|
|181   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_228             |    54|
|182   |        conv1d_mul_mul_16fYi_U324        |conv1d_mul_mul_16fYi_66                      |    51|
|183   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_227             |    51|
|184   |        conv1d_mul_mul_16fYi_U325        |conv1d_mul_mul_16fYi_67                      |    53|
|185   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_226             |    53|
|186   |        conv1d_mul_mul_16fYi_U326        |conv1d_mul_mul_16fYi_68                      |    51|
|187   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_225             |    51|
|188   |        conv1d_mul_mul_16fYi_U327        |conv1d_mul_mul_16fYi_69                      |    54|
|189   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_224             |    54|
|190   |        conv1d_mul_mul_16fYi_U328        |conv1d_mul_mul_16fYi_70                      |    52|
|191   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_223             |    52|
|192   |        conv1d_mul_mul_16fYi_U329        |conv1d_mul_mul_16fYi_71                      |    53|
|193   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_222             |    53|
|194   |        conv1d_mul_mul_16fYi_U330        |conv1d_mul_mul_16fYi_72                      |    51|
|195   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_221             |    51|
|196   |        conv1d_mul_mul_16fYi_U331        |conv1d_mul_mul_16fYi_73                      |    53|
|197   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_220             |    53|
|198   |        conv1d_mul_mul_16fYi_U332        |conv1d_mul_mul_16fYi_74                      |    52|
|199   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_219             |    52|
|200   |        conv1d_mul_mul_16fYi_U333        |conv1d_mul_mul_16fYi_75                      |    54|
|201   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_218             |    54|
|202   |        conv1d_mul_mul_16fYi_U334        |conv1d_mul_mul_16fYi_76                      |    51|
|203   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_217             |    51|
|204   |        conv1d_mul_mul_16fYi_U335        |conv1d_mul_mul_16fYi_77                      |    53|
|205   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_216             |    53|
|206   |        conv1d_mul_mul_16fYi_U336        |conv1d_mul_mul_16fYi_78                      |    51|
|207   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_215             |    51|
|208   |        conv1d_mul_mul_16fYi_U337        |conv1d_mul_mul_16fYi_79                      |    54|
|209   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_214             |    54|
|210   |        conv1d_mul_mul_16fYi_U338        |conv1d_mul_mul_16fYi_80                      |    52|
|211   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_213             |    52|
|212   |        conv1d_mul_mul_16fYi_U339        |conv1d_mul_mul_16fYi_81                      |    53|
|213   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_212             |    53|
|214   |        conv1d_mul_mul_16fYi_U340        |conv1d_mul_mul_16fYi_82                      |    51|
|215   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_211             |    51|
|216   |        conv1d_mul_mul_16fYi_U341        |conv1d_mul_mul_16fYi_83                      |    55|
|217   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_210             |    55|
|218   |        conv1d_mul_mul_16fYi_U342        |conv1d_mul_mul_16fYi_84                      |    52|
|219   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_209             |    52|
|220   |        conv1d_mul_mul_16fYi_U343        |conv1d_mul_mul_16fYi_85                      |    52|
|221   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_208             |    52|
|222   |        conv1d_mul_mul_16fYi_U344        |conv1d_mul_mul_16fYi_86                      |    51|
|223   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_207             |    51|
|224   |        conv1d_mul_mul_16fYi_U345        |conv1d_mul_mul_16fYi_87                      |    51|
|225   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_206             |    51|
|226   |        conv1d_mul_mul_16fYi_U346        |conv1d_mul_mul_16fYi_88                      |    52|
|227   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_205             |    52|
|228   |        conv1d_mul_mul_16fYi_U347        |conv1d_mul_mul_16fYi_89                      |    52|
|229   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_204             |    52|
|230   |        conv1d_mul_mul_16fYi_U348        |conv1d_mul_mul_16fYi_90                      |    51|
|231   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_203             |    51|
|232   |        conv1d_mul_mul_16fYi_U349        |conv1d_mul_mul_16fYi_91                      |    51|
|233   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_202             |    51|
|234   |        conv1d_mul_mul_16fYi_U350        |conv1d_mul_mul_16fYi_92                      |    51|
|235   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_201             |    51|
|236   |        conv1d_mul_mul_16fYi_U351        |conv1d_mul_mul_16fYi_93                      |    52|
|237   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_200             |    52|
|238   |        conv1d_mul_mul_16fYi_U352        |conv1d_mul_mul_16fYi_94                      |    52|
|239   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_199             |    52|
|240   |        conv1d_mul_mul_16fYi_U353        |conv1d_mul_mul_16fYi_95                      |    51|
|241   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_198             |    51|
|242   |        conv1d_mul_mul_16fYi_U354        |conv1d_mul_mul_16fYi_96                      |    51|
|243   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_197             |    51|
|244   |        conv1d_mul_mul_16fYi_U355        |conv1d_mul_mul_16fYi_97                      |    51|
|245   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_196             |    51|
|246   |        conv1d_mul_mul_16fYi_U356        |conv1d_mul_mul_16fYi_98                      |    51|
|247   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_195             |    51|
|248   |        conv1d_mul_mul_16fYi_U357        |conv1d_mul_mul_16fYi_99                      |    52|
|249   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_194             |    52|
|250   |        conv1d_mul_mul_16fYi_U358        |conv1d_mul_mul_16fYi_100                     |    52|
|251   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_193             |    52|
|252   |        conv1d_mul_mul_16fYi_U359        |conv1d_mul_mul_16fYi_101                     |    51|
|253   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_192             |    51|
|254   |        conv1d_mul_mul_16fYi_U360        |conv1d_mul_mul_16fYi_102                     |    51|
|255   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_191             |    51|
|256   |        conv1d_mul_mul_16fYi_U361        |conv1d_mul_mul_16fYi_103                     |    52|
|257   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_190             |    52|
|258   |        conv1d_mul_mul_16fYi_U362        |conv1d_mul_mul_16fYi_104                     |    52|
|259   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_189             |    52|
|260   |        conv1d_mul_mul_16fYi_U363        |conv1d_mul_mul_16fYi_105                     |    51|
|261   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_188             |    51|
|262   |        conv1d_mul_mul_16fYi_U364        |conv1d_mul_mul_16fYi_106                     |    51|
|263   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_187             |    51|
|264   |        conv1d_mul_mul_16fYi_U365        |conv1d_mul_mul_16fYi_107                     |    51|
|265   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_186             |    51|
|266   |        conv1d_mul_mul_16fYi_U366        |conv1d_mul_mul_16fYi_108                     |    51|
|267   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_185             |    51|
|268   |        conv1d_mul_mul_16fYi_U367        |conv1d_mul_mul_16fYi_109                     |    52|
|269   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_184             |    52|
|270   |        conv1d_mul_mul_16fYi_U368        |conv1d_mul_mul_16fYi_110                     |    52|
|271   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_183             |    52|
|272   |        conv1d_mul_mul_16fYi_U369        |conv1d_mul_mul_16fYi_111                     |    51|
|273   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_182             |    51|
|274   |        conv1d_mul_mul_16fYi_U370        |conv1d_mul_mul_16fYi_112                     |    51|
|275   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_181             |    51|
|276   |        conv1d_mul_mul_16fYi_U371        |conv1d_mul_mul_16fYi_113                     |    51|
|277   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_180             |    51|
|278   |        conv1d_mul_mul_16fYi_U372        |conv1d_mul_mul_16fYi_114                     |    51|
|279   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0_179             |    51|
|280   |        conv1d_mul_mul_16fYi_U373        |conv1d_mul_mul_16fYi_115                     |    52|
|281   |          conv1d_mul_mul_16fYi_DSP48_0_U |conv1d_mul_mul_16fYi_DSP48_0                 |    52|
|282   |        conv1d_mux_32_16_eOg_U246        |conv1d_mux_32_16_eOg                         |    16|
|283   |        conv1d_mux_32_16_eOg_U247        |conv1d_mux_32_16_eOg_116                     |    16|
|284   |        conv1d_mux_32_16_eOg_U248        |conv1d_mux_32_16_eOg_117                     |    16|
|285   |        conv1d_mux_32_16_eOg_U249        |conv1d_mux_32_16_eOg_118                     |    16|
|286   |        conv1d_mux_32_16_eOg_U250        |conv1d_mux_32_16_eOg_119                     |    16|
|287   |        conv1d_mux_32_16_eOg_U251        |conv1d_mux_32_16_eOg_120                     |    16|
|288   |        conv1d_mux_32_16_eOg_U252        |conv1d_mux_32_16_eOg_121                     |    16|
|289   |        conv1d_mux_32_16_eOg_U253        |conv1d_mux_32_16_eOg_122                     |    16|
|290   |        conv1d_mux_32_16_eOg_U254        |conv1d_mux_32_16_eOg_123                     |    16|
|291   |        conv1d_mux_32_16_eOg_U255        |conv1d_mux_32_16_eOg_124                     |    16|
|292   |        conv1d_mux_32_16_eOg_U256        |conv1d_mux_32_16_eOg_125                     |    16|
|293   |        conv1d_mux_32_16_eOg_U257        |conv1d_mux_32_16_eOg_126                     |    16|
|294   |        conv1d_mux_32_16_eOg_U258        |conv1d_mux_32_16_eOg_127                     |    16|
|295   |        conv1d_mux_32_16_eOg_U259        |conv1d_mux_32_16_eOg_128                     |    16|
|296   |        conv1d_mux_32_16_eOg_U260        |conv1d_mux_32_16_eOg_129                     |    16|
|297   |        conv1d_mux_32_16_eOg_U261        |conv1d_mux_32_16_eOg_130                     |    16|
|298   |        conv1d_mux_32_16_eOg_U262        |conv1d_mux_32_16_eOg_131                     |    16|
|299   |        conv1d_mux_32_16_eOg_U263        |conv1d_mux_32_16_eOg_132                     |    16|
|300   |        conv1d_mux_32_16_eOg_U264        |conv1d_mux_32_16_eOg_133                     |    16|
|301   |        conv1d_mux_32_16_eOg_U265        |conv1d_mux_32_16_eOg_134                     |    16|
|302   |        conv1d_mux_32_16_eOg_U266        |conv1d_mux_32_16_eOg_135                     |    16|
|303   |        conv1d_mux_32_16_eOg_U267        |conv1d_mux_32_16_eOg_136                     |    16|
|304   |        conv1d_mux_32_16_eOg_U268        |conv1d_mux_32_16_eOg_137                     |    16|
|305   |        conv1d_mux_32_16_eOg_U269        |conv1d_mux_32_16_eOg_138                     |    16|
|306   |        conv1d_mux_32_16_eOg_U270        |conv1d_mux_32_16_eOg_139                     |    16|
|307   |        conv1d_mux_32_16_eOg_U271        |conv1d_mux_32_16_eOg_140                     |    16|
|308   |        conv1d_mux_32_16_eOg_U272        |conv1d_mux_32_16_eOg_141                     |    16|
|309   |        conv1d_mux_32_16_eOg_U273        |conv1d_mux_32_16_eOg_142                     |    16|
|310   |        conv1d_mux_32_16_eOg_U274        |conv1d_mux_32_16_eOg_143                     |    16|
|311   |        conv1d_mux_32_16_eOg_U275        |conv1d_mux_32_16_eOg_144                     |    16|
|312   |        conv1d_mux_32_16_eOg_U276        |conv1d_mux_32_16_eOg_145                     |    16|
|313   |        conv1d_mux_32_16_eOg_U277        |conv1d_mux_32_16_eOg_146                     |    16|
|314   |        conv1d_mux_32_16_eOg_U278        |conv1d_mux_32_16_eOg_147                     |    16|
|315   |        conv1d_mux_32_16_eOg_U279        |conv1d_mux_32_16_eOg_148                     |    16|
|316   |        conv1d_mux_32_16_eOg_U280        |conv1d_mux_32_16_eOg_149                     |    16|
|317   |        conv1d_mux_32_16_eOg_U281        |conv1d_mux_32_16_eOg_150                     |    16|
|318   |        conv1d_mux_32_16_eOg_U282        |conv1d_mux_32_16_eOg_151                     |    16|
|319   |        conv1d_mux_32_16_eOg_U283        |conv1d_mux_32_16_eOg_152                     |    16|
|320   |        conv1d_mux_32_16_eOg_U284        |conv1d_mux_32_16_eOg_153                     |    16|
|321   |        conv1d_mux_32_16_eOg_U285        |conv1d_mux_32_16_eOg_154                     |    16|
|322   |        conv1d_mux_32_16_eOg_U286        |conv1d_mux_32_16_eOg_155                     |    16|
|323   |        conv1d_mux_32_16_eOg_U287        |conv1d_mux_32_16_eOg_156                     |    16|
|324   |        conv1d_mux_32_16_eOg_U288        |conv1d_mux_32_16_eOg_157                     |    16|
|325   |        conv1d_mux_32_16_eOg_U289        |conv1d_mux_32_16_eOg_158                     |    16|
|326   |        conv1d_mux_32_16_eOg_U290        |conv1d_mux_32_16_eOg_159                     |    16|
|327   |        conv1d_mux_32_16_eOg_U291        |conv1d_mux_32_16_eOg_160                     |    16|
|328   |        conv1d_mux_32_16_eOg_U292        |conv1d_mux_32_16_eOg_161                     |    16|
|329   |        conv1d_mux_32_16_eOg_U293        |conv1d_mux_32_16_eOg_162                     |    16|
|330   |        conv1d_mux_32_16_eOg_U294        |conv1d_mux_32_16_eOg_163                     |    16|
|331   |        conv1d_mux_32_16_eOg_U295        |conv1d_mux_32_16_eOg_164                     |    16|
|332   |        conv1d_mux_32_16_eOg_U296        |conv1d_mux_32_16_eOg_165                     |    16|
|333   |        conv1d_mux_32_16_eOg_U297        |conv1d_mux_32_16_eOg_166                     |    16|
|334   |        conv1d_mux_32_16_eOg_U298        |conv1d_mux_32_16_eOg_167                     |    16|
|335   |        conv1d_mux_32_16_eOg_U299        |conv1d_mux_32_16_eOg_168                     |    16|
|336   |        conv1d_mux_32_16_eOg_U300        |conv1d_mux_32_16_eOg_169                     |    16|
|337   |        conv1d_mux_32_16_eOg_U301        |conv1d_mux_32_16_eOg_170                     |    16|
|338   |        conv1d_mux_32_16_eOg_U302        |conv1d_mux_32_16_eOg_171                     |    16|
|339   |        conv1d_mux_32_16_eOg_U303        |conv1d_mux_32_16_eOg_172                     |    16|
|340   |        conv1d_mux_32_16_eOg_U304        |conv1d_mux_32_16_eOg_173                     |    16|
|341   |        conv1d_mux_32_16_eOg_U305        |conv1d_mux_32_16_eOg_174                     |    16|
|342   |        conv1d_mux_32_16_eOg_U306        |conv1d_mux_32_16_eOg_175                     |    16|
|343   |        conv1d_mux_32_16_eOg_U307        |conv1d_mux_32_16_eOg_176                     |    16|
|344   |        conv1d_mux_32_16_eOg_U308        |conv1d_mux_32_16_eOg_177                     |    16|
|345   |        conv1d_mux_32_16_eOg_U309        |conv1d_mux_32_16_eOg_178                     |    16|
|346   |      grp_load_bias_fu_2437              |load_bias                                    |   254|
|347   |      grp_load_input_fu_2414             |load_input                                   |   844|
|348   |        conv1d_urem_10ns_cud_U36         |conv1d_urem_10ns_cud                         |   125|
|349   |          conv1d_urem_10ns_cud_div_U     |conv1d_urem_10ns_cud_div                     |   125|
|350   |            conv1d_urem_10ns_cud_div_u_0 |conv1d_urem_10ns_cud_div_u                   |   112|
|351   |      grp_load_weight_fu_2015            |load_weight                                  |  8243|
|352   |        conv1d_urem_8ns_3dEe_U47         |conv1d_urem_8ns_3dEe                         |   113|
|353   |          conv1d_urem_8ns_3dEe_div_U     |conv1d_urem_8ns_3dEe_div                     |   113|
|354   |            conv1d_urem_8ns_3dEe_div_u_0 |conv1d_urem_8ns_3dEe_div_u                   |   102|
|355   |    grp_write_back_fu_719                |write_back                                   |  2173|
+------+-----------------------------------------+---------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:39 ; elapsed = 00:04:11 . Memory (MB): peak = 1605.988 ; gain = 852.816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 291 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:06 ; elapsed = 00:03:58 . Memory (MB): peak = 1605.988 ; gain = 662.914
Synthesis Optimization Complete : Time (s): cpu = 00:03:39 ; elapsed = 00:04:11 . Memory (MB): peak = 1605.988 ; gain = 852.816
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1609.426 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1451 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1610.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
655 Infos, 324 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:53 ; elapsed = 00:04:29 . Memory (MB): peak = 1610.598 ; gain = 1154.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1610.598 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.runs/system_conv1d_0_0_synth_1/system_conv1d_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1610.598 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1610.598 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_conv1d_0_0, cache-ID = a8034f31a5e9c31f
INFO: [Coretcl 2-1174] Renamed 354 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1610.598 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.runs/system_conv1d_0_0_synth_1/system_conv1d_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1610.598 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_conv1d_0_0_utilization_synth.rpt -pb system_conv1d_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1610.598 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr  5 09:49:11 2022...
