/**
 @file

 @date 2010/02/22

 @version v5.1

 This file contains all the table/registers max_index & hw address
 macro definition
*/

#ifndef _DRV_MEM_CFG_H_
#define _DRV_MEM_CFG_H_

/**********************************************************************************
              Define Typedef, define and Data Structure
***********************************************************************************/
#define INVALID_MASK_OFFSET 0xFFFFFFFF

/* NL9K_CTL_REG */
#define NL9K_CTL_REG_LTR_MAX_INDEX 32
#define NL9K_CTL_REG_BCR_MAX_INDEX 64
#define NL9K_CTL_REG_BMR0_MAX_INDEX 64*16
#define NL9K_CTL_REG_BMR1_MAX_INDEX 64*4
#define BUF_RETRV_CONFIG_MAX_INDEX 1
#define BUF_RETRV_STATE_MAX_INDEX 1
#define BUF_RETRV_BUF_PTR_INTF_CONFIG_MAX_INDEX 1
#define BUF_RETRV_CREDIT_MODULE_CONFIG_MAX_INDEX 1
#define BUF_RETRV_DEBUG_STATS_MAX_INDEX 1
#define BUF_RETRV_INTERRUPT_FATAL_MAX_INDEX 1
#define BUF_RETRV_OVERRUN_PORT_MAX_INDEX 1
#define BUF_RETRV_FABRIC_THRESHOLD_MAX_INDEX 1
#define BUF_RETRV_FABRIC_MIN_MAX_MAX_INDEX 1
#define BUF_RETRV_FABRIC_COUNT_MAX_INDEX 1
#define BUF_RETRV_FABRIC_TOTAL_COUNT_MAX_INDEX 1
#define BUF_RETRV_CREDIT_CONFIG_MAX_INDEX 1
#define BUF_RETRV_BUF_CREDIT_CONFIG_MAX_INDEX 1
#define BUF_RETRV_FL_CTRL_INFO_MAX_INDEX 1
#define BUF_RETRV_PKT_BUF_INTF_CONFIG_MAX_INDEX 1
#define BUF_RETRV_BUF_PTR_CONFIG_MAX_INDEX 1
#define BUF_RETRV_INTF_FIFO_CTL_MAX_INDEX 1
#define BUF_RETRV_INIT_CTL_MAX_INDEX 1
#define BUF_RETRV_INTF_FIFO_CREDIT_MAX_INDEX 1
#define BUF_RETRV_INTF_MEM_CONFIG_MAX_INDEX 1
#define BUF_RETRV_INTF_MEM_STATUS_MAX_INDEX 1
#define BUFFER_RETRIEVE_CTL_MAX_INDEX 1
#define BUFFER_RETRIEVE_HEADER_VERSION_MAX_INDEX 1
#define BUF_RETRV_RCD_CREDIT_DEBUG_MAX_INDEX 1
#define BUF_RETRV_PKT_PTR_WT_CONFIG_MAX_INDEX 1
#define BUF_RETRV_BUF_PTR_WT_CONFIG_MAX_INDEX 1
#define BUF_RETRV_NET_MAX_CREDIT_DEBUG_MAX_INDEX 1
#define BUF_STORE_SHARE_RESRC_INFO_MAX_INDEX 1
#define BUF_STORE_CTRL_MAX_INDEX 1
#define BUF_STORE_CHANNEL_INFO_CTRL_MAX_INDEX 1
#define BUF_STORE_RESRC_THRESHOLD_RAM_CTRL_MAX_INDEX 1
#define BUF_STORE_RESRC_CNT_CTRL_MAX_INDEX 1
#define BUF_STORE_STALL_THRESHOLD_RAM_CTRL_MAX_INDEX 1
#define BUF_STORE_FORCE_LOCAL_CTRL_MAX_INDEX 1
#define BUF_STORE_FREE_LIST_CONTROL_MAX_INDEX 1
#define BUF_STORE_LINK_LIST_TABLE_CTRL_MAX_INDEX 1
#define BUF_STORE_GMAC_STALL_CTRL_MAX_INDEX 1
#define BUF_STORE_STALL_STATUS_MAX_INDEX 1
#define BUF_STORE_CREDIT_MAX_INDEX 1
#define BUF_STORE_XGMAC_STALL_CTRL_MAX_INDEX 1
#define BUF_STORE_CPU_MAC_STALL_CTRL_MAX_INDEX 1
#define BUF_STORE_FABRIC_STALL_CTRL_MAX_INDEX 1
#define BUF_STORE_MET_FIFO_STALL_CTRL_MAX_INDEX 1
#define BUF_STORE_MISC_CTRL_MAX_INDEX 1
#define BUF_STORE_LINK_LIST_SLOT_MAX_INDEX 1
#define BUF_STORE_FIFO_CTRL_MAX_INDEX 1
#define BUF_STORE_MSG_OUT_DROP_CTL_MAX_INDEX 1
#define BUF_STORE_MSG_OUT_DROP_THRD_SEL_MAX_INDEX 1
#define BUF_STORE_INPUT_STATS_MAX_INDEX 1
#define BUF_STORE_STATS_CTRL_MAX_INDEX 1
#define BUF_STORE_SILENT_DROP_STATS_MAX_INDEX 1
#define BUF_STORE_ABORT_STATS_MAX_INDEX 1
#define BUF_STORE_IPE_SOP_ABORT_STATS_MAX_INDEX 1
#define BUF_STORE_STALL_DROP_STATS_MAX_INDEX 1
#define BUF_STORE_OUTPUT_STATS_MAX_INDEX 1
#define BUF_STORE_INPUT_FIFO_WRR_WEIGHT_MAX_INDEX 1
#define BUF_STORE_INTERRUPT_MAX_INDEX 1
#define BUF_STORE_PB_CTL_CREDIT_USED_MAX_INDEX 1
#define BUF_STORE_PB_CTL_CREDIT_RUN_OUT_CNT_MAX_INDEX 1
#define BUF_STORE_ECC_CTL_MAX_INDEX 1
#define BUF_STORE_ECC_ERROR_STATS_MAX_INDEX 1
#define CPU_MAC_CTL_MAX_INDEX 1
#define CPU_MAC_DRAIN_ENABLE_MAX_INDEX 1
#define CPU_MAC_PAUSE_CTRL_MAX_INDEX 1
#define CPU_MAC_CPU_CHANNEL_MAX_INDEX 1
#define CPU_MAC_TYPE_MAX_INDEX 1
#define CLEAR_CNT_ON_READ_MAX_INDEX 1
#define CPU_MAC_SA_MAX_INDEX 1
#define CPU_MAC_DA_MAX_INDEX 1
#define CPU_MAC_DEBUG_STATS_MAX_INDEX 1
#define CPUMAC_GMAC_MAC_MODE_MAX_INDEX 1
#define CPUMAC_GMAC_TX_CTRL_MAX_INDEX 1
#define CPUMAC_GMAC_RX_CTRL_MAX_INDEX 1
#define CPUMAC_GMAC_PRE_LENGTH_MAX_INDEX 1
#define CPUMAC_GMAC_PKT_LENGTH_MAX_INDEX 1
#define CPUMAC_GMAC_INTERRUPT_MAX_INDEX 1
#define CPUMAC_GMAC_PAUSE_CTRL_MAX_INDEX 1
#define CPUMAC_GMAC_VLAN_TYPE_MAX_INDEX 1
#define CPU_MAC_PACKET_LEN_MTU1_MAX_INDEX 1
#define CPU_MAC_PACKET_LEN_MTU2_MAX_INDEX 1
#define CPU_MAC_DOT1Q_DELTA_BYTES_MAX_INDEX 1
#define CPU_MAC_INIT_MAX_INDEX 1
#define CPU_MAC_INIT_DONE_MAX_INDEX 1
#define CPU_MAC_STATS_UPDATE_CTRL_MAX_INDEX 1
#define CPU_MAC_PARITY_ENABLE_MAX_INDEX 1
#define CPU_MAC_STATUS_OVER_WRITE_MAX_INDEX 1
#define CPU_MAC_STATUS_OVER_WRITE_OLD_SNAP_MAX_INDEX 1
#define CPU_MAC_STATUS_OVER_WRITE_NEW_SNAP_MAX_INDEX 1
#define CPU_MAC_MAX_INIT_CNT_MAX_INDEX 1
#define CPU_MAC_STATS_RAM_PARITY_ERROR_ADDR_MAX_INDEX 1
#define CPU_MAC_PAUSE_OFF_ENABLE_MAX_INDEX 1
#define E_LOOP_CTL_MAX_INDEX 1
#define E_LOOP_DRAIN_ENABLE_MAX_INDEX 1
#define E_LOOP_INTERRUPT_FATAL_MAX_INDEX 1
#define E_LOOP_DEBUG_STATS_MAX_INDEX 1
#define E_LOOP_CREDIT_STATE_MAX_INDEX 1
#define E_LOOP_PARITY_FAIL_RECORD_MAX_INDEX 1
#define EPE_ACL_QOS_CTL_MAX_INDEX 1
#define EPE_ACL_QOS_COUNT_MAX_INDEX 1
#define EPE_ACL_QOS_DEBUG_MAX_INDEX 1
#define EPE_ACL_QOS_LFSR_MAX_INDEX 1
#define INTR_VALUE_SET_MAX_INDEX 1
#define INTR_VALUE_RESET_MAX_INDEX 1
#define INTR_MASK_SET_MAX_INDEX 1
#define INTR_MASK_RESET_MAX_INDEX 1
#define EPE_CLASSIFICATION_INFO_CREDIT_VALUE_MAX_INDEX 1
#define EPE_CLASSIFICATION_COUNT0_MAX_INDEX 1
#define EPE_CLASSIFICATION_COUNT1_MAX_INDEX 1
#define EPE_CLASSIFICATION_COUNT2_MAX_INDEX 1
#define EPE_CLASSIFICATION_INTERRUPT_FATAL_MAX_INDEX 1
#define EPE_IPG_CTL_MAX_INDEX 1
#define EPE_CLASSIFICATION_DEBUG_MAX_INDEX 1
#define EPE_CLASSIFICATION_DRAIN_ENABLE_MAX_INDEX 1
#define EPE_CLASSIFICATION_CTL_MAX_INDEX 1
#define EPE_HDR_ADJUST_CTL_MAX_INDEX 1
#define EPE_HDR_ADJUST_SGMAC_CTL_MAX_INDEX 1
#define EPE_HDR_ADJUST_MISC_CTL_MAX_INDEX 1
#define EPE_HDR_ADJUST_DRAIN_ENABLE_MAX_INDEX 1
#define EPE_HDR_ADJUST_INTERRUPT_MAX_INDEX 1
#define EPE_HDR_ADJUST_STALL_INFO_MAX_INDEX 1
#define EPE_HDR_ADJUST_FSM_STATE_MAX_INDEX 1
#define EPE_HDR_ADJUST_DEBUG_STATS_MAX_INDEX 1
#define EPE_HDR_ADJUST_RANDOM_SEED_LOAD_MAX_INDEX 1
#define EPE_HDR_ADJUST_PARITY_FAIL_RECORD_MAX_INDEX 1
#define EPE_HDR_ADJUST_DISABLE_CRC_CHK_MAX_INDEX 1
#define EPE_HDR_EDIT_CTL_MAX_INDEX 1
#define EPE_HDR_EDIT_INTERRUPT_FATAL_MAX_INDEX 1
#define EPE_HDR_EDIT_DEBUG_MAX_INDEX 1
#define EPE_HDR_EDIT_DRAIN_ENABLE_MAX_INDEX 1
#define EPE_HDR_EDIT_STATS_MAX_INDEX 1
#define EPE_HDR_EDIT_MISC_CTL_MAX_INDEX 1
#define EPE_HDR_EDIT_PARITY_FAIL_RECORD_MAX_INDEX 1
#define EPE_HDR_EDIT_STATE_MAX_INDEX 1
#define EPE_L2_ETHER_TYPE_MAX_INDEX 1
#define EPE_L2_ROUTER_MAC_SA_MAX_INDEX 1
#define EPE_L2_SNAP_CTL_MAX_INDEX 1
#define EPE_L3_IP_IDENTIFICATION_MAX_INDEX 1
#define EPE_HDR_PROC_DEBUG_MAX_INDEX 1
#define EPE_HDR_PROC_CNT_MAX_INDEX 1
#define EPE_HDR_PROC_INTR_VALUE_SET_MAX_INDEX 1
#define EPE_HDR_PROC_INTR_VALUE_RESET_MAX_INDEX 1
#define EPE_HDR_PROC_INTR_MASK_SET_MAX_INDEX 1
#define EPE_HDR_PROC_INTR_MASK_RESET_MAX_INDEX 1
#define EPE_HDR_PROC_DRAIN_ENABLE_MAX_INDEX 1
#define EPE_PKT_PROC_CTL_MAX_INDEX 1
#define EPE_HDR_PROC_STALL_MAX_INDEX 1
#define EPE_HDR_PROC_STATE_MAX_INDEX 1
#define EPE_L2_TPID_CTL_MAX_INDEX 1
#define EPE_L3_MPLS_SEQ_NUM_MAX_INDEX 1
#define EPE_PBB_CTL_MAX_INDEX 1
#define DS_L3_EDIT_MPLS_SEQ_NUM_MEM_CTRL_MAX_INDEX 1
#define DS_L3_EDIT_TUNNEL_V6_IP_MEM_PARITY_CTL_MAX_INDEX 1
#define DS_L3_EDIT_TUNNEL_V4_IP_SA_PARITY_CTL_MAX_INDEX 1
#define EPE_MIRROR_ESCAPE_CAM_MAX_INDEX 1
#define EPE_NEXT_HOP_CONFIG_MAX_INDEX 1
#define EPE_NEXT_HOP_DEBUG_MAX_INDEX 1
#define EPE_NEXT_HOP_CTL_MAX_INDEX 1
#define NEXT_HOP_INTR_VALUE_SET_MAX_INDEX 1
#define NEXT_HOP_INTR_VALUE_RESET_MAX_INDEX 1
#define NEXT_HOP_INTR_MASK_SET_MAX_INDEX 1
#define NEXT_HOP_INTR_MASK_RESET_MAX_INDEX 1
#define DRAIN_ENABLE_MAX_INDEX 1
#define RUNNING_CREDIT_MAX_INDEX 1
#define PARITY_CHECK_EN_MAX_INDEX 1
#define PARITY_FAIL_RECORD_MAX_INDEX 1
#define EPE_STATS_CTL_EPE_PHB_INTF_MAX_INDEX 1
#define EPE_STATS_INIT_EPE_PHB_INTF_MAX_INDEX 1
#define EPE_STATS_INIT_DONE_EPE_PHB_INTF_MAX_INDEX 1
#define EPE_STATS_CTL_EPE_OVERALL_FWD_MAX_INDEX 1
#define EPE_STATS_INIT_EPE_OVERALL_FWD_MAX_INDEX 1
#define EPE_STATS_INIT_DONE_EPE_OVERALL_FWD_MAX_INDEX 1
#define EPE_STATS_INTR_VALUE_SET_MAX_INDEX 1
#define EPE_STATS_INTR_VALUE_RESET_MAX_INDEX 1
#define EPE_STATS_INTR_MASK_SET_MAX_INDEX 1
#define EPE_STATS_INTR_MASK_RESET_MAX_INDEX 1
#define EPE_STATS_DEBUG_STATS_MAX_INDEX 1
#define EPE_STATS_CTL_EPE_PORT_LOG_MAX_INDEX 1
#define EPE_STATS_INIT_EPE_PORT_LOG_MAX_INDEX 1
#define EPE_STATS_INIT_DONE_EPE_PORT_LOG_MAX_INDEX 1
#define FABRIC_CAS_INTR_RAM_MAX_INDEX 1
#define FABRIC_CAS_CTL_MAX_INDEX 1
#define FABRIC_CAS_LINK_STALL_SELECT_MAX_INDEX 1
#define BUF_STORE_STALL_MAX_INDEX 1
#define FABRIC_CAS_CELL_PTR_DEBUG_MAX_INDEX 1
#define FABRIC_CAS_MISC_CTL_MAX_INDEX 1
#define FABRIC_CAS_INTERRUPT_MAX_INDEX 1
#define FABRIC_CAS_RXQ_STALL_MAX_INDEX 1
#define FABRIC_CAS_CELL_STALL_CFG_MAX_INDEX 1
#define FABRIC_CAS_STALL_STATS_MAX_INDEX 1
#define FABRIC_CRB_CTL_MAX_INDEX 1
#define FABRIC_CRB_INPUT_STATS_MAX_INDEX 1
#define FABRIC_CRB_OUTPUT_STATS_MAX_INDEX 1
#define FABRIC_CRB_INPUT_SOC_CNT_MAX_INDEX 1
#define FABRIC_CRB_INPUT_EOC_CNT_MAX_INDEX 1
#define FABRIC_CRB_OUTPUT_SOC_CNT_MAX_INDEX 1
#define FABRIC_CRB_OUTPUT_EOC_CNT_MAX_INDEX 1
#define FABRIC_CRB_INPUT_SLICE_CNT_MAX_INDEX 1
#define FABRIC_CRB_INTERRUPT_MAX_INDEX 1
#define FABRIC_CRB_OUTPUT_SLICE_CNT_MAX_INDEX 1
#define FABRIC_CRB_STATE_MAX_INDEX 1
#define FABRIC_DSF_LINK_CTRL_MAX_INDEX 1
#define FABRIC_DSF_MISC_CTRL_MAX_INDEX 1
#define FABRIC_DSF_INTERRUPT_MAX_INDEX 1
#define FABRIC_DSF_CELL_STATS_MAX_INDEX 1
#define FABRIC_DSF_STATE_MAX_INDEX 1
#define FABRIC_DSF_SRC_LINK_NUM_CHG_ENABLE_MAX_INDEX 1
#define FABRIC_GTS_INTR_RAM_MAX_INDEX 1
#define FABRIC_GTS_CTL_MAX_INDEX 1
#define FABRIC_GTS_INIT_MAX_INDEX 1
#define FABRIC_GTS_INIT_DONE_MAX_INDEX 1
#define FABRIC_GTS_INTR_VALUE_SET_MAX_INDEX 1
#define FABRIC_GTS_INTR_VALUE_RESET_MAX_INDEX 1
#define FABRIC_GTS_INTR_MASK_SET_MAX_INDEX 1
#define FABRIC_GTS_INTR_MASK_RESET_MAX_INDEX 1
#define FABRIC_GTS_INTR_STATUS_MAX_INDEX 1
#define FABRIC_GTS_TIME_OUT_FLAG_MAX_INDEX 1
#define FABRIC_GTS_STATS_MAX_INDEX 1
#define FABRIC_RTS_CHAN_CTRL_MAX_INDEX 1
#define FABRIC_RTS_WEIGHT_CTRL_MAX_INDEX 1
#define FABRIC_RTS_BOTH_RTS_VALID_MAX_INDEX 1
#define FABRIC_RTS_LOOPBACK_MODE_MAX_INDEX 1
#define FABRIC_RTS_RANDOM_SEED_MAX_INDEX 1
#define FABRIC_RTS_CFG_WSP_TYPE_MAX_INDEX 1
#define FABRIC_RTS_INTERRUPT_FATAL_MAX_INDEX 1
#define FABRIC_RTS_DRAIN_ENABLE_MAX_INDEX 1
#define FABRIC_RXQ_CHAN_CTRL_MAX_INDEX 1
#define FABRIC_RXQ_CELL_STATS_MAX_INDEX 1
#define FABRIC_RXQ_PKT_STATS_MAX_INDEX 1
#define FABRIC_RXQ_INTERRUPT_FATAL_MAX_INDEX 1
#define FABRIC_RXQ_MISC_CTRL_MAX_INDEX 1
#define FABRIC_RXQ_WR_CTRL_RES_WORD_MEM_CTRL_MAX_INDEX 1
#define FABRIC_RXQ_PARITY_FAIL_RECORD_MAX_INDEX 1
#define FABRIC_SER_LTX_LINK_ENABLE_MAX_INDEX 1
#define FABRIC_SER_LTX_PRBS_ENABLE_MAX_INDEX 1
#define FABRIC_SER_LTX_PRBS_RST_MAX_INDEX 1
#define FABRIC_SER_LTX_FRAME_SYNC_SYMBOL_MAX_INDEX 1
#define FABRIC_SER_LTX_IDLE_SYMBOL1_MAX_INDEX 1
#define FABRIC_SER_LTX_FIFO_THRESHOLD_MAX_INDEX 1
#define FABRIC_SER_LRX_LINK_ENABLE_MAX_INDEX 1
#define FABRIC_SER_LRX_LOOPBACK_MAX_INDEX 1
#define FABRIC_SER_LRX_CRC_CHECK_DISABLE_MAX_INDEX 1
#define FABRIC_SER_LRX_RESET_PRBS_MAX_INDEX 1
#define FABRIC_SER_LRX_BIT_ORDER_INVERT_MAX_INDEX 1
#define FABRIC_SER_LRX_FORCE_SYNC_MAX_INDEX 1
#define FABRIC_SER_LRX_BIT_POLARITY_INVERT_MAX_INDEX 1
#define FABRIC_SER_LRX_FRAME_BOUNDARY_IDLE_CNT_MAX_INDEX 1
#define FABRIC_SER_LRX_PRBS_ENABLE_MAX_INDEX 1
#define FABRIC_SER_LRX_PRBS_ERR_COUNT_MAX_INDEX 1
#define FABRIC_SER_SYN_SYNC_PULSE_GEN_TIMER_MAX_INDEX 1
#define FABRIC_SER_SYN_SYNC_MASK_TIMER_MAX_INDEX 1
#define FABRIC_SER_SYN_MAXIMUM_SLICE_NUM_MAX_INDEX 1
#define FABRIC_SER_SYN_CELL_SLOT_CYCLE_COUNT_MAX_INDEX 1
#define FABRIC_SER_SYN_CPU_AUTO_SYNC_PULSE_TIMER_MAX_INDEX 1
#define FABRIC_SER_SYN_CPU_SYNC_PULSE_ENABLE_MAX_INDEX 1
#define FABRIC_SER_SYN_CPU_SYNC_PULSE_STEP_MAX_INDEX 1
#define FABRIC_SER_SYN_MASTER_MODE_MAX_INDEX 1
#define FABRIC_SER_SYN_FORCE_FIRST_SYNC_MAX_INDEX 1
#define FABRIC_SER_FORCE_SIGNAL_DETECT_MAX_INDEX 1
#define FABRIC_SER_SOFT_RESET_LTX_MAX_INDEX 1
#define FABRIC_SER_SOFT_RESET_LRX_MAX_INDEX 1
#define FABRIC_SER_SOFT_RESET_SYN_MAX_INDEX 1
#define FABRIC_SER_LTX_POP_THRESHOLD_MAX_INDEX 1
#define FABRIC_SER_LTX_IDLE_SYMBOL2_MAX_INDEX 1
#define FABRIC_SER_LTX_USE_PRBS7_MAX_INDEX 1
#define FABRIC_SER_LTX_TEST_PATTERN_MAX_INDEX 1
#define FABRIC_SER_LRX_CELL_BOUNDARY_IDLE_CNT_MAX_INDEX 1
#define FABRIC_SER_LRX_SIG_DET_ACTIVE_VALUE_MAX_INDEX 1
#define FABRIC_SER_LTX_FSM_STATE_MAX_INDEX 1
#define FABRIC_SER_LRX_FSM_STATE_MAX_INDEX 1
#define FABRIC_SER_INTERRUPT_MAX_INDEX 1
#define FABRIC_SER_SYN_RECEIVED_COUNT_MAX_INDEX 1
#define TO_DSF_LINK_STATUS_MAX_INDEX 1
#define FABRIC_VOQ_CHAN_CTRL_MAX_INDEX 1
#define FABRIC_VOQ_FREE_CELL_CTRL_MAX_INDEX 1
#define FABRIC_VOQ_CELL_TABLE_CTRL_MAX_INDEX 1
#define FABRIC_VOQ_CELL_BUFFER_CTRL_MAX_INDEX 1
#define FABRIC_VOQ_CELL_STATS_MAX_INDEX 1
#define FABRIC_VOQ_PKT_STATS_MAX_INDEX 1
#define FABRIC_VOQ_INTERRUPT_MAX_INDEX 1
#define GMACWRAPPER_GMAC_MAC_MODE_MAX_INDEX 1
#define GMACWRAPPER_GMAC_TX_CTRL_MAX_INDEX 1
#define GMACWRAPPER_GMAC_RX_CTRL_MAX_INDEX 1
#define GMACWRAPPER_GMAC_PRE_LENGTH_MAX_INDEX 1
#define GMACWRAPPER_GMAC_PKT_LENGTH_MAX_INDEX 1
#define GMACWRAPPER_GMAC_INTERRUPT_MAX_INDEX 1
#define GMACWRAPPER_GMAC_PAUSE_CTRL_MAX_INDEX 1
#define GMACWRAPPER_GMAC_VLAN_TYPE_MAX_INDEX 1
#define GMAC_PCS_CONFIG1_MAX_INDEX 1
#define GMAC_PCS_CONFIG2_MAX_INDEX 1
#define GMAC_PRBS_CFG_MAX_INDEX 1
#define GMAC_PRBS_ERR_CNT_MAX_INDEX 1
#define GMAC_8_B10B_ERR_CNT_MAX_INDEX 1
#define GMAC_PCS_STATUS_MAX_INDEX 1
#define GMAC_PCS_SOFT_RST_MAX_INDEX 1
#define GMAC_CLK_DIVIDER_MAX_INDEX 1
#define GMAC_OAM_TEST_MASTER_CFG_MAX_INDEX 1
#define GMAC_OAM_TEST_SLAVE_CFG_MAX_INDEX 1
#define GMAC_PTP_EN_MAX_INDEX 1
#define GMAC_PTP_STATUS_MAX_INDEX 1
#define HASH_DS_CTL_LOOKUP_CTL_MAX_INDEX 1
#define HASH_DS_CTL_INTERRUPT_FATAL_MAX_INDEX 1
#define HASH_DS_CTL_PARITY_RECORD_MAX_INDEX 1
#define HASH_DS_CTL_STATS_MAX_INDEX 1
#define HASH_DS_CTL_INIT_CTL_MAX_INDEX 1
#define HASH_DS_CTL_MISC_CTL_MAX_INDEX 1
#define HASH_DS_CTL_CPU_KEY_REQ_MAX_INDEX 1
#define HASH_DS_CTL_CPU_KEY_STATUS_MAX_INDEX 1
#define SUP_IF_CONTROL_MAX_INDEX 1
#define SUP_IF_PARITY_ERROR_MAX_INDEX 1
#define DEVICE_ID_MAX_INDEX 1
#define PLL_LOCK_OUT_MAX_INDEX 1
#define PLL_LOCK_DBG_MAX_INDEX 1
#define RESET_INT_RELATED_MAX_INDEX 1
#define FATAL_INTR0_VALUE_SET_MAX_INDEX 1
#define FATAL_INTR0_VALUE_RESET_MAX_INDEX 1
#define FATAL_INTR0_MASK_SET_MAX_INDEX 1
#define FATAL_INTR0_MASK_RESET_MAX_INDEX 1
#define FATAL_INTR1_VALUE_SET_MAX_INDEX 1
#define FATAL_INTR1_VALUE_RESET_MAX_INDEX 1
#define FATAL_INTR1_MASK_SET_MAX_INDEX 1
#define FATAL_INTR1_MASK_RESET_MAX_INDEX 1
#define FATAL_INTR2_VALUE_SET_MAX_INDEX 1
#define FATAL_INTR2_VALUE_RESET_MAX_INDEX 1
#define FATAL_INTR2_MASK_SET_MAX_INDEX 1
#define FATAL_INTR2_MASK_RESET_MAX_INDEX 1
#define FATAL_INTR3_VALUE_SET_MAX_INDEX 1
#define FATAL_INTR3_VALUE_RESET_MAX_INDEX 1
#define FATAL_INTR3_MASK_SET_MAX_INDEX 1
#define FATAL_INTR3_MASK_RESET_MAX_INDEX 1
#define HUMBERSUP_NORMAL_INTR_VALUE_SET_MAX_INDEX 1
#define HUMBERSUP_NORMAL_INTR_VALUE_RESET_MAX_INDEX 1
#define HUMBERSUP_NORMAL_INTR_MASK_SET_MAX_INDEX 1
#define HUMBERSUP_NORMAL_INTR_MASK_RESET_MAX_INDEX 1
#define CORE_PLL_CONTROL_MAX_INDEX 1
#define HSS4G_PLL_CONTROL_MAX_INDEX 1
#define HSS6G_PLL_CONTROL_MAX_INDEX 1
#define DDR_PLL_CONTROL_MAX_INDEX 1
#define TCAM_PLL_CONTROL_MAX_INDEX 1
#define FABRIC_SYN_CLK_CONTROL_MAX_INDEX 1
#define HUMBER_INTR_ENABLE_MAX_INDEX 1
#define CLK_DBG_RST_MAX_INDEX 1
#define HSS_ACCESS_PARAMETER_MAX_INDEX 1
#define HSS_ACCESS_MAX_INDEX 1
#define HSS_WRITE_DATA_MAX_INDEX 1
#define HSS_READ_DATA_MAX_INDEX 1
#define HSS_F0_TX_MON_MAX_INDEX 1
#define HSS_F0_RX_MON_MAX_INDEX 1
#define HSS_F0_TX_CTL_MAX_INDEX 1
#define HSS_F0_RX_CTL_MAX_INDEX 1
#define HSS_N0_MON_MAX_INDEX 1
#define HSS_N1_MON_MAX_INDEX 1
#define HSS_N2_MON_MAX_INDEX 1
#define HSS_N3_MON_MAX_INDEX 1
#define HSS_N4_MON_MAX_INDEX 1
#define HSS_N5_MON_MAX_INDEX 1
#define HSS_N0_CTL_MAX_INDEX 1
#define HSS_N1_CTL_MAX_INDEX 1
#define HSS_N2_CTL_MAX_INDEX 1
#define HSS_N3_CTL_MAX_INDEX 1
#define HSS_N4_CTL_MAX_INDEX 1
#define HSS_N5_CTL_MAX_INDEX 1
#define QDR_MPMI_CTL_MAX_INDEX 1
#define DDR_MPMI_CTL_MAX_INDEX 1
#define TCAM_MPMI_CTL_MAX_INDEX 1
#define MAC_LED_CTL_MAX_INDEX 1
#define XGMAC_SELECT_CTL_MAX_INDEX 1
#define FABRIC_SELECT_CTL_MAX_INDEX 1
#define MISC_MAC_CLK_CTL_MAX_INDEX 1
#define ENABLE_RAM1X_CLK_CTL_MAX_INDEX 1
#define HASH_KEY_SELECT_MAX_INDEX 1
#define MDIO_IN_SELECT_MAX_INDEX 1
#define DDR_DL_CTL_MAX_INDEX 1
#define QDR_DL_CTL_MAX_INDEX 1
#define DL_MON_MAX_INDEX 1
#define SGMAC_USE4G_CORE_CTL_MAX_INDEX 1
#define GLOBAL_GATED_CLK_CTL_MAX_INDEX 1
#define MODULE_GATED_CLK_CTL_MAX_INDEX 1
#define ZCNTL_CTL_MAX_INDEX 1
#define SYNC_ETHERNET_CFG0_MAX_INDEX 1
#define SYNC_ETHERNET_SELECT0_MAX_INDEX 1
#define SYNC_ETHERNET_MON0_MAX_INDEX 1
#define SYNC_ETHERNET_CFG1_MAX_INDEX 1
#define SYNC_ETHERNET_SELECT1_MAX_INDEX 1
#define SYNC_ETHERNET_MON1_MAX_INDEX 1
#define TIME_OUT_INFO_MAX_INDEX 1
#define TIME_OUT_HAPPEN_MAX_INDEX 1
#define IPE_AGING_FIFO_RAM_MAX_INDEX 1
#define IPE_AGING_CTL_MAX_INDEX 1
#define IPE_AGING_STATUS_MAX_INDEX 1
#define IPE_AGING_STATUS_MASK_MAX_INDEX 1
#define IPE_AGING_INTR_VALUE_SET_MAX_INDEX 1
#define IPE_AGING_INTR_VALUE_RESET_MAX_INDEX 1
#define IPE_AGING_INTR_MASK_SET_MAX_INDEX 1
#define IPE_AGING_INTR_MASK_RESET_MAX_INDEX 1
#define IPE_AGING_INIT_MAX_INDEX 1
#define IPE_AGING_INIT_DONE_MAX_INDEX 1
#define IPEAGING_NORMAL_INTR_VALUE_SET_MAX_INDEX 1
#define IPEAGING_NORMAL_INTR_VALUE_RESET_MAX_INDEX 1
#define IPEAGING_NORMAL_INTR_MASK_SET_MAX_INDEX 1
#define IPEAGING_NORMAL_INTR_MASK_RESET_MAX_INDEX 1
#define IPE_AGING_FIFO_DEPTH_MAX_INDEX 1
#define IPE_FORWARD_DRAIN_ENABLE_MAX_INDEX 1
#define IPE_FORWARD_CREDIT_VALUE_CFG_MAX_INDEX 1
#define IPE_FORWARD_THRD_CFG_MAX_INDEX 1
#define IPE_FORWARD_STATS_MAX_INDEX 1
#define IPE_FORWARD_INTERRUPT_MAX_INDEX 1
#define IPE_FORWARD_CTL_MAX_INDEX 1
#define IPE_FORWARD_SGMAC_CTL_MAX_INDEX 1
#define IPE_FORWARD_APS_BRIDGE_TABLE_PARITY_FAIL_RECORD_MAX_INDEX 1
#define IPE_FORWARD_APS_SELECT_TABLE_PARITY_FAIL_RECORD_MAX_INDEX 1
#define IPE_FORWARD_FWD_EXT_TABLE_PARITY_FAIL_RECORD_MAX_INDEX 1
#define IPE_FORWARD_SEQUENCE_NUMBER_TABLE_PARITY_FAIL_RECORD_MAX_INDEX 1
#define IPE_HDR_ADJ_DRAIN_ENABLE_MAX_INDEX 1
#define IPE_HDR_ADJ_MODE_CTL_MAX_INDEX 1
#define IPE_HDR_ADJ_SGMAC_CTL_MAX_INDEX 1
#define IPE_HDR_ADJ_CTL_MAX_INDEX 1
#define IPE_HDR_ADJ_VLAN_PTR_MAX_INDEX 1
#define IPE_HDR_ADJ_EXP_MAP_TABLE_MAX_INDEX 1
#define IPE_HDR_ADJ_PHY_PORT_MUX_CTL_MAX_INDEX 1
#define IPE_HDR_ADJ_MISC_CTL_MAX_INDEX 1
#define IPE_HDR_ADJ_FIFO_THRD_MAX_INDEX 1
#define IPE_HDR_ADJ_INTERRUPT_MAX_INDEX 1
#define IPE_HDR_ADJ_RANDOM_SEED_LOAD_MAX_INDEX 1
#define IPE_HDR_ADJ_STATS_MAX_INDEX 1
#define IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_MAX_INDEX 1
#define IPE_HDR_ADJ_PARITY_FAIL_RECORD_MAX_INDEX 1
#define IPE_HDR_ADJ_DISABLE_CRC_UPD_MAX_INDEX 1
#define IPE_HDR_ADJ_WRR_WEIGHT_MAX_INDEX 1
#define IPE_HDR_ADJ_ADDR_FREE_FIFO_INIT_DONE_MAX_INDEX 1
#define IPE_HDR_ADJ_CMPC_RES_WORD_RAM_INIT_MAX_INDEX 1
#define IPE_HDR_ADJ_CREDIT_USED_MAX_INDEX 1
#define IPE_INTF_MAPPER_INTERRUPT0_MAX_INDEX 1
#define IPE_INTF_MAPPER_INTERRUPT1_MAX_INDEX 1
#define INTF_MAPPER_CONFIG_MAX_INDEX 1
#define IPE_INTF_MAPPER_INIT_MAX_INDEX 1
#define IPE_INTF_MAPPER_INIT_DONE_MAX_INDEX 1
#define IPE_DS_VLAN_CTL_MAX_INDEX 1
#define IPE_INTF_MAPPER_CTL_MAX_INDEX 1
#define IPE_USER_ID_CTL_MAX_INDEX 1
#define IPE_ROUTER_MAC_CTL_MAX_INDEX 1
#define IPE_INTF_MAPPER_MIN_PKT_LENGTH_MAX_INDEX 1
#define IPE_INTF_MAPPER_MAX_PKT_LENGTH_MAX_INDEX 1
#define IPE_INTF_MAPPER_THRESHOLD_MAX_INDEX 1
#define IPE_BPDU_ESCAPE_CTL_MAX_INDEX 1
#define IPE_BPDU_PROTOCOL_ESCAPE_CAM_MAX_INDEX 1
#define IPE_BPDU_PROTOCOL_ESCAPE_CAM2_MAX_INDEX 1
#define IPE_BPDU_PROTOCOL_ESCAPE_CAM3_MAX_INDEX 1
#define IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT_MAX_INDEX 1
#define IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_MAX_INDEX 1
#define IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_MAX_INDEX 1
#define IPE_INTF_MAPPER_RX_DEBUG_MAX_INDEX 1
#define IPE_INTF_MAPPER_TX_DEBUG_MAX_INDEX 1
#define IPE_INTF_MAPPER_TCAM_ARB_STATS_MAX_INDEX 1
#define IPE_INTF_MAPPER_TB_INFO_STATS_MAX_INDEX 1
#define IPE_INTF_MAPPER_SHARED_DS_STATS_MAX_INDEX 1
#define IPE_INTF_MAPPER_DS_LINK_AGGREGATE_GROUP_STATS_MAX_INDEX 1
#define IPE_INTF_MAPPER_PARITY_FAIL_RECORD_MAX_INDEX 1
#define IPE_LOOKUP_INTERRUPT_MAX_INDEX 1
#define IPE_PKT_PROC_CREDIT_MAX_INDEX 1
#define IPE_DUAL_INDEX_ORDER_MAX_INDEX 1
#define IPE_PKT_PROC_CREDIT_CFG_MAX_INDEX 1
#define IPE_LOOKUP_DRAIN_ENABLE_MAX_INDEX 1
#define IPE_LOOKUP_CUR_STATE_MACHINE_MAX_INDEX 1
#define IPE_LOOKUP_PARITY_FAIL_ADDR_MAX_INDEX 1
#define IPE_LOOKUP_CTL_MAX_INDEX 1
#define IPE_LOOKUP_RESULT_CTL_MAX_INDEX 1
#define IPE_LOOKUP_DEBUG_STATS_MAX_INDEX 1
#define IPE_HASH_LOOKUP_RESULT_CTL_MAX_INDEX 1
#define IPE_IPV4_MCAST_FORCE_ROUTE_MAX_INDEX 1
#define IPE_IPV6_MCAST_FORCE_ROUTE_MAX_INDEX 1
#define INTERRUPT_MAX_INDEX 1
#define INTERRUPT_NORMAL_MAX_INDEX 1
#define IPE_PKT_PROC_PARITY_ENABLE_MAX_INDEX 1
#define IPE_PKT_PROC_DRAIN_ENABLE_MAX_INDEX 1
#define IPE_PKT_PROC_FORWARD_CREDIT_MAX_INDEX 1
#define IPE_PKT_PROC_INIT_MAX_INDEX 1
#define IPE_ACL_QOS_RAND_SEED_LOAD_MAX_INDEX 1
#define IPE_ACL_QOS_CTL_MAX_INDEX 1
#define IPE_LEARNING_CACHE_VALID_MAX_INDEX 1
#define IPE_ROUTE_CTL_MAX_INDEX 1
#define IPE_BRIDGE_CTL_MAX_INDEX 1
#define IPE_BRIDGE_STORM_CTL_MAX_INDEX 1
#define IPE_CLASSIFICATION_CTL_MAX_INDEX 1
#define IPE_CLASSIFICATION_PHB_OFFSET_TABLE_MAX_INDEX 1
#define IPE_ROUTE_MARTIAN_ADDR_MAX_INDEX 1
#define IPE_CLASSIFICATION_PATH_MAP_TABLE_MAX_INDEX 1
#define IPE_MPLS_CTL_MAX_INDEX 1
#define IPE_IPG_CTL_MAX_INDEX 1
#define IPE_EXCEPTION3_CTL_MAX_INDEX 1
#define IPE_EXCEPTION3_CAM_MAX_INDEX 1
#define IPE_EXCEPTION3_CAM_RESULT_MAX_INDEX 1
#define IPE_EXCEPTION3_CAM2_MAX_INDEX 1
#define IPE_EXCEPTION3_CAM2_RESULT_MAX_INDEX 1
#define IPE_PKT_PROC_DISCARD_SRC_MAX_INDEX 1
#define IPE_STORM_CTL_UPDATE_CNT_MAX_INDEX 1
#define IPE_PKT_PROC_INPUT_PKT_INFO_CNT_MAX_INDEX 1
#define IPE_PKT_PROC_INPUT_PAR_RESULT_CNT_MAX_INDEX 1
#define IPE_PKT_PROC_INPUT_TRIG_CNT_MAX_INDEX 1
#define IPE_PKT_PROC_INPUT_TB_INFO_DS_CNT_MAX_INDEX 1
#define IPE_PKT_PROC_INPUT_POLICING_RESULT_CNT_MAX_INDEX 1
#define IPE_PKT_PROC_INPUT_FORWARD_DONE_CNT_MAX_INDEX 1
#define IPE_PKT_PROC_OUTPUT_POLICING_REQ_CNT_MAX_INDEX 1
#define IPE_PKT_PROC_OUTPUT_CLA_RESULT_CNT_MAX_INDEX 1
#define IPE_PKT_PROC_OUTPUT_RESULT_CNT_MAX_INDEX 1
#define IPE_PKT_PROC_OUTPUT_PKT_PROC_DONE_CNT_MAX_INDEX 1
#define IPE_PKT_PROC_DROP_FROM_FORMER_CNT_MAX_INDEX 1
#define IPE_PKT_PROC_DROP_IN_LOOKUP_CNT_MAX_INDEX 1
#define IPE_PKT_PROC_DROP_IN_EXPAND_CNT_MAX_INDEX 1
#define IPE_PKT_PROC_DROP_IN_ACL_CNT_MAX_INDEX 1
#define IPE_PKT_PROC_DROP_IN_QOS_CNT_MAX_INDEX 1
#define IPE_PKT_PROC_DROP_IN_ROUTING_CNT_MAX_INDEX 1
#define IPE_PKT_PROC_DROP_IN_BRIDGE_CNT_MAX_INDEX 1
#define IPE_PKT_PROC_DROP_IN_LEARN_CNT_MAX_INDEX 1
#define IPE_PKT_PROC_DROP_IN_STORM_CTL_CNT_MAX_INDEX 1
#define IPE_PKT_PROC_DROP_IN_MPLS_CNT_MAX_INDEX 1
#define IPE_PKT_PROC_PARITY_FAIL_RECORD_MAX_INDEX 1
#define IPE_STATS_CTL_IPE_PHB_INTF_MAX_INDEX 1
#define IPE_STATS_INIT_IPE_PHB_INTF_MAX_INDEX 1
#define IPE_STATS_INIT_DONE_IPE_PHB_INTF_MAX_INDEX 1
#define IPE_STATS_CTL_IPE_OVERALL_FWD_MAX_INDEX 1
#define IPE_STATS_INIT_IPE_OVERALL_FWD_MAX_INDEX 1
#define IPE_STATS_INIT_DONE_IPE_OVERALL_FWD_MAX_INDEX 1
#define IPE_STATS_INTR_VALUE_SET_MAX_INDEX 1
#define IPE_STATS_INTR_VALUE_RESET_MAX_INDEX 1
#define IPE_STATS_INTR_MASK_SET_MAX_INDEX 1
#define IPE_STATS_INTR_MASK_RESET_MAX_INDEX 1
#define IPE_STATS_DEBUG_STATS_MAX_INDEX 1
#define IPE_STATS_CTL_IPE_PORT_LOG_MAX_INDEX 1
#define IPE_STATS_INIT_IPE_PORT_LOG_MAX_INDEX 1
#define IPE_STATS_INIT_DONE_IPE_PORT_LOG_MAX_INDEX 1
#define MAC_MUX_CALENDAR_MAX_INDEX 1
#define MAC_MUX_WALKER_MAX_INDEX 1
#define MAC_MUX_STAT_SEL_MAX_INDEX 1
#define MAC_MUX_DEBUG_STATS_MAX_INDEX 1
#define MUX_AGG0_INTERRUPT_FATAL_MAX_INDEX 1
#define MUX_AGG1_INTERRUPT_FATAL_MAX_INDEX 1
#define MUX_AGG2_INTERRUPT_FATAL_MAX_INDEX 1
#define MUX_AGG3_INTERRUPT_FATAL_MAX_INDEX 1
#define MUX_AGG_PARITY_ENABLE_MAX_INDEX 1
#define MET_FIFO_CTL_MAX_INDEX 1
#define MET_FIFO_FORCE_USE_RCD_RAM_MAX_INDEX 1
#define MET_FIFO_WRR_CTL_MAX_INDEX 1
#define MET_FIFO_INPUT_FIFO_THRESHOLD_MAX_INDEX 1
#define MET_FIFO_START_PTR_MAX_INDEX 1
#define MET_FIFO_END_PTR_MAX_INDEX 1
#define MET_FIFO_INPUT_FIFO_DEPTH_MAX_INDEX 1
#define MET_FIFO_INIT_MAX_INDEX 1
#define MET_FIFO_INIT_DONE_MAX_INDEX 1
#define MET_FIFO_MAX_INIT_CNT_MAX_INDEX 1
#define MET_FIFO_MCAST_ENABLE_MAX_INDEX 1
#define MET_FIFO_MSG_CNT_MAX_INDEX 1
#define MET_FIFO_WR_PTR_MAX_INDEX 1
#define MET_FIFO_RD_PTR_MAX_INDEX 1
#define MET_FIFO_WRR_WEIGHT_CNT_MAX_INDEX 1
#define MET_FIFO_PENDING_MCAST_CNT_MAX_INDEX 1
#define MET_FIFO_UPDATE_RCD_ERROR_SPOT_MAX_INDEX 1
#define MET_FIFO_EN_QUE_CREDIT_MAX_INDEX 1
#define MET_FIFO_TB_INFO_ARB_CREDIT_MAX_INDEX 1
#define MET_FIFOQ_MGR_CREDIT_MAX_INDEX 1
#define MET_FIFO_PARITY_ENABLE_MAX_INDEX 1
#define MET_FIFOQ_WRITE_RCD_UPD_FIFO_THRD_MAX_INDEX 1
#define MET_FIFO_DRAIN_ENABLE_MAX_INDEX 1
#define MET_FIFO_WRR_WT_CFG_MAX_INDEX 1
#define MET_FIFO_WRR_WT_MAX_INDEX 1
#define MET_FIFO_RD_CUR_STATE_MACHINE_MAX_INDEX 1
#define MET_FIFO_INPUT_EN_QUE_MSG_STATS_MAX_INDEX 1
#define MET_FIFO_OUTPUT_EN_QUE_MSG_STATS_MAX_INDEX 1
#define MET_FIFO_INPUTQ_WRITE_RCD_UPDATE_STATS_MAX_INDEX 1
#define MET_FIFO_OUTPUT_FREE_BUF_MSG_STATS_MAX_INDEX 1
#define MET_FIFO_OUTPUT_TB_INFO_REQ_STATS_MAX_INDEX 1
#define MET_FIFO_INPUT_TB_INFO_ARB_DONE_STATS_MAX_INDEX 1
#define MET_FIFO_INPUT_TB_INFO_RD_VALID_STATS_MAX_INDEX 1
#define MET_FIFO_INPUTQ_WRITE_MET_FIFO_DONE_STATS_MAX_INDEX 1
#define MET_FIFO_OUTPUT_RCD_DONE_STATS_MAX_INDEX 1
#define MET_FIFO_OUTPUT_ENQUE_DISCARD_STATS_MAX_INDEX 1
#define MET_FIFO_OUTPUT_FREE_BUF_CNT_MAX_INDEX 1
#define MET_FIFO_OUTPUT_MET_FIFO_BUF_CNT_MAX_INDEX 1
#define MET_FIFO_INPUT_UPD_BUF_CNT_MAX_INDEX 1
#define MET_FIFO_INPUT_BUF_STORE_BUF_CNT_MAX_INDEX 1
#define MET_FIFO_INPUT_UCAST_MSG_CNT_MAX_INDEX 1
#define MET_FIFO_INPUT_MCAST_MSG_CNT_MAX_INDEX 1
#define MET_FIFO_OUTPUT_UCAST_MSG_CNT_MAX_INDEX 1
#define MET_FIFO_OUTPUT_MCAST_MSG_CNT_MAX_INDEX 1
#define MET_FIFO_ECC_CTL_MAX_INDEX 1
#define MET_FIFO_ECC_ERROR_STATS_MAX_INDEX 1
#define MET_FIFO_MET_ENTRY_ECC_DISCARD_CNT_MAX_INDEX 1
#define MET_FIFO_PARITY_FAIL_RECORD_MAX_INDEX 1
#define MET_FIFO_INTERRUPT_MAX_INDEX 1
#define NET_RX_DRAIN_ENABLE_MAX_INDEX 1
#define NET_RX_CTL_MAX_INDEX 1
#define NET_RX_FREE_LIST_INIT_MAX_INDEX 1
#define NET_RX_FREE_LIST_CTL_MAX_INDEX 1
#define NET_RX_MAX_PKT_SIZE_MAX_INDEX 1
#define NET_RX_MIN_PKT_SIZE_MAX_INDEX 1
#define NET_RX_MAX_PKT_SIZE_SELECT_MAX_INDEX 1
#define NET_RX_MIN_PKT_SIZE_SELECT_MAX_INDEX 1
#define NET_RX_CHANNEL_DROP_THRESHOLD_MAX_INDEX 1
#define NET_RX_CHANNEL_DROP_THRESHOLD_SELECT_MAX_INDEX 1
#define NET_RX_CHANNEL_BUFFER_COUNT_MAX_INDEX 1
#define NET_RX_DEBUG_STATS_MAX_INDEX 1
#define NET_RX_CHANNEL_STAT_SELECT_MAX_INDEX 1
#define NET_RX_CHANNEL_INFO_CTL_MAX_INDEX 1
#define NET_RX_BUFFER_SIZE_MAX_INDEX 1
#define NET_RX_BUFFER_COUNT_MAX_INDEX 1
#define NET_RX_BUFFER_ALMOST_FULL_THRESHOLD_MAX_INDEX 1
#define NET_RX_BUFFER_FULL_THRESHOLD_MAX_INDEX 1
#define NET_RX_INTERRUPT_MAX_INDEX 1
#define NET_RX_BPDU_CTL_MAX_INDEX 1
#define NET_RX_FAIR_DROP_CTL_MAX_INDEX 1
#define NET_RX_STATE_MAX_INDEX 1
#define NET_RX_RESERVED_MAC_DA_CTL_MAX_INDEX 1
#define NET_RX_BPDU_STATS_MAX_INDEX 1
#define NET_RX_PRE_FETCH_FIFO_DEPTH_MAX_INDEX 1
#define NET_RX_PARITY_FAIL_RECORD_MAX_INDEX 1
#define NET_TX_INTERRUPT_MAX_INDEX 1
#define NET_TX_CHANNEL_EN_MAX_INDEX 1
#define NET_TX_CHANNEL_TX_EN_MAX_INDEX 1
#define NET_TX_INIT_MAX_INDEX 1
#define NET_TX_INIT_DONE_MAX_INDEX 1
#define NET_TX_PKT_MEM_SEGMENT_MAX_INDEX 1
#define NET_TX_PARITY_ENABLE_MAX_INDEX 1
#define NET_TX_STAT_SEL_MAX_INDEX 1
#define NET_TX_CFG_MAX_CHAN_ID_MAX_INDEX 1
#define NET_TX_XGMAC_ALTERNATIVE_EN_MAX_INDEX 1
#define NET_TXE_LOOP_STALL_RECORD_MAX_INDEX 1
#define NET_TX_EPE_STALL_EN_MAX_INDEX 1
#define NET_TX_STALL_THRD_MAX_INDEX 1
#define NET_TX_STALL_RECORD_MAX_INDEX 1
#define NET_TX_PARITY_FAIL_RECORD_MAX_INDEX 1
#define NET_TX_PKT_AUTO_GEN_CONFIG_MAX_INDEX 1
#define NET_TX_PKT_AUTO_GEN_BURST_CNT_MAX_INDEX 1
#define NET_TX_PKT_AUTO_GEN_DATA_MAX_INDEX 1
#define NET_TX_CAL_CTL_MAX_INDEX 1
#define NET_TX_FR_STATS_MAX_INDEX 1
#define NET_TX_FR_EPE_DATA_UNIT_STATS_MAX_INDEX 1
#define NET_TX_DROP_STATS_MAX_INDEX 1
#define NET_TX_PKT_MEM_ACCESS_STATS_MAX_INDEX 1
#define NET_TX_TO_NET_STATS_MAX_INDEX 1
#define NET_TX_TO_NET_DATA_UNIT_STATS_MAX_INDEX 1
#define NET_TX_TOE_LOOP_STATS_MAX_INDEX 1
#define NET_TX_SILENT_DROP_STATS_MAX_INDEX 1
#define NET_TX_LOG_PKT_STATS_MAX_INDEX 1
#define NET_TX_CREDIT_RETURN_STATS_MAX_INDEX 1
#define OAM_HDR_EDIT_CTL_MAX_INDEX 1
#define OAM_HDR_EDIT_DRAIN_ENABLE_MAX_INDEX 1
#define OAM_HDR_EDIT_MISC_CFIG_MAX_INDEX 1
#define OAM_HDR_EDIT_DEBUG_STATS_MAX_INDEX 1
#define OAM_FWD_CTL_MAX_INDEX 1
#define OAM_FWD_MISC_CFG_MAX_INDEX 1
#define OAM_FWD_DRAIN_ENABLE_MAX_INDEX 1
#define OAM_FWD_BS_WRR_WEIGHT_MAX_INDEX 1
#define OAM_FWD_CPU_WRR_WEIGHT_MAX_INDEX 1
#define OAM_FWD_DEBUG_STATS_MAX_INDEX 1
#define OAM_FWD_INTERRUPT_FATAL_MAX_INDEX 1
#define OAM_FWD_CREDIT_USED_MAX_INDEX 1
#define OAM_LOOKUP_INTERRUPT_MAX_INDEX 1
#define OAM_LOOKUP_CREDIT_CONFIG_MAX_INDEX 1
#define OAM_LOOKUP_DRAIN_ENABLE_CONFIG_MAX_INDEX 1
#define OAM_LOOKUP_CTL_MAX_INDEX 1
#define OAM_LOOKUP_RESULT_CTL_MAX_INDEX 1
#define OAM_HASH_LOOKUP_CTL_MAX_INDEX 1
#define OAM_HASH_LOOKUP_RESULT_CTL_MAX_INDEX 1
#define OAM_LKUP_PARITY_FAIL_RECORD_MAX_INDEX 1
#define OAM_LKUP_THRESHOLD_CFG_MAX_INDEX 1
#define OAM_RX_STATS_MAX_INDEX 1
#define OAM_TX_STATS_MAX_INDEX 1
#define OAM_LOOKUP_STATS_MAX_INDEX 1
#define OAM_HDR_ADJUST_CTL_MAX_INDEX 1
#define OAM_HDR_ADJUST_DRAIN_ENABLE_MAX_INDEX 1
#define OAM_HDR_ADJUST_MISC_CFG_MAX_INDEX 1
#define OAM_HDR_ADJUST_CREDIT_USED_MAX_INDEX 1
#define OAM_PARSER_PACKET_TYPE_TABLE_MAX_INDEX 1
#define OAM_PARSER_ETHER_CTL_MAX_INDEX 1
#define OAM_PARSER_LAYER2_PROTOCOL_CAM_VALID_MAX_INDEX 1
#define OAM_PARSER_LAYER2_PROTOCOL_CAM_MAX_INDEX 1
#define OAM_PARSER_MAX_TLV_NUM_MAX_INDEX 1
#define OAM_PARSER_DEBUG_STATS_MAX_INDEX 1
#define OAM_PARSER_INTERRUPT_FATAL_MAX_INDEX 1
#define OAM_RX_PROC_ETHER_CTL_MAX_INDEX 1
#define OAM_RX_PROC_MISC_CTL_MAX_INDEX 1
#define OAM_RX_PROC_CREDIT_USED_MAX_INDEX 1
#define OAM_RX_PROC_DEBUG_STATS_MAX_INDEX 1
#define OAMPROC_OAM_UPD_CTL_MAX_INDEX 1
#define OAMPROC_OAM_UPD_STATUS_MAX_INDEX 1
#define OAMPROC_OAM_UPD_CCI_CTL_MAX_INDEX 1
#define OAMPROC_OAM_UPD_APS_CTL_MAX_INDEX 1
#define OAMPROC_OAM_UPD_DEBUG_STATS_MAX_INDEX 1
#define OAM_TX_PROC_ETHER_CTL_MAX_INDEX 1
#define OAM_TX_PROC_ETHER_MAC_MAX_INDEX 1
#define OAM_TX_PROC_ETHER_SEND_ID_MAX_INDEX 1
#define OAM_TX_PROC_PRIORITY_MAP_MAX_INDEX 1
#define OAM_TX_PROC_MISC_CTL_MAX_INDEX 1
#define OAM_TX_PROC_CREDIT_USED_MAX_INDEX 1
#define OAM_TX_PROC_DEBUG_STATS_MAX_INDEX 1
#define OAM_ERR_CACHE_VALID_MAX_INDEX 1
#define OAM_ERR_CACHE_DEBUG_STATS_MAX_INDEX 1
#define OAM_CPU_ACCESS_DS_MP_CTL_MAX_INDEX 1
#define OAM_PROC_LOCKED_ADDR_ENTRY_VALID_MAX_INDEX 1
#define OAM_PROC_INTERRUPT_NORMAL_MAX_INDEX 1
#define OAM_PROC_INTERRUPT_FATAL_MAX_INDEX 1
#define OAM_PROC_PARITY_FAIL_RECORD_MAX_INDEX 1
#define OAMPROC_OAM_PROC_CFG_ERR_RECORD_MAX_INDEX 1
#define OAM_PROC_DS_INIT_MAX_INDEX 1
#define PARSER_PBB_CTL_MAX_INDEX 1
#define PARSER_PACKET_TYPE_TABLE_MAX_INDEX 1
#define PARSER_ETHERNET_CTL_MAX_INDEX 1
#define PARSER_LAYER2_PROTOCOL_CAM_VALID_MAX_INDEX 1
#define PARSER_LAYER2_PROTOCOL_CAM_MAX_INDEX 1
#define PARSER_LAYER2_FLEX_CTL_MAX_INDEX 1
#define PARSER_MPLS_CTL_MAX_INDEX 1
#define PARSER_IP_HASH_CTL_MAX_INDEX 1
#define PARSER_IPV6_CTL_MAX_INDEX 1
#define PARSER_LAYER3_FLEX_CTL_MAX_INDEX 1
#define PARSER_LAYER3_PROTOCOL_CAM_VALID_MAX_INDEX 1
#define PARSER_LAYER3_PROTOCOL_CAM_MAX_INDEX 1
#define PARSER_APPLICATION_CAM_MAX_INDEX 1
#define PARSER_L4_HASH_CTL_MAX_INDEX 1
#define PARSER_LAYER4_FLAG_OP_CTL_MAX_INDEX 1
#define PARSER_LAYER4_PORT_OP_SEL_MAX_INDEX 1
#define PARSER_LAYER4_PORT_OP_CTL_MAX_INDEX 1
#define PARSER_UDP_APP_OP_CTL_MAX_INDEX 1
#define PARSER_LAYER4_LENGTH_OP_CTL_MAX_INDEX 1
#define PARSER_LAYER4_FLEX_CTL_MAX_INDEX 1
#define PARSER_LAYER4_PTP_CTL_MAX_INDEX 1
#define PARSER_INTERRUPT_MAX_INDEX 1
#define PARSER_DEBUG_MAX_INDEX 1
#define PARSER_STATE_MAX_INDEX 1
#define PB_CTL_INTERRUPT_MAX_INDEX 1
#define PB_CTL_INIT_MAX_INDEX 1
#define PB_CTL_INIT_DONE_MAX_INDEX 1
#define PB_CTL_PAGE_ADDRESS_MAX_INDEX 1
#define PB_CTL_REFRESH_INTERVAL_MAX_INDEX 1
#define PB_CTL_REFRESH_ENABLE_MAX_INDEX 1
#define PB_CTL_WEIGHT_CFG_MAX_INDEX 1
#define PB_CTL_BANK_OFFSET_SEL_MAX_INDEX 1
#define PB_CTL_INPUT_STATS_MAX_INDEX 1
#define PB_CTL_OUTPUT_STATS_MAX_INDEX 1
#define PB_CTL_REQUEST_HOLD_STATS_MAX_INDEX 1
#define PCI_VENDOR_ID_MAX_INDEX 1
#define PCI_CMD_MAX_INDEX 1
#define PCI_REV_ID_MAX_INDEX 1
#define PCI_HEADER_TYPE_MAX_INDEX 1
#define PCI_BASE_ADDR_MAX_INDEX 1
#define PCI_SUBSYSTEM_VENDOR_ID_MAX_INDEX 1
#define PCI_SM_MAX_INDEX 1
#define POLICING_CTRL0_MAX_INDEX 1
#define POLICING_CTRL1_MAX_INDEX 1
#define POLICING_DS_POLICER_ACCESS_MAX_INDEX 1
#define POLICING_DS_POLICER_WR00_MAX_INDEX 1
#define POLICING_DS_POLICER_WR01_MAX_INDEX 1
#define POLICING_DS_POLICER_WR02_MAX_INDEX 1
#define POLICING_DS_POLICER_WR03_MAX_INDEX 1
#define POLICING_DS_POLICER_RD00_MAX_INDEX 1
#define POLICING_DS_POLICER_RD01_MAX_INDEX 1
#define POLICING_DS_POLICER_RD02_MAX_INDEX 1
#define POLICING_DS_POLICER_RD03_MAX_INDEX 1
#define POLICING_IPE_EPE_FIFO_THRD_MAX_INDEX 1
#define POLICING_EXT_BASE_PTR_MAX_INDEX 1
#define POLICING_STATS_CONFIRM_BASE_PTR_MAX_INDEX 1
#define POLICING_STATS_NOT_CONFIRM_BASE_PTR_MAX_INDEX 1
#define POLICING_INTR0_VALUE_SET_MAX_INDEX 1
#define POLICING_INTR0_VALUE_RESET_MAX_INDEX 1
#define POLICING_INTR0_MASK_SET_MAX_INDEX 1
#define POLICING_INTR0_MASK_RESET_MAX_INDEX 1
#define POLICING_INTR1_VALUE_SET_MAX_INDEX 1
#define POLICING_INTR1_VALUE_RESET_MAX_INDEX 1
#define POLICING_INTR1_MASK_SET_MAX_INDEX 1
#define POLICING_INTR1_MASK_RESET_MAX_INDEX 1
#define POLICING_CFG_RD_CREDIT_MAX_INDEX 1
#define POLICING_RUNNING_RD_CREDIT_MAX_INDEX 1
#define POLICING_CFG_WR_CREDIT_MAX_INDEX 1
#define POLICING_RUNNING_WR_CREDIT_MAX_INDEX 1
#define POLICING_CACHE_CLEAR_MAX_INDEX 1
#define POLICING_HIERARCHY_EN_MAX_INDEX 1
#define POLICING_PENDING_CREDIT_MAX_INDEX 1
#define PTP_FRC_CTL_MAX_INDEX 1
#define PTP_FRC_MAX_INDEX 1
#define PTP_QUANTA_MAX_INDEX 1
#define PTP_DRIFT_ADJUST_MAX_INDEX 1
#define PTP_OFFSET_ADJUST_MAX_INDEX 1
#define PTP_MAC_TX_CAPTURE_TS_CTL_MAX_INDEX 1
#define PTP_MAC_TX_CAPTURE_TS_STATUS_MAX_INDEX 1
#define PTP_MAC_TX_CAPTURE_TS_MAX_INDEX 1
#define PTP_SYNC_INTF_CFG_MAX_INDEX 1
#define PTP_SYNC_INTF_HALF_PERIOD_MAX_INDEX 1
#define PTP_SYNC_INTF_TOGGLE_TIME_MAX_INDEX 1
#define PTP_SYNC_INTF_HEART_BEAT_CFG_MAX_INDEX 1
#define PTP_SYNC_INTF_INPUT_TS_MAX_INDEX 1
#define PTP_SYNC_INTF_CAPTURE_CTL_MAX_INDEX 1
#define PTP_SYNC_INTF_CAPTURE_FRC_TS_MAX_INDEX 1
#define PTP_SYNC_INTF_CAPTURE_ADJ_FRC_TS_MAX_INDEX 1
#define PTP_INTERRUPT_MAX_INDEX 1
#define PTP_MAC_RX_CAPTURE_TS_MAX_INDEX 1
#define QDR_ARB_INTERRUPT_MAX_INDEX 1
#define QDR_ARB_DEBUG_STATS_MAX_INDEX 1
#define QDR_CTL_CFG_MAX_INDEX 1
#define QDR_PARITY_ERROR_COUNT_MAX_INDEX 1
#define QDR_BIST_CONTROL_MAX_INDEX 1
#define QDR_BIST_POINTERS_MAX_INDEX 1
#define QDR_CAPTURE_RESULT_MAX_INDEX 1
#define QDR_ADR_MATCH_MASK_MAX_INDEX 1
#define QDR_ADR_MATCH_VALUE_MAX_INDEX 1
#define QDR_INIT_CTL_MAX_INDEX 1
#define QDR_CTL_REQ_FIFO_THRESHOLD_MAX_INDEX 1
#define QDR_CTL_INTERRUPT_MAX_INDEX 1
#define QDR_CTL_PARITY_FAIL_RECORD_MAX_INDEX 1
#define Q_MGR_ENQ_INTERRUPT_MAX_INDEX 1
#define Q_MGR_ENQ_CTL_MAX_INDEX 1
#define Q_MGR_ENQ_INIT_MAX_INDEX 1
#define Q_MGR_ENQ_INIT_DONE_MAX_INDEX 1
#define Q_MGR_ETHERNET_IPG_MAX_INDEX 1
#define Q_MGR_RAND_SEED_LOAD_MAX_INDEX 1
#define Q_MGR_ENQ_QUEUE_ID_MAX_NUM_MAX_INDEX 1
#define Q_MGR_ENQ_QUE_NUM_FIFO_CREDIT_MAX_INDEX 1
#define QMGRENQ_Q_MGR_ENQ_RCD_UPD_CREDIT_MAX_INDEX 1
#define Q_MGR_ENQ_TABLE_RAM_CREDIT_MAX_INDEX 1
#define Q_MGR_ENQ_PARITY_ENABLE_MAX_INDEX 1
#define Q_MGR_ENQ_DRAIN_ENABLE_MAX_INDEX 1
#define Q_MGR_QUE_DROP_STATS_BASE_MAX_INDEX 1
#define Q_MGR_ENQ_RAND_SEED_LOAD_FORCE_DROP_MAX_INDEX 1
#define Q_MGR_LENGTH_ADJUST_MAX_INDEX 1
#define Q_MGR_ENQ_CRITICAL_PKT_CTL_MAX_INDEX 1
#define Q_MGR_EGRESS_RESRC_MGR_MAX_INDEX 1
#define Q_MGR_SHARED_QUE_ENTRY_CNT_MAX_INDEX 1
#define Q_MGR_RESERVED_CHANNEL_RANGE_MAX_INDEX 1
#define Q_MGR_QWRITE_CTL_MAX_INDEX 1
#define Q_MGR_QUEUE_ID_MON_MAX_INDEX 1
#define Q_MGR_ENQ_DEBUG_STATS_MAX_INDEX 1
#define Q_MGR_ENQUEUE_STATS_MAX_INDEX 1
#define Q_MGR_ENQ_PARITY_FAIL_RECORD_MAX_INDEX 1
#define Q_MGRQ_HASH_CAM_CTL_MAX_INDEX 1
#define Q_MGRQ_WRITE_SGMAC_CTL_MAX_INDEX 1
#define Q_HASH_LOOKUP_RESULT_CTL_MAX_INDEX 1
#define Q_MGR_HASH_LOOKUP_STATS_MAX_INDEX 1
#define Q_MGR_LINK_LIST_INTERRUPT_MAX_INDEX 1
#define Q_MGR_FREE_LIST_STATUS_MAX_INDEX 1
#define Q_MGR_FREE_LIST_MAX_NUM_MAX_INDEX 1
#define QMGRLINKLIST_Q_MGR_QUEUE_ID_MAX_NUM_MAX_INDEX 1
#define Q_MGR_INIT_MAX_INDEX 1
#define Q_MGR_INIT_DONE_MAX_INDEX 1
#define Q_MGR_FREE_LIST_FIFO_CREDIT_MAX_INDEX 1
#define Q_MGR_LINK_LIST_PARITY_ENABLE_MAX_INDEX 1
#define Q_MGR_DEBUG_STATS_MAX_INDEX 1
#define Q_MGR_LINK_LIST_ECC_CTRL_MAX_INDEX 1
#define Q_MGR_LINK_LIST_ECC_ERROR_STATS_MAX_INDEX 1
#define Q_MGR_LINK_LIST_PARITY_FAIL_RECORD_MAX_INDEX 1
#define Q_MGR_SCH_INTERRUPT_MAX_INDEX 1
#define Q_MGR_SCH_INIT_MAX_INDEX 1
#define Q_MGR_SCH_INIT_DONE_MAX_INDEX 1
#define QMGRSCH_Q_MGR_QUEUE_ID_MAX_NUM_MAX_INDEX 1
#define Q_MGR_SCH_PARITY_ENABLE_MAX_INDEX 1
#define Q_MGR_QUE_DEQ_STATS_BASE_MAX_INDEX 1
#define Q_MGR_SCH_SP_PATCH_EN_MAX_INDEX 1
#define Q_MGR_QUEUE_SHAPE_CTL_MAX_INDEX 1
#define Q_MGR_GROUP_SHAPE_CTL_MAX_INDEX 1
#define Q_MGR_SCH_DEBUG_STATS_MAX_INDEX 1
#define Q_MGR_SCH_PARITY_FAIL_RECORD_MAX_INDEX 1
#define Q_MGR_SUB_CH_INTERRUPT_MAX_INDEX 1
#define Q_MGR_SUB_CH_INIT_MAX_INDEX 1
#define Q_MGR_SUB_CH_INIT_DONE_MAX_INDEX 1
#define Q_MGR_SUB_CH_SHAPE_CTL_MAX_INDEX 1
#define Q_MGR_NETWORK_DRAIN_EN_CFG_MAX_INDEX 1
#define Q_MGR_FABRIC_DRAIN_EN_CFG_MAX_INDEX 1
#define Q_MGR_MISC_DRAIN_EN_CFG_MAX_INDEX 1
#define Q_MGR_QDR_ARB_CREDIT_MAX_INDEX 1
#define Q_MGR_TRACK_FIFO_CREDIT_MAX_INDEX 1
#define Q_MGR_SUB_CH_PARITY_ENABLE_MAX_INDEX 1
#define Q_MGR_INTERFACE_WRR_WEIGHT_CFG_MAX_INDEX 1
#define Q_MGR_MISC_INTERFACE_WRR_WEIGHT_CFG_MAX_INDEX 1
#define Q_MGRI_LOOP_OUT_PROFILE_WRR_WEIGHT_CFG_MAX_INDEX 1
#define Q_MGR_CPU_OUT_PROFILE_WRR_WEIGHT_CFG_MAX_INDEX 1
#define Q_MGR_OAM_OUT_PROFILE_WRR_WEIGHT_CFG_MAX_INDEX 1
#define Q_MGRE_LOOP_OUTP_WRR_WEIGHT_CFG_MAX_INDEX 1
#define Q_MGR_SUB_CH_BW_MON_MAX_INDEX 1
#define Q_MGR_CH_SHAPE_STATE_MAX_INDEX 1
#define Q_MGR_SUB_CH_DEBUG_STATS_MAX_INDEX 1
#define Q_MGR_TABLE_QUE_ENTRY_INTERRUPT_MAX_INDEX 1
#define Q_MGR_TABLE_ECC_CTRL_MAX_INDEX 1
#define Q_MGR_TABLE_PARITY_CTRL_MAX_INDEX 1
#define QUE_ENTRY_READ_FAIL_RECORD_MAX_INDEX 1
#define Q_MGR_TABLE_QUE_ENTRY_DEBUG_STATS_MAX_INDEX 1
#define Q_MGR_TABLE_ECC_ERROR_STATS_MAX_INDEX 1
#define QUADMACAPP0_QUAD_MAC_APP_INTERRUPT_FATAL_MAX_INDEX 1
#define QUADMACAPP0_QUAD_MAC_APP_PACKET_LEN_MTU1_MAX_INDEX 1
#define QUADMACAPP0_QUAD_MAC_APP_PACKET_LEN_MTU2_MAX_INDEX 1
#define QUADMACAPP0_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_MAX_INDEX 1
#define QUADMACAPP0_QUAD_MAC_APP_INIT_MAX_INDEX 1
#define QUADMACAPP0_QUAD_MAC_APP_INIT_DONE_MAX_INDEX 1
#define QUADMACAPP0_QUAD_MAC_APP_STATS_UPDATE_CTRL_MAX_INDEX 1
#define QUADMACAPP0_QUAD_MAC_APP_PARITY_ENABLE_MAX_INDEX 1
#define QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_MAX_INDEX 1
#define QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_MAX_INDEX 1
#define QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_MAX_INDEX 1
#define QUADMACAPP0_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INDEX 1
#define QUADMACAPP0_QUAD_MAC_APP_PAUSE_FRAME_CTL_MAX_INDEX 1
#define QUADMACAPP0_QUAD_MAC_APP_PKT_ERR_MASK_OUT_MAX_INDEX 1
#define QUADMACAPP0_QUAD_MAC_APP_PKT_ERR_INV_MAX_INDEX 1
#define QUADMACAPP0_QUAD_MAC_APP_CRC_STRIP_MAX_INDEX 1
#define QUADMACAPP0_QUAD_MAC_APP_TP_ID_MAX_INDEX 1
#define QUADMACAPP0_QUAD_MAC_APP_BUF_STORE_STALL_MASK_MAX_INDEX 1
#define QUADMACAPP0_QUAD_MAC_APP_KEEP_BAY_HDR_MAX_INDEX 1
#define QUADMACAPP0_QUAD_MAC_APP_STALL_RECORD_MAX_INDEX 1
#define QUADMACAPP0_QUAD_MAC_APP_PAUSE_TIMER_OUT_MAX_INDEX 1
#define QUADMACAPP0_QUAD_MAC_APP_VLAN_CTRL_MAX_INDEX 1
#define QUADMACAPP0_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_MAX_INDEX 1
#define QUADMACAPP0_QUAD_MAC_APP_STAT_SEL_MAX_INDEX 1
#define QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_MAX_INDEX 1
#define QUADMACAPP10_QUAD_MAC_APP_INTERRUPT_FATAL_MAX_INDEX 1
#define QUADMACAPP10_QUAD_MAC_APP_PACKET_LEN_MTU1_MAX_INDEX 1
#define QUADMACAPP10_QUAD_MAC_APP_PACKET_LEN_MTU2_MAX_INDEX 1
#define QUADMACAPP10_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_MAX_INDEX 1
#define QUADMACAPP10_QUAD_MAC_APP_INIT_MAX_INDEX 1
#define QUADMACAPP10_QUAD_MAC_APP_INIT_DONE_MAX_INDEX 1
#define QUADMACAPP10_QUAD_MAC_APP_STATS_UPDATE_CTRL_MAX_INDEX 1
#define QUADMACAPP10_QUAD_MAC_APP_PARITY_ENABLE_MAX_INDEX 1
#define QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_MAX_INDEX 1
#define QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_MAX_INDEX 1
#define QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_MAX_INDEX 1
#define QUADMACAPP10_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INDEX 1
#define QUADMACAPP10_QUAD_MAC_APP_PAUSE_FRAME_CTL_MAX_INDEX 1
#define QUADMACAPP10_QUAD_MAC_APP_PKT_ERR_MASK_OUT_MAX_INDEX 1
#define QUADMACAPP10_QUAD_MAC_APP_PKT_ERR_INV_MAX_INDEX 1
#define QUADMACAPP10_QUAD_MAC_APP_CRC_STRIP_MAX_INDEX 1
#define QUADMACAPP10_QUAD_MAC_APP_TP_ID_MAX_INDEX 1
#define QUADMACAPP10_QUAD_MAC_APP_BUF_STORE_STALL_MASK_MAX_INDEX 1
#define QUADMACAPP10_QUAD_MAC_APP_KEEP_BAY_HDR_MAX_INDEX 1
#define QUADMACAPP10_QUAD_MAC_APP_STALL_RECORD_MAX_INDEX 1
#define QUADMACAPP10_QUAD_MAC_APP_PAUSE_TIMER_OUT_MAX_INDEX 1
#define QUADMACAPP10_QUAD_MAC_APP_VLAN_CTRL_MAX_INDEX 1
#define QUADMACAPP10_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_MAX_INDEX 1
#define QUADMACAPP10_QUAD_MAC_APP_STAT_SEL_MAX_INDEX 1
#define QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_MAX_INDEX 1
#define QUADMACAPP11_QUAD_MAC_APP_INTERRUPT_FATAL_MAX_INDEX 1
#define QUADMACAPP11_QUAD_MAC_APP_PACKET_LEN_MTU1_MAX_INDEX 1
#define QUADMACAPP11_QUAD_MAC_APP_PACKET_LEN_MTU2_MAX_INDEX 1
#define QUADMACAPP11_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_MAX_INDEX 1
#define QUADMACAPP11_QUAD_MAC_APP_INIT_MAX_INDEX 1
#define QUADMACAPP11_QUAD_MAC_APP_INIT_DONE_MAX_INDEX 1
#define QUADMACAPP11_QUAD_MAC_APP_STATS_UPDATE_CTRL_MAX_INDEX 1
#define QUADMACAPP11_QUAD_MAC_APP_PARITY_ENABLE_MAX_INDEX 1
#define QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_MAX_INDEX 1
#define QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_MAX_INDEX 1
#define QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_MAX_INDEX 1
#define QUADMACAPP11_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INDEX 1
#define QUADMACAPP11_QUAD_MAC_APP_PAUSE_FRAME_CTL_MAX_INDEX 1
#define QUADMACAPP11_QUAD_MAC_APP_PKT_ERR_MASK_OUT_MAX_INDEX 1
#define QUADMACAPP11_QUAD_MAC_APP_PKT_ERR_INV_MAX_INDEX 1
#define QUADMACAPP11_QUAD_MAC_APP_CRC_STRIP_MAX_INDEX 1
#define QUADMACAPP11_QUAD_MAC_APP_TP_ID_MAX_INDEX 1
#define QUADMACAPP11_QUAD_MAC_APP_BUF_STORE_STALL_MASK_MAX_INDEX 1
#define QUADMACAPP11_QUAD_MAC_APP_KEEP_BAY_HDR_MAX_INDEX 1
#define QUADMACAPP11_QUAD_MAC_APP_STALL_RECORD_MAX_INDEX 1
#define QUADMACAPP11_QUAD_MAC_APP_PAUSE_TIMER_OUT_MAX_INDEX 1
#define QUADMACAPP11_QUAD_MAC_APP_VLAN_CTRL_MAX_INDEX 1
#define QUADMACAPP11_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_MAX_INDEX 1
#define QUADMACAPP11_QUAD_MAC_APP_STAT_SEL_MAX_INDEX 1
#define QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_MAX_INDEX 1
#define QUADMACAPP1_QUAD_MAC_APP_INTERRUPT_FATAL_MAX_INDEX 1
#define QUADMACAPP1_QUAD_MAC_APP_PACKET_LEN_MTU1_MAX_INDEX 1
#define QUADMACAPP1_QUAD_MAC_APP_PACKET_LEN_MTU2_MAX_INDEX 1
#define QUADMACAPP1_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_MAX_INDEX 1
#define QUADMACAPP1_QUAD_MAC_APP_INIT_MAX_INDEX 1
#define QUADMACAPP1_QUAD_MAC_APP_INIT_DONE_MAX_INDEX 1
#define QUADMACAPP1_QUAD_MAC_APP_STATS_UPDATE_CTRL_MAX_INDEX 1
#define QUADMACAPP1_QUAD_MAC_APP_PARITY_ENABLE_MAX_INDEX 1
#define QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_MAX_INDEX 1
#define QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_MAX_INDEX 1
#define QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_MAX_INDEX 1
#define QUADMACAPP1_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INDEX 1
#define QUADMACAPP1_QUAD_MAC_APP_PAUSE_FRAME_CTL_MAX_INDEX 1
#define QUADMACAPP1_QUAD_MAC_APP_PKT_ERR_MASK_OUT_MAX_INDEX 1
#define QUADMACAPP1_QUAD_MAC_APP_PKT_ERR_INV_MAX_INDEX 1
#define QUADMACAPP1_QUAD_MAC_APP_CRC_STRIP_MAX_INDEX 1
#define QUADMACAPP1_QUAD_MAC_APP_TP_ID_MAX_INDEX 1
#define QUADMACAPP1_QUAD_MAC_APP_BUF_STORE_STALL_MASK_MAX_INDEX 1
#define QUADMACAPP1_QUAD_MAC_APP_KEEP_BAY_HDR_MAX_INDEX 1
#define QUADMACAPP1_QUAD_MAC_APP_STALL_RECORD_MAX_INDEX 1
#define QUADMACAPP1_QUAD_MAC_APP_PAUSE_TIMER_OUT_MAX_INDEX 1
#define QUADMACAPP1_QUAD_MAC_APP_VLAN_CTRL_MAX_INDEX 1
#define QUADMACAPP1_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_MAX_INDEX 1
#define QUADMACAPP1_QUAD_MAC_APP_STAT_SEL_MAX_INDEX 1
#define QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_MAX_INDEX 1
#define QUADMACAPP2_QUAD_MAC_APP_INTERRUPT_FATAL_MAX_INDEX 1
#define QUADMACAPP2_QUAD_MAC_APP_PACKET_LEN_MTU1_MAX_INDEX 1
#define QUADMACAPP2_QUAD_MAC_APP_PACKET_LEN_MTU2_MAX_INDEX 1
#define QUADMACAPP2_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_MAX_INDEX 1
#define QUADMACAPP2_QUAD_MAC_APP_INIT_MAX_INDEX 1
#define QUADMACAPP2_QUAD_MAC_APP_INIT_DONE_MAX_INDEX 1
#define QUADMACAPP2_QUAD_MAC_APP_STATS_UPDATE_CTRL_MAX_INDEX 1
#define QUADMACAPP2_QUAD_MAC_APP_PARITY_ENABLE_MAX_INDEX 1
#define QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_MAX_INDEX 1
#define QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_MAX_INDEX 1
#define QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_MAX_INDEX 1
#define QUADMACAPP2_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INDEX 1
#define QUADMACAPP2_QUAD_MAC_APP_PAUSE_FRAME_CTL_MAX_INDEX 1
#define QUADMACAPP2_QUAD_MAC_APP_PKT_ERR_MASK_OUT_MAX_INDEX 1
#define QUADMACAPP2_QUAD_MAC_APP_PKT_ERR_INV_MAX_INDEX 1
#define QUADMACAPP2_QUAD_MAC_APP_CRC_STRIP_MAX_INDEX 1
#define QUADMACAPP2_QUAD_MAC_APP_TP_ID_MAX_INDEX 1
#define QUADMACAPP2_QUAD_MAC_APP_BUF_STORE_STALL_MASK_MAX_INDEX 1
#define QUADMACAPP2_QUAD_MAC_APP_KEEP_BAY_HDR_MAX_INDEX 1
#define QUADMACAPP2_QUAD_MAC_APP_STALL_RECORD_MAX_INDEX 1
#define QUADMACAPP2_QUAD_MAC_APP_PAUSE_TIMER_OUT_MAX_INDEX 1
#define QUADMACAPP2_QUAD_MAC_APP_VLAN_CTRL_MAX_INDEX 1
#define QUADMACAPP2_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_MAX_INDEX 1
#define QUADMACAPP2_QUAD_MAC_APP_STAT_SEL_MAX_INDEX 1
#define QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_MAX_INDEX 1
#define QUADMACAPP3_QUAD_MAC_APP_INTERRUPT_FATAL_MAX_INDEX 1
#define QUADMACAPP3_QUAD_MAC_APP_PACKET_LEN_MTU1_MAX_INDEX 1
#define QUADMACAPP3_QUAD_MAC_APP_PACKET_LEN_MTU2_MAX_INDEX 1
#define QUADMACAPP3_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_MAX_INDEX 1
#define QUADMACAPP3_QUAD_MAC_APP_INIT_MAX_INDEX 1
#define QUADMACAPP3_QUAD_MAC_APP_INIT_DONE_MAX_INDEX 1
#define QUADMACAPP3_QUAD_MAC_APP_STATS_UPDATE_CTRL_MAX_INDEX 1
#define QUADMACAPP3_QUAD_MAC_APP_PARITY_ENABLE_MAX_INDEX 1
#define QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_MAX_INDEX 1
#define QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_MAX_INDEX 1
#define QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_MAX_INDEX 1
#define QUADMACAPP3_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INDEX 1
#define QUADMACAPP3_QUAD_MAC_APP_PAUSE_FRAME_CTL_MAX_INDEX 1
#define QUADMACAPP3_QUAD_MAC_APP_PKT_ERR_MASK_OUT_MAX_INDEX 1
#define QUADMACAPP3_QUAD_MAC_APP_PKT_ERR_INV_MAX_INDEX 1
#define QUADMACAPP3_QUAD_MAC_APP_CRC_STRIP_MAX_INDEX 1
#define QUADMACAPP3_QUAD_MAC_APP_TP_ID_MAX_INDEX 1
#define QUADMACAPP3_QUAD_MAC_APP_BUF_STORE_STALL_MASK_MAX_INDEX 1
#define QUADMACAPP3_QUAD_MAC_APP_KEEP_BAY_HDR_MAX_INDEX 1
#define QUADMACAPP3_QUAD_MAC_APP_STALL_RECORD_MAX_INDEX 1
#define QUADMACAPP3_QUAD_MAC_APP_PAUSE_TIMER_OUT_MAX_INDEX 1
#define QUADMACAPP3_QUAD_MAC_APP_VLAN_CTRL_MAX_INDEX 1
#define QUADMACAPP3_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_MAX_INDEX 1
#define QUADMACAPP3_QUAD_MAC_APP_STAT_SEL_MAX_INDEX 1
#define QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_MAX_INDEX 1
#define QUADMACAPP4_QUAD_MAC_APP_INTERRUPT_FATAL_MAX_INDEX 1
#define QUADMACAPP4_QUAD_MAC_APP_PACKET_LEN_MTU1_MAX_INDEX 1
#define QUADMACAPP4_QUAD_MAC_APP_PACKET_LEN_MTU2_MAX_INDEX 1
#define QUADMACAPP4_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_MAX_INDEX 1
#define QUADMACAPP4_QUAD_MAC_APP_INIT_MAX_INDEX 1
#define QUADMACAPP4_QUAD_MAC_APP_INIT_DONE_MAX_INDEX 1
#define QUADMACAPP4_QUAD_MAC_APP_STATS_UPDATE_CTRL_MAX_INDEX 1
#define QUADMACAPP4_QUAD_MAC_APP_PARITY_ENABLE_MAX_INDEX 1
#define QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_MAX_INDEX 1
#define QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_MAX_INDEX 1
#define QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_MAX_INDEX 1
#define QUADMACAPP4_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INDEX 1
#define QUADMACAPP4_QUAD_MAC_APP_PAUSE_FRAME_CTL_MAX_INDEX 1
#define QUADMACAPP4_QUAD_MAC_APP_PKT_ERR_MASK_OUT_MAX_INDEX 1
#define QUADMACAPP4_QUAD_MAC_APP_PKT_ERR_INV_MAX_INDEX 1
#define QUADMACAPP4_QUAD_MAC_APP_CRC_STRIP_MAX_INDEX 1
#define QUADMACAPP4_QUAD_MAC_APP_TP_ID_MAX_INDEX 1
#define QUADMACAPP4_QUAD_MAC_APP_BUF_STORE_STALL_MASK_MAX_INDEX 1
#define QUADMACAPP4_QUAD_MAC_APP_KEEP_BAY_HDR_MAX_INDEX 1
#define QUADMACAPP4_QUAD_MAC_APP_STALL_RECORD_MAX_INDEX 1
#define QUADMACAPP4_QUAD_MAC_APP_PAUSE_TIMER_OUT_MAX_INDEX 1
#define QUADMACAPP4_QUAD_MAC_APP_VLAN_CTRL_MAX_INDEX 1
#define QUADMACAPP4_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_MAX_INDEX 1
#define QUADMACAPP4_QUAD_MAC_APP_STAT_SEL_MAX_INDEX 1
#define QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_MAX_INDEX 1
#define QUADMACAPP5_QUAD_MAC_APP_INTERRUPT_FATAL_MAX_INDEX 1
#define QUADMACAPP5_QUAD_MAC_APP_PACKET_LEN_MTU1_MAX_INDEX 1
#define QUADMACAPP5_QUAD_MAC_APP_PACKET_LEN_MTU2_MAX_INDEX 1
#define QUADMACAPP5_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_MAX_INDEX 1
#define QUADMACAPP5_QUAD_MAC_APP_INIT_MAX_INDEX 1
#define QUADMACAPP5_QUAD_MAC_APP_INIT_DONE_MAX_INDEX 1
#define QUADMACAPP5_QUAD_MAC_APP_STATS_UPDATE_CTRL_MAX_INDEX 1
#define QUADMACAPP5_QUAD_MAC_APP_PARITY_ENABLE_MAX_INDEX 1
#define QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_MAX_INDEX 1
#define QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_MAX_INDEX 1
#define QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_MAX_INDEX 1
#define QUADMACAPP5_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INDEX 1
#define QUADMACAPP5_QUAD_MAC_APP_PAUSE_FRAME_CTL_MAX_INDEX 1
#define QUADMACAPP5_QUAD_MAC_APP_PKT_ERR_MASK_OUT_MAX_INDEX 1
#define QUADMACAPP5_QUAD_MAC_APP_PKT_ERR_INV_MAX_INDEX 1
#define QUADMACAPP5_QUAD_MAC_APP_CRC_STRIP_MAX_INDEX 1
#define QUADMACAPP5_QUAD_MAC_APP_TP_ID_MAX_INDEX 1
#define QUADMACAPP5_QUAD_MAC_APP_BUF_STORE_STALL_MASK_MAX_INDEX 1
#define QUADMACAPP5_QUAD_MAC_APP_KEEP_BAY_HDR_MAX_INDEX 1
#define QUADMACAPP5_QUAD_MAC_APP_STALL_RECORD_MAX_INDEX 1
#define QUADMACAPP5_QUAD_MAC_APP_PAUSE_TIMER_OUT_MAX_INDEX 1
#define QUADMACAPP5_QUAD_MAC_APP_VLAN_CTRL_MAX_INDEX 1
#define QUADMACAPP5_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_MAX_INDEX 1
#define QUADMACAPP5_QUAD_MAC_APP_STAT_SEL_MAX_INDEX 1
#define QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_MAX_INDEX 1
#define QUADMACAPP6_QUAD_MAC_APP_INTERRUPT_FATAL_MAX_INDEX 1
#define QUADMACAPP6_QUAD_MAC_APP_PACKET_LEN_MTU1_MAX_INDEX 1
#define QUADMACAPP6_QUAD_MAC_APP_PACKET_LEN_MTU2_MAX_INDEX 1
#define QUADMACAPP6_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_MAX_INDEX 1
#define QUADMACAPP6_QUAD_MAC_APP_INIT_MAX_INDEX 1
#define QUADMACAPP6_QUAD_MAC_APP_INIT_DONE_MAX_INDEX 1
#define QUADMACAPP6_QUAD_MAC_APP_STATS_UPDATE_CTRL_MAX_INDEX 1
#define QUADMACAPP6_QUAD_MAC_APP_PARITY_ENABLE_MAX_INDEX 1
#define QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_MAX_INDEX 1
#define QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_MAX_INDEX 1
#define QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_MAX_INDEX 1
#define QUADMACAPP6_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INDEX 1
#define QUADMACAPP6_QUAD_MAC_APP_PAUSE_FRAME_CTL_MAX_INDEX 1
#define QUADMACAPP6_QUAD_MAC_APP_PKT_ERR_MASK_OUT_MAX_INDEX 1
#define QUADMACAPP6_QUAD_MAC_APP_PKT_ERR_INV_MAX_INDEX 1
#define QUADMACAPP6_QUAD_MAC_APP_CRC_STRIP_MAX_INDEX 1
#define QUADMACAPP6_QUAD_MAC_APP_TP_ID_MAX_INDEX 1
#define QUADMACAPP6_QUAD_MAC_APP_BUF_STORE_STALL_MASK_MAX_INDEX 1
#define QUADMACAPP6_QUAD_MAC_APP_KEEP_BAY_HDR_MAX_INDEX 1
#define QUADMACAPP6_QUAD_MAC_APP_STALL_RECORD_MAX_INDEX 1
#define QUADMACAPP6_QUAD_MAC_APP_PAUSE_TIMER_OUT_MAX_INDEX 1
#define QUADMACAPP6_QUAD_MAC_APP_VLAN_CTRL_MAX_INDEX 1
#define QUADMACAPP6_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_MAX_INDEX 1
#define QUADMACAPP6_QUAD_MAC_APP_STAT_SEL_MAX_INDEX 1
#define QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_MAX_INDEX 1
#define QUADMACAPP7_QUAD_MAC_APP_INTERRUPT_FATAL_MAX_INDEX 1
#define QUADMACAPP7_QUAD_MAC_APP_PACKET_LEN_MTU1_MAX_INDEX 1
#define QUADMACAPP7_QUAD_MAC_APP_PACKET_LEN_MTU2_MAX_INDEX 1
#define QUADMACAPP7_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_MAX_INDEX 1
#define QUADMACAPP7_QUAD_MAC_APP_INIT_MAX_INDEX 1
#define QUADMACAPP7_QUAD_MAC_APP_INIT_DONE_MAX_INDEX 1
#define QUADMACAPP7_QUAD_MAC_APP_STATS_UPDATE_CTRL_MAX_INDEX 1
#define QUADMACAPP7_QUAD_MAC_APP_PARITY_ENABLE_MAX_INDEX 1
#define QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_MAX_INDEX 1
#define QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_MAX_INDEX 1
#define QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_MAX_INDEX 1
#define QUADMACAPP7_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INDEX 1
#define QUADMACAPP7_QUAD_MAC_APP_PAUSE_FRAME_CTL_MAX_INDEX 1
#define QUADMACAPP7_QUAD_MAC_APP_PKT_ERR_MASK_OUT_MAX_INDEX 1
#define QUADMACAPP7_QUAD_MAC_APP_PKT_ERR_INV_MAX_INDEX 1
#define QUADMACAPP7_QUAD_MAC_APP_CRC_STRIP_MAX_INDEX 1
#define QUADMACAPP7_QUAD_MAC_APP_TP_ID_MAX_INDEX 1
#define QUADMACAPP7_QUAD_MAC_APP_BUF_STORE_STALL_MASK_MAX_INDEX 1
#define QUADMACAPP7_QUAD_MAC_APP_KEEP_BAY_HDR_MAX_INDEX 1
#define QUADMACAPP7_QUAD_MAC_APP_STALL_RECORD_MAX_INDEX 1
#define QUADMACAPP7_QUAD_MAC_APP_PAUSE_TIMER_OUT_MAX_INDEX 1
#define QUADMACAPP7_QUAD_MAC_APP_VLAN_CTRL_MAX_INDEX 1
#define QUADMACAPP7_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_MAX_INDEX 1
#define QUADMACAPP7_QUAD_MAC_APP_STAT_SEL_MAX_INDEX 1
#define QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_MAX_INDEX 1
#define QUADMACAPP8_QUAD_MAC_APP_INTERRUPT_FATAL_MAX_INDEX 1
#define QUADMACAPP8_QUAD_MAC_APP_PACKET_LEN_MTU1_MAX_INDEX 1
#define QUADMACAPP8_QUAD_MAC_APP_PACKET_LEN_MTU2_MAX_INDEX 1
#define QUADMACAPP8_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_MAX_INDEX 1
#define QUADMACAPP8_QUAD_MAC_APP_INIT_MAX_INDEX 1
#define QUADMACAPP8_QUAD_MAC_APP_INIT_DONE_MAX_INDEX 1
#define QUADMACAPP8_QUAD_MAC_APP_STATS_UPDATE_CTRL_MAX_INDEX 1
#define QUADMACAPP8_QUAD_MAC_APP_PARITY_ENABLE_MAX_INDEX 1
#define QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_MAX_INDEX 1
#define QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_MAX_INDEX 1
#define QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_MAX_INDEX 1
#define QUADMACAPP8_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INDEX 1
#define QUADMACAPP8_QUAD_MAC_APP_PAUSE_FRAME_CTL_MAX_INDEX 1
#define QUADMACAPP8_QUAD_MAC_APP_PKT_ERR_MASK_OUT_MAX_INDEX 1
#define QUADMACAPP8_QUAD_MAC_APP_PKT_ERR_INV_MAX_INDEX 1
#define QUADMACAPP8_QUAD_MAC_APP_CRC_STRIP_MAX_INDEX 1
#define QUADMACAPP8_QUAD_MAC_APP_TP_ID_MAX_INDEX 1
#define QUADMACAPP8_QUAD_MAC_APP_BUF_STORE_STALL_MASK_MAX_INDEX 1
#define QUADMACAPP8_QUAD_MAC_APP_KEEP_BAY_HDR_MAX_INDEX 1
#define QUADMACAPP8_QUAD_MAC_APP_STALL_RECORD_MAX_INDEX 1
#define QUADMACAPP8_QUAD_MAC_APP_PAUSE_TIMER_OUT_MAX_INDEX 1
#define QUADMACAPP8_QUAD_MAC_APP_VLAN_CTRL_MAX_INDEX 1
#define QUADMACAPP8_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_MAX_INDEX 1
#define QUADMACAPP8_QUAD_MAC_APP_STAT_SEL_MAX_INDEX 1
#define QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_MAX_INDEX 1
#define QUADMACAPP9_QUAD_MAC_APP_INTERRUPT_FATAL_MAX_INDEX 1
#define QUADMACAPP9_QUAD_MAC_APP_PACKET_LEN_MTU1_MAX_INDEX 1
#define QUADMACAPP9_QUAD_MAC_APP_PACKET_LEN_MTU2_MAX_INDEX 1
#define QUADMACAPP9_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_MAX_INDEX 1
#define QUADMACAPP9_QUAD_MAC_APP_INIT_MAX_INDEX 1
#define QUADMACAPP9_QUAD_MAC_APP_INIT_DONE_MAX_INDEX 1
#define QUADMACAPP9_QUAD_MAC_APP_STATS_UPDATE_CTRL_MAX_INDEX 1
#define QUADMACAPP9_QUAD_MAC_APP_PARITY_ENABLE_MAX_INDEX 1
#define QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_MAX_INDEX 1
#define QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_MAX_INDEX 1
#define QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_MAX_INDEX 1
#define QUADMACAPP9_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INDEX 1
#define QUADMACAPP9_QUAD_MAC_APP_PAUSE_FRAME_CTL_MAX_INDEX 1
#define QUADMACAPP9_QUAD_MAC_APP_PKT_ERR_MASK_OUT_MAX_INDEX 1
#define QUADMACAPP9_QUAD_MAC_APP_PKT_ERR_INV_MAX_INDEX 1
#define QUADMACAPP9_QUAD_MAC_APP_CRC_STRIP_MAX_INDEX 1
#define QUADMACAPP9_QUAD_MAC_APP_TP_ID_MAX_INDEX 1
#define QUADMACAPP9_QUAD_MAC_APP_BUF_STORE_STALL_MASK_MAX_INDEX 1
#define QUADMACAPP9_QUAD_MAC_APP_KEEP_BAY_HDR_MAX_INDEX 1
#define QUADMACAPP9_QUAD_MAC_APP_STALL_RECORD_MAX_INDEX 1
#define QUADMACAPP9_QUAD_MAC_APP_PAUSE_TIMER_OUT_MAX_INDEX 1
#define QUADMACAPP9_QUAD_MAC_APP_VLAN_CTRL_MAX_INDEX 1
#define QUADMACAPP9_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_MAX_INDEX 1
#define QUADMACAPP9_QUAD_MAC_APP_STAT_SEL_MAX_INDEX 1
#define QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_MAX_INDEX 1
#define SGMAC0_SGMAC_MDIO_CMD_MAX_INDEX 1
#define SGMAC0_SGMAC_CONFIG1_MAX_INDEX 1
#define SGMAC0_SGMAC_CONFIG2_MAX_INDEX 1
#define SGMAC0_SGMAC_CONFIG3_MAX_INDEX 1
#define SGMAC0_SGMAC_CONFIG4_MAX_INDEX 1
#define SGMAC0_SGMAC_SOFT_RST_MAX_INDEX 1
#define SGMAC0_SGMAC_DBG1_MAX_INDEX 1
#define SGMAC0_SGMAC_MDIO_RD_DATA_MAX_INDEX 1
#define SGMAC0_SGMAC_STRETCH_MODE_MAX_INDEX 1
#define SGMAC0_SGMAC_STATS_MTU1_MAX_INDEX 1
#define SGMAC0_SGMAC_STATS_MTU2_MAX_INDEX 1
#define SGMAC0_SGMAC_STATS_CONFIG_MAX_INDEX 1
#define SGMAC0_SGMAC_STATS_INIT_MAX_INDEX 1
#define SGMAC0_SGMAC_STATS_INIT_DONE_MAX_INDEX 1
#define SGMAC0_SGMAC_DESKEW_FIFO_CONFIG_MAX_INDEX 1
#define SGMAC0_SGMAC_CONFIG5_MAX_INDEX 1
#define SGMAC0_SGMAC_CONFIG6_MAX_INDEX 1
#define SGMAC0_SGMAC_INTERRUPT_STATUS_SET_MAX_INDEX 1
#define SGMAC0_SGMAC_INTERRUPT_STATUS_RESET_MAX_INDEX 1
#define SGMAC0_SGMAC_INTERRUPT_MASK_SET_MAX_INDEX 1
#define SGMAC0_SGMAC_INTERRUPT_MASK_RESET_MAX_INDEX 1
#define SGMAC0_SGMAC_PRBS_CFG_MAX_INDEX 1
#define SGMAC0_SGMAC_PRBS_ERR_CNT0_MAX_INDEX 1
#define SGMAC0_SGMAC_PRBS_ERR_CNT1_MAX_INDEX 1
#define SGMAC0_SGMAC_PRBS_ERR_CNT2_MAX_INDEX 1
#define SGMAC0_SGMAC_PRBS_ERR_CNT3_MAX_INDEX 1
#define SGMAC0_SGMAC8_B10B_ERR_CNT_MAX_INDEX 1
#define SGMAC0_SGMAC_TP_ID_MAX_INDEX 1
#define SGMAC0_SGMAC_USE_ORGINAL_COS_MAX_INDEX 1
#define SGMAC0_SGMAC_PRIORITY_MAP_MAX_INDEX 1
#define SGMAC0_SGMAC_GEN_PKT_MAX_INDEX 1
#define SGMAC0_SGMAC_PAYLOAD_MAX_INDEX 1
#define SGMAC0_SGMAC_DRAIN_EN_MAX_INDEX 1
#define SGMAC0_SGMAC_MDIO_CMD_STATUS_MAX_INDEX 1
#define SGMAC0_SGMAC_MDIO_CFG_MAX_INDEX 1
#define SGMAC0_SGMAC_PTP_EN_MAX_INDEX 1
#define SGMAC0_SGMAC_MODE_MAX_INDEX 1
#define SGMAC0_SGMAC_CT_SUPERG_TX_CFG_MAX_INDEX 1
#define SGMAC0_SGMAC_CT_SUPERG_RX_CFG_MAX_INDEX 1
#define SGMAC0_SGMAC_CT_SUPERG_MON_STATS_MAX_INDEX 1
#define SGMAC0_SGMAC_TS_STATUS_MAX_INDEX 1
#define SGMAC0_SGMAC_CTL_MAX_INDEX 1
#define SGMAC1_SGMAC_MDIO_CMD_MAX_INDEX 1
#define SGMAC1_SGMAC_CONFIG1_MAX_INDEX 1
#define SGMAC1_SGMAC_CONFIG2_MAX_INDEX 1
#define SGMAC1_SGMAC_CONFIG3_MAX_INDEX 1
#define SGMAC1_SGMAC_CONFIG4_MAX_INDEX 1
#define SGMAC1_SGMAC_SOFT_RST_MAX_INDEX 1
#define SGMAC1_SGMAC_DBG1_MAX_INDEX 1
#define SGMAC1_SGMAC_MDIO_RD_DATA_MAX_INDEX 1
#define SGMAC1_SGMAC_STRETCH_MODE_MAX_INDEX 1
#define SGMAC1_SGMAC_STATS_MTU1_MAX_INDEX 1
#define SGMAC1_SGMAC_STATS_MTU2_MAX_INDEX 1
#define SGMAC1_SGMAC_STATS_CONFIG_MAX_INDEX 1
#define SGMAC1_SGMAC_STATS_INIT_MAX_INDEX 1
#define SGMAC1_SGMAC_STATS_INIT_DONE_MAX_INDEX 1
#define SGMAC1_SGMAC_DESKEW_FIFO_CONFIG_MAX_INDEX 1
#define SGMAC1_SGMAC_CONFIG5_MAX_INDEX 1
#define SGMAC1_SGMAC_CONFIG6_MAX_INDEX 1
#define SGMAC1_SGMAC_INTERRUPT_STATUS_SET_MAX_INDEX 1
#define SGMAC1_SGMAC_INTERRUPT_STATUS_RESET_MAX_INDEX 1
#define SGMAC1_SGMAC_INTERRUPT_MASK_SET_MAX_INDEX 1
#define SGMAC1_SGMAC_INTERRUPT_MASK_RESET_MAX_INDEX 1
#define SGMAC1_SGMAC_PRBS_CFG_MAX_INDEX 1
#define SGMAC1_SGMAC_PRBS_ERR_CNT0_MAX_INDEX 1
#define SGMAC1_SGMAC_PRBS_ERR_CNT1_MAX_INDEX 1
#define SGMAC1_SGMAC_PRBS_ERR_CNT2_MAX_INDEX 1
#define SGMAC1_SGMAC_PRBS_ERR_CNT3_MAX_INDEX 1
#define SGMAC1_SGMAC8_B10B_ERR_CNT_MAX_INDEX 1
#define SGMAC1_SGMAC_TP_ID_MAX_INDEX 1
#define SGMAC1_SGMAC_USE_ORGINAL_COS_MAX_INDEX 1
#define SGMAC1_SGMAC_PRIORITY_MAP_MAX_INDEX 1
#define SGMAC1_SGMAC_GEN_PKT_MAX_INDEX 1
#define SGMAC1_SGMAC_PAYLOAD_MAX_INDEX 1
#define SGMAC1_SGMAC_DRAIN_EN_MAX_INDEX 1
#define SGMAC1_SGMAC_MDIO_CMD_STATUS_MAX_INDEX 1
#define SGMAC1_SGMAC_MDIO_CFG_MAX_INDEX 1
#define SGMAC1_SGMAC_PTP_EN_MAX_INDEX 1
#define SGMAC1_SGMAC_MODE_MAX_INDEX 1
#define SGMAC1_SGMAC_CT_SUPERG_TX_CFG_MAX_INDEX 1
#define SGMAC1_SGMAC_CT_SUPERG_RX_CFG_MAX_INDEX 1
#define SGMAC1_SGMAC_CT_SUPERG_MON_STATS_MAX_INDEX 1
#define SGMAC1_SGMAC_TS_STATUS_MAX_INDEX 1
#define SGMAC1_SGMAC_CTL_MAX_INDEX 1
#define SGMAC2_SGMAC_MDIO_CMD_MAX_INDEX 1
#define SGMAC2_SGMAC_CONFIG1_MAX_INDEX 1
#define SGMAC2_SGMAC_CONFIG2_MAX_INDEX 1
#define SGMAC2_SGMAC_CONFIG3_MAX_INDEX 1
#define SGMAC2_SGMAC_CONFIG4_MAX_INDEX 1
#define SGMAC2_SGMAC_SOFT_RST_MAX_INDEX 1
#define SGMAC2_SGMAC_DBG1_MAX_INDEX 1
#define SGMAC2_SGMAC_MDIO_RD_DATA_MAX_INDEX 1
#define SGMAC2_SGMAC_STRETCH_MODE_MAX_INDEX 1
#define SGMAC2_SGMAC_STATS_MTU1_MAX_INDEX 1
#define SGMAC2_SGMAC_STATS_MTU2_MAX_INDEX 1
#define SGMAC2_SGMAC_STATS_CONFIG_MAX_INDEX 1
#define SGMAC2_SGMAC_STATS_INIT_MAX_INDEX 1
#define SGMAC2_SGMAC_STATS_INIT_DONE_MAX_INDEX 1
#define SGMAC2_SGMAC_DESKEW_FIFO_CONFIG_MAX_INDEX 1
#define SGMAC2_SGMAC_CONFIG5_MAX_INDEX 1
#define SGMAC2_SGMAC_CONFIG6_MAX_INDEX 1
#define SGMAC2_SGMAC_INTERRUPT_STATUS_SET_MAX_INDEX 1
#define SGMAC2_SGMAC_INTERRUPT_STATUS_RESET_MAX_INDEX 1
#define SGMAC2_SGMAC_INTERRUPT_MASK_SET_MAX_INDEX 1
#define SGMAC2_SGMAC_INTERRUPT_MASK_RESET_MAX_INDEX 1
#define SGMAC2_SGMAC_PRBS_CFG_MAX_INDEX 1
#define SGMAC2_SGMAC_PRBS_ERR_CNT0_MAX_INDEX 1
#define SGMAC2_SGMAC_PRBS_ERR_CNT1_MAX_INDEX 1
#define SGMAC2_SGMAC_PRBS_ERR_CNT2_MAX_INDEX 1
#define SGMAC2_SGMAC_PRBS_ERR_CNT3_MAX_INDEX 1
#define SGMAC2_SGMAC8_B10B_ERR_CNT_MAX_INDEX 1
#define SGMAC2_SGMAC_TP_ID_MAX_INDEX 1
#define SGMAC2_SGMAC_USE_ORGINAL_COS_MAX_INDEX 1
#define SGMAC2_SGMAC_PRIORITY_MAP_MAX_INDEX 1
#define SGMAC2_SGMAC_GEN_PKT_MAX_INDEX 1
#define SGMAC2_SGMAC_PAYLOAD_MAX_INDEX 1
#define SGMAC2_SGMAC_DRAIN_EN_MAX_INDEX 1
#define SGMAC2_SGMAC_MDIO_CMD_STATUS_MAX_INDEX 1
#define SGMAC2_SGMAC_MDIO_CFG_MAX_INDEX 1
#define SGMAC2_SGMAC_PTP_EN_MAX_INDEX 1
#define SGMAC2_SGMAC_MODE_MAX_INDEX 1
#define SGMAC2_SGMAC_CT_SUPERG_TX_CFG_MAX_INDEX 1
#define SGMAC2_SGMAC_CT_SUPERG_RX_CFG_MAX_INDEX 1
#define SGMAC2_SGMAC_CT_SUPERG_MON_STATS_MAX_INDEX 1
#define SGMAC2_SGMAC_TS_STATUS_MAX_INDEX 1
#define SGMAC2_SGMAC_CTL_MAX_INDEX 1
#define SGMAC3_SGMAC_MDIO_CMD_MAX_INDEX 1
#define SGMAC3_SGMAC_CONFIG1_MAX_INDEX 1
#define SGMAC3_SGMAC_CONFIG2_MAX_INDEX 1
#define SGMAC3_SGMAC_CONFIG3_MAX_INDEX 1
#define SGMAC3_SGMAC_CONFIG4_MAX_INDEX 1
#define SGMAC3_SGMAC_SOFT_RST_MAX_INDEX 1
#define SGMAC3_SGMAC_DBG1_MAX_INDEX 1
#define SGMAC3_SGMAC_MDIO_RD_DATA_MAX_INDEX 1
#define SGMAC3_SGMAC_STRETCH_MODE_MAX_INDEX 1
#define SGMAC3_SGMAC_STATS_MTU1_MAX_INDEX 1
#define SGMAC3_SGMAC_STATS_MTU2_MAX_INDEX 1
#define SGMAC3_SGMAC_STATS_CONFIG_MAX_INDEX 1
#define SGMAC3_SGMAC_STATS_INIT_MAX_INDEX 1
#define SGMAC3_SGMAC_STATS_INIT_DONE_MAX_INDEX 1
#define SGMAC3_SGMAC_DESKEW_FIFO_CONFIG_MAX_INDEX 1
#define SGMAC3_SGMAC_CONFIG5_MAX_INDEX 1
#define SGMAC3_SGMAC_CONFIG6_MAX_INDEX 1
#define SGMAC3_SGMAC_INTERRUPT_STATUS_SET_MAX_INDEX 1
#define SGMAC3_SGMAC_INTERRUPT_STATUS_RESET_MAX_INDEX 1
#define SGMAC3_SGMAC_INTERRUPT_MASK_SET_MAX_INDEX 1
#define SGMAC3_SGMAC_INTERRUPT_MASK_RESET_MAX_INDEX 1
#define SGMAC3_SGMAC_PRBS_CFG_MAX_INDEX 1
#define SGMAC3_SGMAC_PRBS_ERR_CNT0_MAX_INDEX 1
#define SGMAC3_SGMAC_PRBS_ERR_CNT1_MAX_INDEX 1
#define SGMAC3_SGMAC_PRBS_ERR_CNT2_MAX_INDEX 1
#define SGMAC3_SGMAC_PRBS_ERR_CNT3_MAX_INDEX 1
#define SGMAC3_SGMAC8_B10B_ERR_CNT_MAX_INDEX 1
#define SGMAC3_SGMAC_TP_ID_MAX_INDEX 1
#define SGMAC3_SGMAC_USE_ORGINAL_COS_MAX_INDEX 1
#define SGMAC3_SGMAC_PRIORITY_MAP_MAX_INDEX 1
#define SGMAC3_SGMAC_GEN_PKT_MAX_INDEX 1
#define SGMAC3_SGMAC_PAYLOAD_MAX_INDEX 1
#define SGMAC3_SGMAC_DRAIN_EN_MAX_INDEX 1
#define SGMAC3_SGMAC_MDIO_CMD_STATUS_MAX_INDEX 1
#define SGMAC3_SGMAC_MDIO_CFG_MAX_INDEX 1
#define SGMAC3_SGMAC_PTP_EN_MAX_INDEX 1
#define SGMAC3_SGMAC_MODE_MAX_INDEX 1
#define SGMAC3_SGMAC_CT_SUPERG_TX_CFG_MAX_INDEX 1
#define SGMAC3_SGMAC_CT_SUPERG_RX_CFG_MAX_INDEX 1
#define SGMAC3_SGMAC_CT_SUPERG_MON_STATS_MAX_INDEX 1
#define SGMAC3_SGMAC_TS_STATUS_MAX_INDEX 1
#define SGMAC3_SGMAC_CTL_MAX_INDEX 1
#define SHARED_DS_INTERRUPT_MAX_INDEX 1
#define SHARED_DS_PARITY_ENABLE_MAX_INDEX 1
#define SHARED_DS_THRESHOLD_MAX_INDEX 1
#define SHARED_DS_PARITY_FAIL_RECORD_MAX_INDEX 1
#define SHARED_DS_INIT_MAX_INDEX 1
#define SHARED_DS_DEBUG_STATS_MAX_INDEX 1
#define STATISTICS_SATU_ADDR_MAX_INDEX 1
#define STATISTICS_CTL_MAX_INDEX 1
#define STATISTICS_INIT_MAX_INDEX 1
#define STATISTICS_INIT_DONE_MAX_INDEX 1
#define STATISTICS_EPE_ACL_CREDIT_MAX_INDEX 1
#define STATISTICS_IPE_FWD_CREDIT_MAX_INDEX 1
#define STATISTICS_POLICING_CREDIT_MAX_INDEX 1
#define STATISTICSQ_MGR_CREDIT_MAX_INDEX 1
#define STATISTICS_TABLE_QDR_ACCESS_MAX_INDEX 1
#define STATISTICS_TABLE_QDR_WR00_MAX_INDEX 1
#define STATISTICS_TABLE_QDR_WR01_MAX_INDEX 1
#define STATISTICS_TABLE_QDR_WR02_MAX_INDEX 1
#define STATISTICS_TABLE_QDR_WR03_MAX_INDEX 1
#define STATISTICS_TABLE_QDR_RD00_MAX_INDEX 1
#define STATISTICS_TABLE_QDR_RD01_MAX_INDEX 1
#define STATISTICS_TABLE_QDR_RD02_MAX_INDEX 1
#define STATISTICS_TABLE_QDR_RD03_MAX_INDEX 1
#define STATISTICS_INTERNAL_BASE_PTR_MAX_INDEX 1
#define STATISTICS_INTR_VALUE_SET_MAX_INDEX 1
#define STATISTICS_INTR_VALUE_RESET_MAX_INDEX 1
#define STATISTICS_INTR_MASK_SET_MAX_INDEX 1
#define STATISTICS_INTR_MASK_RESET_MAX_INDEX 1
#define STATISTICS_TABLE_QDR_ARB_RD_CREDIT_MAX_INDEX 1
#define STATISTICS_RUNNING_RD_CREDIT_MAX_INDEX 1
#define STATISTICS_TABLE_QDR_ARB_WR_CREDIT_MAX_INDEX 1
#define STATISTICS_RUNNING_WR_CREDIT_MAX_INDEX 1
#define STATISTICS_EPE_DROP_COUNT_MAX_INDEX 1
#define STATISTICS_IPE_DROP_COUNT_MAX_INDEX 1
#define STATISTICS_POLICING_DROP_COUNT_MAX_INDEX 1
#define STATISTICSQ_MGR_DROP_COUNT_MAX_INDEX 1
#define STATISTICS_BYTE_COUNT_THRESHOLD_MAX_INDEX 1
#define STATISTICS_PACKET_COUNT_THRESHOLD_MAX_INDEX 1
#define STATISTICS_THRESHOLD_FIFO_DEPTH_MAX_INDEX 1
#define STATISTICS_FIFO_DEPTH_THRESHOLD_MAX_INDEX 1
#define STATISTICS_INTR_VALUE_SET_NORMAL_MAX_INDEX 1
#define STATISTICS_INTR_VALUE_RESET_NORMAL_MAX_INDEX 1
#define STATISTICS_INTR_MASK_SET_NORMAL_MAX_INDEX 1
#define STATISTICS_INTR_MASK_RESET_NORMAL_MAX_INDEX 1
#define STATISTICS_STATS_EPE_BASE_PTR_MAX_INDEX 1
#define STATISTICS_STATS_IPE_BASE_PTR_MAX_INDEX 1
#define STP_STATE_INTR_VALUE_SET_MAX_INDEX 1
#define STP_STATE_INTR_VALUE_RESET_MAX_INDEX 1
#define STP_STATE_INTR_MASK_SET_MAX_INDEX 1
#define STP_STATE_INTR_MASK_RESET_MAX_INDEX 1
#define TB_INFO_ARB_INTERRUPT0_MAX_INDEX 1
#define TB_INFO_ARB_INTERRUPT1_MAX_INDEX 1
#define TB_INFO_ARB_INT_SRAM_PARITY_ENABLE_MAX_INDEX 1
#define TB_INFO_ARB_PARITY_FAIL_RECORD_MAX_INDEX 1
#define TB_INFO_ARB_INT_SRAM_DELAY_CFG_MAX_INDEX 1
#define TB_INFO_ARB_THRESHOLD_CFG_MAX_INDEX 1
#define TB_INFO_ARB_WRR_CFG_MAX_INDEX 1
#define TB_INFO_ARB_REQ_FIFO_THRESHOLD_MAX_INDEX 1
#define TB_INFO_ARB_TRACK_FIFO_THRESHOLD_MAX_INDEX 1
#define TB_INFO_ARB_INTIF_DEBUG_STATS_MAX_INDEX 1
#define TB_INFO_ARB_SRAMIF_DEBUG_STATS_MAX_INDEX 1
#define TB_INFO_EXT_DDR_CONTROL_MAX_INDEX 1
#define TB_INFO_EXT_DDR_PARITY_ERROR_COUNT_MAX_INDEX 1
#define TB_INFO_EXT_DDR_BIST_CONTROL_MAX_INDEX 1
#define TB_INFO_EXT_DDR_BIST_POINTERS_MAX_INDEX 1
#define TB_INFO_EXT_DDR_CAPTURE_RESULT_MAX_INDEX 1
#define TB_INFO_EXT_DDR_ADR_MATCH_MASK_MAX_INDEX 1
#define TB_INFO_EXT_DDR_ADR_MATCH_VALUE_MAX_INDEX 1
#define TB_INFO_EXT_DDR_INIT_CTL_MAX_INDEX 1
#define TB_INFO_EXT_DDR_REQ_FIFO_THRESHOLD_MAX_INDEX 1
#define TB_INFO_EXT_DDR_CTL_INTERRUPT_MAX_INDEX 1
#define TB_INFO_EXT_DDR_CTL_PARITY_FAIL_RECORD_MAX_INDEX 1
#define TCAM_ARB_CONFIG_MAX_INDEX 1
#define TCAM_ARB_EXT_INDEX_BASE_MAX_INDEX 1
#define TCAM_ARB_INTERRUPT_MAX_INDEX 1
#define TCAM_ARB_WEIGHT_MAX_INDEX 1
#define TCAM_CTL_EXT_SETUP_MAX_INDEX 1
#define TCAM_CTL_EXT_ACCESS_MAX_INDEX 1
#define TCAM_CTL_EXT_CASCADE_CTL_MAX_INDEX 1
#define TCAM_CTL_EXT_WRITE_DATA_MAX_INDEX 1
#define TCAM_CTL_EXT_WRITE_MASK_MAX_INDEX 1
#define TCAM_CTL_EXT_READ_DATA_MAX_INDEX 1
#define TCAM_CTL_EXT_BIST_POINTERS_MAX_INDEX 1
#define TCAM_CTL_EXT_CAPTURE_RESULT_MAX_INDEX 1
#define TCAM_CTL_EXT_INIT_CTL_MAX_INDEX 1
#define TCAM_CTL_EXT_DEBUG_MAX_INDEX 1
#define TCAM_CTL_EXT_INTR_MAX_INDEX 1
#define TCAM_CTL_EXT_BIST_CTL_MAX_INDEX 1
#define TCAM_CTL_INT_SETUP_MAX_INDEX 1
#define TCAM_CTL_INT_ACCESS_MAX_INDEX 1
#define TCAM_CTL_INT_CPU_RD_DATA_MAX_INDEX 1
#define TCAM_CTL_INT_BIST_CTL_MAX_INDEX 1
#define TCAM_CTL_INT_BIST_POINTERS_MAX_INDEX 1
#define TCAM_CTL_INT_CAPTURE_RESULT_MAX_INDEX 1
#define TCAM_CTL_INT_INIT_CTRL_MAX_INDEX 1
#define TCAM_CTL_INT_DEBUG_MAX_INDEX 1
#define TCAM_CTL_INT_INTR_MAX_INDEX 1
#define TCAM_CTL_INT_STATE_MAX_INDEX 1
#define TCAM_CTL_INT_CPU_WR_DATA_MAX_INDEX 1
#define TCAM_CTL_INT_CPU_WR_MASK_MAX_INDEX 1
#define TCAM_CTL_INT_MISC_CTRL_MAX_INDEX 1
#define TCAM_CTL_INT_KEY_SIZE_CFG_MAX_INDEX 1
#define TCAM_CTL_INT_KEY_TYPE_CFG_MAX_INDEX 1
#define XGMAC0_XGMAC_MDIO_CMD_MAX_INDEX 1
#define XGMAC0_XGMAC_CONFIG1_MAX_INDEX 1
#define XGMAC0_XGMAC_CONFIG2_MAX_INDEX 1
#define XGMAC0_XGMAC_CONFIG3_MAX_INDEX 1
#define XGMAC0_XGMAC_CONFIG4_MAX_INDEX 1
#define XGMAC0_XGMAC_SOFT_RST_MAX_INDEX 1
#define XGMAC0_XGMAC_DBG1_MAX_INDEX 1
#define XGMAC0_XGMAC_MDIO_RD_DATA_MAX_INDEX 1
#define XGMAC0_XGMAC_STRETCH_MODE_MAX_INDEX 1
#define XGMAC0_XGMAC_STATS_MTU1_MAX_INDEX 1
#define XGMAC0_XGMAC_STATS_MTU2_MAX_INDEX 1
#define XGMAC0_XGMAC_STATS_CONFIG_MAX_INDEX 1
#define XGMAC0_XGMAC_STATS_INIT_MAX_INDEX 1
#define XGMAC0_XGMAC_STATS_INIT_DONE_MAX_INDEX 1
#define XGMAC0_XGMAC_DESKEW_FIFO_CONFIG_MAX_INDEX 1
#define XGMAC0_XGMAC_CONFIG5_MAX_INDEX 1
#define XGMAC0_XGMAC_INTERRUPT_STATUS_SET_MAX_INDEX 1
#define XGMAC0_XGMAC_INTERRUPT_STATUS_RESET_MAX_INDEX 1
#define XGMAC0_XGMAC_INTERRUPT_MASK_SET_MAX_INDEX 1
#define XGMAC0_XGMAC_INTERRUPT_MASK_RESET_MAX_INDEX 1
#define XGMAC0_XGMAC_PRBS_CFG_MAX_INDEX 1
#define XGMAC0_XGMAC_PRBS_ERR_CNT0_MAX_INDEX 1
#define XGMAC0_XGMAC_PRBS_ERR_CNT1_MAX_INDEX 1
#define XGMAC0_XGMAC_PRBS_ERR_CNT2_MAX_INDEX 1
#define XGMAC0_XGMAC_PRBS_ERR_CNT3_MAX_INDEX 1
#define XGMAC0_XGMAC8_B10B_ERR_CNT_MAX_INDEX 1
#define XGMAC0_XGMAC_TP_ID_MAX_INDEX 1
#define XGMAC0_XGMAC_USE_ORGINAL_COS_MAX_INDEX 1
#define XGMAC0_XGMAC_PRIORITY_MAP_MAX_INDEX 1
#define XGMAC0_XGMAC_GEN_PKT_MAX_INDEX 1
#define XGMAC0_XGMAC_PAYLOAD_MAX_INDEX 1
#define XGMAC0_XGMAC_DRAIN_EN_MAX_INDEX 1
#define XGMAC0_XGMAC_MDIO_CMD_STATUS_MAX_INDEX 1
#define XGMAC0_XGMAC_MDIO_CFG_MAX_INDEX 1
#define XGMAC0_XGMAC_PTP_EN_MAX_INDEX 1
#define XGMAC0_XGMAC_PTP_STATUS_MAX_INDEX 1
#define XGMAC1_XGMAC_MDIO_CMD_MAX_INDEX 1
#define XGMAC1_XGMAC_CONFIG1_MAX_INDEX 1
#define XGMAC1_XGMAC_CONFIG2_MAX_INDEX 1
#define XGMAC1_XGMAC_CONFIG3_MAX_INDEX 1
#define XGMAC1_XGMAC_CONFIG4_MAX_INDEX 1
#define XGMAC1_XGMAC_SOFT_RST_MAX_INDEX 1
#define XGMAC1_XGMAC_DBG1_MAX_INDEX 1
#define XGMAC1_XGMAC_MDIO_RD_DATA_MAX_INDEX 1
#define XGMAC1_XGMAC_STRETCH_MODE_MAX_INDEX 1
#define XGMAC1_XGMAC_STATS_MTU1_MAX_INDEX 1
#define XGMAC1_XGMAC_STATS_MTU2_MAX_INDEX 1
#define XGMAC1_XGMAC_STATS_CONFIG_MAX_INDEX 1
#define XGMAC1_XGMAC_STATS_INIT_MAX_INDEX 1
#define XGMAC1_XGMAC_STATS_INIT_DONE_MAX_INDEX 1
#define XGMAC1_XGMAC_DESKEW_FIFO_CONFIG_MAX_INDEX 1
#define XGMAC1_XGMAC_CONFIG5_MAX_INDEX 1
#define XGMAC1_XGMAC_INTERRUPT_STATUS_SET_MAX_INDEX 1
#define XGMAC1_XGMAC_INTERRUPT_STATUS_RESET_MAX_INDEX 1
#define XGMAC1_XGMAC_INTERRUPT_MASK_SET_MAX_INDEX 1
#define XGMAC1_XGMAC_INTERRUPT_MASK_RESET_MAX_INDEX 1
#define XGMAC1_XGMAC_PRBS_CFG_MAX_INDEX 1
#define XGMAC1_XGMAC_PRBS_ERR_CNT0_MAX_INDEX 1
#define XGMAC1_XGMAC_PRBS_ERR_CNT1_MAX_INDEX 1
#define XGMAC1_XGMAC_PRBS_ERR_CNT2_MAX_INDEX 1
#define XGMAC1_XGMAC_PRBS_ERR_CNT3_MAX_INDEX 1
#define XGMAC1_XGMAC8_B10B_ERR_CNT_MAX_INDEX 1
#define XGMAC1_XGMAC_TP_ID_MAX_INDEX 1
#define XGMAC1_XGMAC_USE_ORGINAL_COS_MAX_INDEX 1
#define XGMAC1_XGMAC_PRIORITY_MAP_MAX_INDEX 1
#define XGMAC1_XGMAC_GEN_PKT_MAX_INDEX 1
#define XGMAC1_XGMAC_PAYLOAD_MAX_INDEX 1
#define XGMAC1_XGMAC_DRAIN_EN_MAX_INDEX 1
#define XGMAC1_XGMAC_MDIO_CMD_STATUS_MAX_INDEX 1
#define XGMAC1_XGMAC_MDIO_CFG_MAX_INDEX 1
#define XGMAC1_XGMAC_PTP_EN_MAX_INDEX 1
#define XGMAC1_XGMAC_PTP_STATUS_MAX_INDEX 1
#define XGMAC2_XGMAC_MDIO_CMD_MAX_INDEX 1
#define XGMAC2_XGMAC_CONFIG1_MAX_INDEX 1
#define XGMAC2_XGMAC_CONFIG2_MAX_INDEX 1
#define XGMAC2_XGMAC_CONFIG3_MAX_INDEX 1
#define XGMAC2_XGMAC_CONFIG4_MAX_INDEX 1
#define XGMAC2_XGMAC_SOFT_RST_MAX_INDEX 1
#define XGMAC2_XGMAC_DBG1_MAX_INDEX 1
#define XGMAC2_XGMAC_MDIO_RD_DATA_MAX_INDEX 1
#define XGMAC2_XGMAC_STRETCH_MODE_MAX_INDEX 1
#define XGMAC2_XGMAC_STATS_MTU1_MAX_INDEX 1
#define XGMAC2_XGMAC_STATS_MTU2_MAX_INDEX 1
#define XGMAC2_XGMAC_STATS_CONFIG_MAX_INDEX 1
#define XGMAC2_XGMAC_STATS_INIT_MAX_INDEX 1
#define XGMAC2_XGMAC_STATS_INIT_DONE_MAX_INDEX 1
#define XGMAC2_XGMAC_DESKEW_FIFO_CONFIG_MAX_INDEX 1
#define XGMAC2_XGMAC_CONFIG5_MAX_INDEX 1
#define XGMAC2_XGMAC_INTERRUPT_STATUS_SET_MAX_INDEX 1
#define XGMAC2_XGMAC_INTERRUPT_STATUS_RESET_MAX_INDEX 1
#define XGMAC2_XGMAC_INTERRUPT_MASK_SET_MAX_INDEX 1
#define XGMAC2_XGMAC_INTERRUPT_MASK_RESET_MAX_INDEX 1
#define XGMAC2_XGMAC_PRBS_CFG_MAX_INDEX 1
#define XGMAC2_XGMAC_PRBS_ERR_CNT0_MAX_INDEX 1
#define XGMAC2_XGMAC_PRBS_ERR_CNT1_MAX_INDEX 1
#define XGMAC2_XGMAC_PRBS_ERR_CNT2_MAX_INDEX 1
#define XGMAC2_XGMAC_PRBS_ERR_CNT3_MAX_INDEX 1
#define XGMAC2_XGMAC8_B10B_ERR_CNT_MAX_INDEX 1
#define XGMAC2_XGMAC_TP_ID_MAX_INDEX 1
#define XGMAC2_XGMAC_USE_ORGINAL_COS_MAX_INDEX 1
#define XGMAC2_XGMAC_PRIORITY_MAP_MAX_INDEX 1
#define XGMAC2_XGMAC_GEN_PKT_MAX_INDEX 1
#define XGMAC2_XGMAC_PAYLOAD_MAX_INDEX 1
#define XGMAC2_XGMAC_DRAIN_EN_MAX_INDEX 1
#define XGMAC2_XGMAC_MDIO_CMD_STATUS_MAX_INDEX 1
#define XGMAC2_XGMAC_MDIO_CFG_MAX_INDEX 1
#define XGMAC2_XGMAC_PTP_EN_MAX_INDEX 1
#define XGMAC2_XGMAC_PTP_STATUS_MAX_INDEX 1
#define XGMAC3_XGMAC_MDIO_CMD_MAX_INDEX 1
#define XGMAC3_XGMAC_CONFIG1_MAX_INDEX 1
#define XGMAC3_XGMAC_CONFIG2_MAX_INDEX 1
#define XGMAC3_XGMAC_CONFIG3_MAX_INDEX 1
#define XGMAC3_XGMAC_CONFIG4_MAX_INDEX 1
#define XGMAC3_XGMAC_SOFT_RST_MAX_INDEX 1
#define XGMAC3_XGMAC_DBG1_MAX_INDEX 1
#define XGMAC3_XGMAC_MDIO_RD_DATA_MAX_INDEX 1
#define XGMAC3_XGMAC_STRETCH_MODE_MAX_INDEX 1
#define XGMAC3_XGMAC_STATS_MTU1_MAX_INDEX 1
#define XGMAC3_XGMAC_STATS_MTU2_MAX_INDEX 1
#define XGMAC3_XGMAC_STATS_CONFIG_MAX_INDEX 1
#define XGMAC3_XGMAC_STATS_INIT_MAX_INDEX 1
#define XGMAC3_XGMAC_STATS_INIT_DONE_MAX_INDEX 1
#define XGMAC3_XGMAC_DESKEW_FIFO_CONFIG_MAX_INDEX 1
#define XGMAC3_XGMAC_CONFIG5_MAX_INDEX 1
#define XGMAC3_XGMAC_INTERRUPT_STATUS_SET_MAX_INDEX 1
#define XGMAC3_XGMAC_INTERRUPT_STATUS_RESET_MAX_INDEX 1
#define XGMAC3_XGMAC_INTERRUPT_MASK_SET_MAX_INDEX 1
#define XGMAC3_XGMAC_INTERRUPT_MASK_RESET_MAX_INDEX 1
#define XGMAC3_XGMAC_PRBS_CFG_MAX_INDEX 1
#define XGMAC3_XGMAC_PRBS_ERR_CNT0_MAX_INDEX 1
#define XGMAC3_XGMAC_PRBS_ERR_CNT1_MAX_INDEX 1
#define XGMAC3_XGMAC_PRBS_ERR_CNT2_MAX_INDEX 1
#define XGMAC3_XGMAC_PRBS_ERR_CNT3_MAX_INDEX 1
#define XGMAC3_XGMAC8_B10B_ERR_CNT_MAX_INDEX 1
#define XGMAC3_XGMAC_TP_ID_MAX_INDEX 1
#define XGMAC3_XGMAC_USE_ORGINAL_COS_MAX_INDEX 1
#define XGMAC3_XGMAC_PRIORITY_MAP_MAX_INDEX 1
#define XGMAC3_XGMAC_GEN_PKT_MAX_INDEX 1
#define XGMAC3_XGMAC_PAYLOAD_MAX_INDEX 1
#define XGMAC3_XGMAC_DRAIN_EN_MAX_INDEX 1
#define XGMAC3_XGMAC_MDIO_CMD_STATUS_MAX_INDEX 1
#define XGMAC3_XGMAC_MDIO_CFG_MAX_INDEX 1
#define XGMAC3_XGMAC_PTP_EN_MAX_INDEX 1
#define XGMAC3_XGMAC_PTP_STATUS_MAX_INDEX 1
#define BUF_RETRV_PKT_MSG_MEM_MAX_INDEX 1536
#define BUF_RETRV_BUF_RAM_MAX_INDEX 1536
#define BUF_RETRV_PKT_CONFIG_MEM_MAX_INDEX 184
#define BUF_RETRV_PKT_STATUS_MEM_MAX_INDEX 184
#define BUF_RETRV_PKT_PARK_MEM_MAX_INDEX 184
#define BUF_RETRV_BUF_CONFIG_MEM_MAX_INDEX 184
#define BUF_RETRV_BUF_STATUS_MEM_MAX_INDEX 184
#define BUF_RETRV_CREDIT_MEM_MAX_INDEX 181
#define BUF_RETRV_CREDIT_CONFIG_MEM_MAX_INDEX 181
#define BUF_RETRV_EXCEPTION_MEM_MAX_INDEX 64
#define BUF_RETRV_BUF_CREDIT_MEM_MAX_INDEX 184
#define BUF_RETRV_BUF_CREDIT_CONFIG_MEM_MAX_INDEX 184
#define DS_BUF_RETRV_COLOR_MAP_MAX_INDEX 128
#define MET_FIFO_PRIORITY_MAP_TABLE_MAX_INDEX 256
#define BUFFER_STORE_RESRC_CNT_MAX_INDEX 256
#define BUFFER_STORE_RESRC_THRESHOLD_MAX_INDEX 256
#define BUF_STORE_CHANNEL_INFO_RAM_MAX_INDEX 256
#define BUF_STORE_BUF_PTR_MAX_INDEX 24576
#define BUFFER_STORE_STALL_THRESHOLD_MAX_INDEX 64
#define CPUMAC_STATS_RAM_MAX_INDEX 48
#define TCAM_INT_KEY_RAM_MAX_INDEX 0
#define TCAM_INT_MASK_RAM_MAX_INDEX 0
#define TCAM_EXT_KEY_RAM_MAX_INDEX 0
#define TCAM_EXT_MASK_RAM_MAX_INDEX 0
#define INT_SRAM_RAM_MAX_INDEX 0
#define HASH_TAB98K_RAM_MAX_INDEX 0
#define EXT_DDR_RAM_MAX_INDEX 0
#define HASH_TAB50K_RAM_MAX_INDEX 0
#define TCAM_EXT_REG_RAM_MAX_INDEX 0

#define EPE_CLASSIFICATION_PHB_OFFSET_TABLE_MAX_INDEX 4
#define DS_DEST_PHY_PORT_MAX_INDEX 256
#define EPE_HDR_EDIT_L2_EDIT_LOOPBACK_RAM_MAX_INDEX 256
#define EPE_HEADER_EDIT_SGMAC_PRIORITY_MAP_MEM_MAX_INDEX 256
#define EPE_HDR_EDIT_DISCARD_TYPE_STATS_MAX_INDEX 32
#define DS_L3_EDIT_TUNNEL_V6_IP_MAX_INDEX 256
#define DS_L3_EDIT_SEQUENCE_NUM_MAX_INDEX 64
#define DS_L3_EDIT_TUNNEL_V4_IP_SA_MAX_INDEX 64
#define DS_DEST_PORT_MAX_INDEX 256
#define EPE_EDIT_PRIORITY_MAP_TABLE_MAX_INDEX 2048
#define DS_DEST_INTERFACE_MAX_INDEX 1024
#define DS_VPLS_PORT_MAX_INDEX 256
#define EPE_NEXT_HOP_INTERNAL4W_MAX_INDEX 4
#define EPE_NEXT_HOP_INTERNAL8W_MAX_INDEX 2
#define EPE_STATSRAMEPEPHBINTF_MAX_INDEX 1024
#define EPE_STATSRAMEPEPORTLOG_MAX_INDEX 256
#define EPE_STATSRAMEPEOVERALLFWD_MAX_INDEX 16
#define FABRIC_CAS_INFO_RAM_MAX_INDEX 128
#define FABRIC_CAS_DATA_RAM_MAX_INDEX 512
#define FABRICCRBCELLBU_F0_MAX_INDEX 64
#define FABRICCRBCELLBU_F1_MAX_INDEX 64
#define FABRICCRBVALIDTABL_E0_MAX_INDEX 256
#define FABRICCRBVALIDTABL_E1_MAX_INDEX 256
#define FABRICCRBPTRTABL_E0_MAX_INDEX 256
#define FABRICCRBPTRTABL_E1_MAX_INDEX 256
#define FABRICCRBCELLINFOBU_F0_MAX_INDEX 16
#define FABRICCRBCELLINFOBU_F1_MAX_INDEX 16
#define FABRIC_GTS_RTS_TRACK_RAM_MAX_INDEX 2048
#define FABRICRTSCOUNTER_MAX_INDEX 128
#define CHANINFOTABLE_MAX_INDEX 128
#define CELLINFOTABLE_MAX_INDEX 512
#define CELLTABLE_MAX_INDEX 512
#define HASH_DS_CTL_HASH_TABLE_MAX_INDEX 0
#define IPE_AGING_RAM_MAX_INDEX 16384
#define FWDEXTTABLE_MAX_INDEX 2048
#define APSBRIDGETABLE_MAX_INDEX 2048
#define SEQUENCENUMBERTABLE_MAX_INDEX 256
#define APSSELECTTABLE_MAX_INDEX 64
#define DISCARDCOUNT_MAX_INDEX 32
#define PHY_PORT_MAP_TABLE_MAX_INDEX 52
#define SGMAC_TC_MAP_TABLE_MAX_INDEX 16
#define DS_PHY_PORT_MAX_INDEX 256
#define DS_PROTOCOL_VLAN_MAX_INDEX 16
#define DS_ROUTER_MAC_MAX_INDEX 64
#define DS_VRF_MAX_INDEX 256
#define DS_SRC_PORT_MAX_INDEX 256
#define DS_PHY_PORT_EXT_MAX_INDEX 256
#define DS_SRC_INTERFACE_MAX_INDEX 1024
#define DS_MPLS_CTL_MAX_INDEX 256
#define DS_BIDI_PIM_GROUP_TABLE_MAX_INDEX 1024
#define DS_STORM_CTL_TABLE_MAX_INDEX 320
#define IPE_DS_PBB_MAC_TABLE_MAX_INDEX 1024
#define IPE_LEARNING_CACHE_MAX_INDEX 16
#define IPE_CLASSIFICATION_DSCP_MAP_TABLE_MAX_INDEX 128
#define IPE_CLASSIFICATION_COS_MAP_TABLE_MAX_INDEX 32
#define IPE_CLASSIFICATION_PRECEDENCE_MAP_TABLE_MAX_INDEX 16
#define IPE_MPLS_EXP_MAP_TABLE_MAX_INDEX 16
#define IPE_STATSRAMIPEPHBINTF_MAX_INDEX 1024
#define IPE_STATSRAMIPEPORTLOG_MAX_INDEX 256
#define IPE_STATSRAMIPEOVERALLFWD_MAX_INDEX 16
#define MET_FIFO_RCD_RAM_MAX_INDEX 24576
#define MET_FIFO_MSG_RAM_MAX_INDEX 1024
#define DS_MET_FIFO_EXCP_MAX_INDEX 64
#define DS_APS_BRIDGE_MCAST_MAX_INDEX 2048
#define DS_LINK_AGG_BLOCK_MASK_MAX_INDEX 64
#define DS_LINK_AGG_BITMAP_MAX_INDEX 128
#define NET_RX_CHANNEL_INFO_RAM_MAX_INDEX 64
#define NET_RX_LINK_LIST_TABLE_MAX_INDEX 256
#define NET_RX_PKT_BUF_RAM_MAX_INDEX 512
#define PKT_MEM_MAX_INDEX 256
#define CH_STATIC_INFO_REGS_MAX_INDEX 53
#define CH_DYNAMIC_INFO_REGS_MAX_INDEX 53
#define CALENDAR_CTL_MAX_INDEX 176
#define OAM_DS_OAM_EXCP_MAX_INDEX 32
#define DS_MEP_CHAN_TABLE_MAX_INDEX (2048 + 256)
#define OAM_DS_MA_MAX_INDEX 2048
#define OAM_DS_MA_NAME_MAX_INDEX 2048
#define OAM_DS_ICC_MAX_INDEX 64
#define OAM_DS_PORT_PROPERTY_MAX_INDEX 256
#define OAM_DS_DEFECT_PRIORITY_MAX_INDEX 64
#define OAM_ERR_CACHE_MAX_INDEX 16
#define PKTBUF_MAX_INDEX 256
#define TEST_RAM_MAX_INDEX 16
#define INTPROFILERAM_MAX_INDEX 256
#define EXTPROFILERAM_MAX_INDEX 256
#define DS_QUEUE_IPG_INDEX_MAX_INDEX 256
#define DS_QUEUE_DEPTH_MAX_INDEX 2048
#define DS_LINK_AGGREGATION_MAX_INDEX 2048
#define DS_QUEUE_DROP_PROFILE_ID_MAX_INDEX 512
#define DS_QUEUE_DROP_PROFILE_MAX_INDEX 256
#define DS_QUEUE_NUM_GEN_CTL_MAX_INDEX 256
#define DSQ_MGR_EGRESS_RESRC_THRESHOLD_MAX_INDEX 96
#define DSQ_MGR_EGRESS_RESRC_COUNT_MAX_INDEX 96
#define DS_LINK_AGG_MEMBER_NUM_MAX_INDEX 128
#define DS_SGMAC_MAP_MAX_INDEX 256
#define DS_HEAD_HASH_MOD_MAX_INDEX 256
#define DS_SERVICE_QUEUE_HASH_KEY_MAX_INDEX 128
#define DS_SERVICE_QUEUE_MAX_INDEX 512
#define Q_MGRQ_HASH_CAM_HASH_CTL_MAX_INDEX 16
#define DSQ_MGRQ_LINK_LIST_MAX_INDEX 32768
#define DSQ_MGRQ_LINK_STATE_MAX_INDEX 2048
#define DS_QUEUE_SHAPE_MAX_INDEX 2048
#define DS_QUEUE_DRR_DEFICIT_MAX_INDEX 2048
#define DS_IN_PROFILE_NEXT_QUEUE_PTR_MAX_INDEX 2048
#define DS_OUT_PROFILE_NEXT_QUEUE_PTR_MAX_INDEX 2048
#define DS_QUEUE_DRR_WEIGHT_MAX_INDEX 2048
#define DS_QUEUE_MAP_MAX_INDEX 2048
#define DS_CHANNEL_LINK_STATE_MAX_INDEX 384
#define DS_QUEUE_STATE_MAX_INDEX 128
#define DS_QUEUE_SHAPE_STATE_MAX_INDEX 128
#define DS_GROUP_SHAPE_PROFILE_ID_MAX_INDEX 128
#define DS_GROUP_SHAPE_STATE_MAX_INDEX 128
#define DS_GROUP_SHAPE_PROFILE_MAX_INDEX 256
#define DS_GROUP_CONTEXT_MAX_INDEX 512
#define DS_QUEUE_SHAPE_PROFILE_ID_MAX_INDEX 512
#define DS_QUEUE_SHAPE_PROFILE_MAX_INDEX 256
#define DS_GROUP_SHAPE_MAX_INDEX 512
#define DS_GROUP_CACHE_MAX_INDEX 512
#define DS_CHANNEL_CREDIT_MAX_INDEX 64
#define DS_CHANNEL_SHAPE_PROFILE_MAX_INDEX 96
#define DS_CHANNEL_SHAPE_MAX_INDEX 96
#define DS_CH_CREDIT_MAX_INDEX 256
#define DS_FABRIC_WRR_WEIGHT_CFG_MAX_INDEX 32
#define DS_FABRIC_WRR_WEIGHT_MAX_INDEX 32
#define DS_NETWORK_WRR_WEIGHT_CFG_MAX_INDEX 52
#define Q_MGR_NETWORK_OUT_PROFILE_WRR_WEIGHT_CFG_MAX_INDEX 52
#define Q_MGR_NETWORK_OUT_PROFILE_WRR_WEIGHT_MAX_INDEX 52
#define Q_MGR_FABRIC_OUT_PROFILE_WRR_WEIGHT_CFG_MAX_INDEX 32
#define Q_MGR_FABRIC_OUT_PROFILE_WRR_WEIGHT_MAX_INDEX 32
#define DS_NETWORK_WRR_WEIGHT_MAX_INDEX 52
#define DS_QUEUE_ENTRY_MAX_INDEX 32768
#define QUADMACAPP0_STATS_RAM_MAX_INDEX 256
#define QUADMACAPP10_STATS_RAM_MAX_INDEX 256
#define QUADMACAPP11_STATS_RAM_MAX_INDEX 256
#define QUADMACAPP1_STATS_RAM_MAX_INDEX 256
#define QUADMACAPP2_STATS_RAM_MAX_INDEX 256
#define QUADMACAPP3_STATS_RAM_MAX_INDEX 256
#define QUADMACAPP4_STATS_RAM_MAX_INDEX 256
#define QUADMACAPP5_STATS_RAM_MAX_INDEX 256
#define QUADMACAPP6_STATS_RAM_MAX_INDEX 256
#define QUADMACAPP7_STATS_RAM_MAX_INDEX 256
#define QUADMACAPP8_STATS_RAM_MAX_INDEX 256
#define QUADMACAPP9_STATS_RAM_MAX_INDEX 256
#define SGMAC0_SGMAC_STATS_RAM_MAX_INDEX 48
#define SGMAC1_SGMAC_STATS_RAM_MAX_INDEX 48
#define SGMAC2_SGMAC_STATS_RAM_MAX_INDEX 48
#define SGMAC3_SGMAC_STATS_RAM_MAX_INDEX 48
#define DS_LINK_AGGREAGATION_GROUP_MAX_INDEX 2048
#define STP_STATE_RAM_MAX_INDEX 2048
#define RAM_BIST_TB_INFO_EXT_DDR_MAX_INDEX 256
#define TCAM_CTL_EXT_BIST_REQUEST_MEM_MAX_INDEX 64
#define TCAM_CTL_EXT_BIST_RESULT_MEM_MAX_INDEX 128
#define TCAM_CTL_INT_CPU_REQUEST_MEM_MAX_INDEX 64
#define TCAM_CTL_INT_CPU_RESULT_MEM_MAX_INDEX 128
#define XGMAC0_XGMAC_STATS_RAM_MAX_INDEX 48
#define XGMAC1_XGMAC_STATS_RAM_MAX_INDEX 48
#define XGMAC2_XGMAC_STATS_RAM_MAX_INDEX 48
#define XGMAC3_XGMAC_STATS_RAM_MAX_INDEX 48
#define DS_OAM_HASH_KEY0_MAX_INDEX      256
#define DS_OAM_HASH_KEY1_MAX_INDEX      256
#define DS_ETH_MEP_MAX_INDEX			2048
#define DS_ETH_RMEP_MAX_INDEX 			2048
#define DS_MPLS_MEP_MAX_INDEX 			2048
#define DS_MPLS_RMEP_MAX_INDEX 			2048
#define DS_OAM_HASH_CHAN_MAX_INDEX      (2048 + 256)
#define RAM_BIST_QDR_MAX_INDEX 0
#define RAM_QDR_MAX_INDEX 0
#define SHARED_DS_VLAN_MEM_MAX_INDEX 0
#define TB_INFO_INT_MEM_MAX_INDEX 0
#define TB_INFO_HASH_MEM_MAX_INDEX 0
#define TB_INFO_EXT_MEM_MAX_INDEX 0

#define DS_OAM_HASH_KEY0_OFFSET             (C_MODEL_BASE +  0x00a50000 )
#define DS_OAM_HASH_KEY1_OFFSET             (DS_OAM_HASH_KEY0_OFFSET + DS_OAM_HASH_KEY0_ENTRY_SIZE* DS_OAM_HASH_KEY0_MAX_INDEX)
#define DS_OAM_HASH_CHAN_OFFSET             (C_MODEL_BASE +  0x00a60000)

#define	DS_ETH_MEP_OFFSET  	                (C_MODEL_BASE + 0x00aa0000 )
#define	DS_ETH_RMEP_OFFSET	                DS_ETH_MEP_OFFSET
#define	DS_MPLS_MEP_OFFSET	                DS_ETH_MEP_OFFSET
#define	DS_MPLS_RMEP_OFFSET	                DS_ETH_MEP_OFFSET

#define BUF_RETRV_PKT_MSG_MEM_OFFSET (C_MODEL_BASE + 0x0ac08000)
#define BUF_RETRV_BUF_RAM_OFFSET (C_MODEL_BASE + 0x0ac10000)
#define BUF_RETRV_PKT_CONFIG_MEM_OFFSET (C_MODEL_BASE + 0x0ac18000)
#define BUF_RETRV_PKT_STATUS_MEM_OFFSET (C_MODEL_BASE + 0x0ac18800)
#define BUF_RETRV_PKT_PARK_MEM_OFFSET (C_MODEL_BASE + 0x0ac1a000)
#define BUF_RETRV_BUF_CONFIG_MEM_OFFSET (C_MODEL_BASE + 0x0ac19000)
#define BUF_RETRV_BUF_STATUS_MEM_OFFSET (C_MODEL_BASE + 0x0ac19800)
#define BUF_RETRV_CREDIT_MEM_OFFSET (C_MODEL_BASE + 0x0ac1c400)
#define BUF_RETRV_CREDIT_CONFIG_MEM_OFFSET (C_MODEL_BASE + 0x0ac1c800)
#define BUF_RETRV_EXCEPTION_MEM_OFFSET (C_MODEL_BASE + 0x0ac1e000)
#define BUF_RETRV_BUF_CREDIT_MEM_OFFSET (C_MODEL_BASE + 0x0ac1ec00)
#define BUF_RETRV_BUF_CREDIT_CONFIG_MEM_OFFSET (C_MODEL_BASE + 0x0ac1f000)
#define DS_BUF_RETRV_COLOR_MAP_OFFSET (C_MODEL_BASE + 0x0ac1f800)
#define MET_FIFO_PRIORITY_MAP_TABLE_OFFSET (C_MODEL_BASE + 0x0a802000)
#define BUFFER_STORE_RESRC_CNT_OFFSET (C_MODEL_BASE + 0x0a804000)
#define BUFFER_STORE_RESRC_THRESHOLD_OFFSET (C_MODEL_BASE + 0x0a806000)
#define BUF_STORE_CHANNEL_INFO_RAM_OFFSET (C_MODEL_BASE + 0x0a808000)
#define BUF_STORE_BUF_PTR_OFFSET (C_MODEL_BASE + 0x0a820000)
#define BUFFER_STORE_STALL_THRESHOLD_OFFSET (C_MODEL_BASE + 0x0a80c000)
#define CPUMAC_STATS_RAM_OFFSET (C_MODEL_BASE + 0x00452000)
#define TCAM_INT_KEY_RAM_OFFSET (C_MODEL_BASE + 0x11000000)
#define TCAM_INT_MASK_RAM_OFFSET (C_MODEL_BASE + 0x12000000)
#define TCAM_EXT_KEY_RAM_OFFSET (C_MODEL_BASE + 0x13000000)
#define TCAM_EXT_MASK_RAM_OFFSET (C_MODEL_BASE + 0x14000000)
#define INT_SRAM_RAM_OFFSET (C_MODEL_BASE + 0x15000000)
#define HASH_TAB98K_RAM_OFFSET (C_MODEL_BASE + 0x16000000)
#define EXT_DDR_RAM_OFFSET (C_MODEL_BASE + 0x17000000)
#define HASH_TAB50K_RAM_OFFSET (C_MODEL_BASE + 0x18000000)
#define TCAM_EXT_REG_RAM_OFFSET (C_MODEL_BASE + 0x19000000)
#define EPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET (C_MODEL_BASE + 0x00900010)
#define DS_DEST_PHY_PORT_OFFSET (C_MODEL_BASE + 0x00803000)
#define EPE_HDR_EDIT_L2_EDIT_LOOPBACK_RAM_OFFSET (C_MODEL_BASE + 0x00944000)
#define EPE_HEADER_EDIT_SGMAC_PRIORITY_MAP_MEM_OFFSET (C_MODEL_BASE + 0x00948800)
#define EPE_HDR_EDIT_DISCARD_TYPE_STATS_OFFSET (C_MODEL_BASE + 0x00948c00)
#define DS_L3_EDIT_TUNNEL_V6_IP_OFFSET (C_MODEL_BASE + 0x00882000)
#define DS_L3_EDIT_SEQUENCE_NUM_OFFSET (C_MODEL_BASE + 0x00884000)
#define DS_L3_EDIT_TUNNEL_V4_IP_SA_OFFSET (C_MODEL_BASE + 0x00886000)
#define DS_DEST_PORT_OFFSET (C_MODEL_BASE + 0x00844000)
#define EPE_EDIT_PRIORITY_MAP_TABLE_OFFSET (C_MODEL_BASE + 0x0084c000)
#define DS_DEST_INTERFACE_OFFSET (C_MODEL_BASE + 0x00850000)
#define DS_VPLS_PORT_OFFSET (C_MODEL_BASE + 0x00854000)
#define EPE_NEXT_HOP_INTERNAL4W_OFFSET (C_MODEL_BASE + 0x00854400)
#define EPE_NEXT_HOP_INTERNAL8W_OFFSET (C_MODEL_BASE + 0x00854400)
#define EPE_STATSRAMEPEPHBINTF_OFFSET (C_MODEL_BASE + 0x00984000)
#define EPE_STATSRAMEPEPORTLOG_OFFSET (C_MODEL_BASE + 0x00981000)
#define EPE_STATSRAMEPEOVERALLFWD_OFFSET (C_MODEL_BASE + 0x00980800)
#define FABRIC_CAS_INFO_RAM_OFFSET (C_MODEL_BASE + 0x00620200)
#define FABRIC_CAS_DATA_RAM_OFFSET (C_MODEL_BASE + 0x00624000)
#define FABRICCRBCELLBU_F0_OFFSET (C_MODEL_BASE + 0x00668000)
#define FABRICCRBCELLBU_F1_OFFSET (C_MODEL_BASE + 0x00669000)
#define FABRICCRBVALIDTABL_E0_OFFSET (C_MODEL_BASE + 0x0066a000)
#define FABRICCRBVALIDTABL_E1_OFFSET (C_MODEL_BASE + 0x0066a400)
#define FABRICCRBPTRTABL_E0_OFFSET (C_MODEL_BASE + 0x0066a800)
#define FABRICCRBPTRTABL_E1_OFFSET (C_MODEL_BASE + 0x0066ac00)
#define FABRICCRBCELLINFOBU_F0_OFFSET (C_MODEL_BASE + 0x0066b000)
#define FABRICCRBCELLINFOBU_F1_OFFSET (C_MODEL_BASE + 0x0066b040)
#define FABRIC_GTS_RTS_TRACK_RAM_OFFSET (C_MODEL_BASE + 0x00652000)
#define FABRICRTSCOUNTER_OFFSET (C_MODEL_BASE + 0x00610200)
#define CHANINFOTABLE_OFFSET (C_MODEL_BASE + 0x00602000)
#define CELLINFOTABLE_OFFSET (C_MODEL_BASE + 0x00604000)
#define CELLTABLE_OFFSET (C_MODEL_BASE + 0x00606000)
#define HASH_DS_CTL_HASH_TABLE_OFFSET (C_MODEL_BASE + 0x0d200000)
#define IPE_AGING_RAM_OFFSET (C_MODEL_BASE + 0x09410000)
#define FWDEXTTABLE_OFFSET (C_MODEL_BASE + 0x09004000)
#define APSBRIDGETABLE_OFFSET (C_MODEL_BASE + 0x09008000)
#define SEQUENCENUMBERTABLE_OFFSET (C_MODEL_BASE + 0x09002000)
#define APSSELECTTABLE_OFFSET (C_MODEL_BASE + 0x09000200)
#define DISCARDCOUNT_OFFSET (C_MODEL_BASE + 0x09000100)
#define PHY_PORT_MAP_TABLE_OFFSET (C_MODEL_BASE + 0x08004000)
#define SGMAC_TC_MAP_TABLE_OFFSET (C_MODEL_BASE + 0x08005000)
#define DS_PHY_PORT_OFFSET (C_MODEL_BASE + 0x08006000)
#define DS_PROTOCOL_VLAN_OFFSET (C_MODEL_BASE + 0x08401000)
#define DS_ROUTER_MAC_OFFSET (C_MODEL_BASE + 0x08401800)
#define DS_VRF_OFFSET (C_MODEL_BASE + 0x08403000)
#define DS_SRC_PORT_OFFSET (C_MODEL_BASE + 0x08404000)
#define DS_PHY_PORT_EXT_OFFSET (C_MODEL_BASE + 0x08406000)
#define DS_SRC_INTERFACE_OFFSET (C_MODEL_BASE + 0x08408000)
#define DS_MPLS_CTL_OFFSET (C_MODEL_BASE + 0x0880f000)
#define DS_BIDI_PIM_GROUP_TABLE_OFFSET (C_MODEL_BASE + 0x08c10000)
#define DS_STORM_CTL_TABLE_OFFSET (C_MODEL_BASE + 0x08c18000)
#define IPE_DS_PBB_MAC_TABLE_OFFSET (C_MODEL_BASE + 0x08c08000)
#define IPE_LEARNING_CACHE_OFFSET (C_MODEL_BASE + 0x08c00e00)
#define IPE_CLASSIFICATION_DSCP_MAP_TABLE_OFFSET (C_MODEL_BASE + 0x08c00c00)
#define IPE_CLASSIFICATION_COS_MAP_TABLE_OFFSET (C_MODEL_BASE + 0x08c00b00)
#define IPE_CLASSIFICATION_PRECEDENCE_MAP_TABLE_OFFSET (C_MODEL_BASE + 0x08c00b80)
#define IPE_MPLS_EXP_MAP_TABLE_OFFSET (C_MODEL_BASE + 0x08c00940)
#define IPE_STATSRAMIPEPHBINTF_OFFSET (C_MODEL_BASE + 0x09804000)
#define IPE_STATSRAMIPEPORTLOG_OFFSET (C_MODEL_BASE + 0x09801000)
#define IPE_STATSRAMIPEOVERALLFWD_OFFSET (C_MODEL_BASE + 0x09800800)
#define MET_FIFO_RCD_RAM_OFFSET (C_MODEL_BASE + 0x0a420000)
#define MET_FIFO_MSG_RAM_OFFSET (C_MODEL_BASE + 0x0a418000)
#define DS_MET_FIFO_EXCP_OFFSET (C_MODEL_BASE + 0x0a40f400)
#define DS_APS_BRIDGE_MCAST_OFFSET (C_MODEL_BASE + 0x0a40c000)
#define DS_LINK_AGG_BLOCK_MASK_OFFSET (C_MODEL_BASE + 0x0a409000)
#define DS_LINK_AGG_BITMAP_OFFSET (C_MODEL_BASE + 0x0a409800)
#define NET_RX_CHANNEL_INFO_RAM_OFFSET (C_MODEL_BASE + 0x003e4000)
#define NET_RX_LINK_LIST_TABLE_OFFSET (C_MODEL_BASE + 0x003e5000)
#define NET_RX_PKT_BUF_RAM_OFFSET (C_MODEL_BASE + 0x003e8000)
#define PKT_MEM_OFFSET (C_MODEL_BASE + 0x003f8000)
#define CH_STATIC_INFO_REGS_OFFSET (C_MODEL_BASE + 0x003f1000)
#define CH_DYNAMIC_INFO_REGS_OFFSET (C_MODEL_BASE + 0x003f2000)
#define CALENDAR_CTL_OFFSET (C_MODEL_BASE + 0x003f4000)
#define OAM_DS_OAM_EXCP_OFFSET (C_MODEL_BASE + 0x00ac4000)
#define DS_MEP_CHAN_TABLE_OFFSET (C_MODEL_BASE + 0x00a60000)
#define OAM_DS_MA_OFFSET (C_MODEL_BASE + 0x00ab0000)
#define OAM_DS_MA_NAME_OFFSET (C_MODEL_BASE + 0x00ab8000)
#define OAM_DS_ICC_OFFSET (C_MODEL_BASE + 0x00a90000)
#define OAM_DS_PORT_PROPERTY_OFFSET (C_MODEL_BASE + 0x00a91000)
#define OAM_DS_DEFECT_PRIORITY_OFFSET (C_MODEL_BASE + 0x00a92000)
#define OAM_ERR_CACHE_OFFSET (C_MODEL_BASE + 0x00a80380)
#define PKTBUF_OFFSET (C_MODEL_BASE + 0x0b008000)
#define INTPROFILERAM_OFFSET (C_MODEL_BASE + 0x00471000)
#define EXTPROFILERAM_OFFSET (C_MODEL_BASE + 0x00472000)
#define RAM_BIST_QDR_OFFSET (C_MODEL_BASE + 0x0e001000)
#define RAM_QDR_OFFSET (C_MODEL_BASE + 0x0f000000)
#define DS_QUEUE_IPG_INDEX_OFFSET (C_MODEL_BASE + 0x0601e000)
#define DS_QUEUE_DEPTH_OFFSET (C_MODEL_BASE + 0x0601c000)
#define DS_LINK_AGGREGATION_OFFSET (C_MODEL_BASE + 0x06018000)
#define DS_QUEUE_DROP_PROFILE_ID_OFFSET (C_MODEL_BASE + 0x06014000)
#define DS_QUEUE_DROP_PROFILE_OFFSET (C_MODEL_BASE + 0x06012000)
#define DS_QUEUE_NUM_GEN_CTL_OFFSET (C_MODEL_BASE + 0x06010000)
#define DSQ_MGR_EGRESS_RESRC_THRESHOLD_OFFSET (C_MODEL_BASE + 0x0600f000)
#define DSQ_MGR_EGRESS_RESRC_COUNT_OFFSET (C_MODEL_BASE + 0x0600e000)
#define DS_LINK_AGG_MEMBER_NUM_OFFSET (C_MODEL_BASE + 0x0600dc00)
#define DS_SGMAC_MAP_OFFSET (C_MODEL_BASE + 0x0600d400)
#define DS_HEAD_HASH_MOD_OFFSET (C_MODEL_BASE + 0x0600c800)
#define DS_SERVICE_QUEUE_HASH_KEY_OFFSET (C_MODEL_BASE + 0x0600c000)
#define DS_SERVICE_QUEUE_OFFSET (C_MODEL_BASE + 0x0600b000)
#define Q_MGRQ_HASH_CAM_HASH_CTL_OFFSET (C_MODEL_BASE + 0x0600a000)
#define DSQ_MGRQ_LINK_LIST_OFFSET (C_MODEL_BASE + 0x06440000)
#define DSQ_MGRQ_LINK_STATE_OFFSET (C_MODEL_BASE + 0x06410000)
#define DS_QUEUE_SHAPE_OFFSET (C_MODEL_BASE + 0x06838000)
#define DS_QUEUE_DRR_DEFICIT_OFFSET (C_MODEL_BASE + 0x06834000)
#define DS_IN_PROFILE_NEXT_QUEUE_PTR_OFFSET (C_MODEL_BASE + 0x06830000)
#define DS_OUT_PROFILE_NEXT_QUEUE_PTR_OFFSET (C_MODEL_BASE + 0x0682c000)
#define DS_QUEUE_DRR_WEIGHT_OFFSET (C_MODEL_BASE + 0x06828000)
#define DS_QUEUE_MAP_OFFSET (C_MODEL_BASE + 0x06820000)
#define DS_CHANNEL_LINK_STATE_OFFSET (C_MODEL_BASE + 0x0681c000)
#define DS_QUEUE_STATE_OFFSET (C_MODEL_BASE + 0x0681b800)
#define DS_QUEUE_SHAPE_STATE_OFFSET (C_MODEL_BASE + 0x0681b400)
#define DS_GROUP_SHAPE_PROFILE_ID_OFFSET (C_MODEL_BASE + 0x0681b000)
#define DS_GROUP_SHAPE_STATE_OFFSET (C_MODEL_BASE + 0x0681ac00)
#define DS_GROUP_SHAPE_PROFILE_OFFSET (C_MODEL_BASE + 0x0681a000)
#define DS_GROUP_CONTEXT_OFFSET (C_MODEL_BASE + 0x06819800)
#define DS_QUEUE_SHAPE_PROFILE_ID_OFFSET (C_MODEL_BASE + 0x06819000)
#define DS_QUEUE_SHAPE_PROFILE_OFFSET (C_MODEL_BASE + 0x06818000)
#define DS_GROUP_SHAPE_OFFSET (C_MODEL_BASE + 0x06810000)
#define DS_GROUP_CACHE_OFFSET (C_MODEL_BASE + 0x0680a000)
#define DS_CHANNEL_CREDIT_OFFSET (C_MODEL_BASE + 0x06c0e000)
#define DS_CHANNEL_SHAPE_PROFILE_OFFSET (C_MODEL_BASE + 0x06c0f000)
#define DS_CHANNEL_SHAPE_OFFSET (C_MODEL_BASE + 0x06c0e400)
#define DS_CH_CREDIT_OFFSET (C_MODEL_BASE + 0x06c0e000)
#define DS_FABRIC_WRR_WEIGHT_CFG_OFFSET (C_MODEL_BASE + 0x06c0df80)
#define DS_FABRIC_WRR_WEIGHT_OFFSET (C_MODEL_BASE + 0x06c0de80)
#define DS_NETWORK_WRR_WEIGHT_CFG_OFFSET (C_MODEL_BASE + 0x06c0cf00)
#define Q_MGR_NETWORK_OUT_PROFILE_WRR_WEIGHT_CFG_OFFSET (C_MODEL_BASE + 0x06c0cb00)
#define Q_MGR_NETWORK_OUT_PROFILE_WRR_WEIGHT_OFFSET (C_MODEL_BASE + 0x06c0ca00)
#define Q_MGR_FABRIC_OUT_PROFILE_WRR_WEIGHT_CFG_OFFSET (C_MODEL_BASE + 0x06c0c780)
#define Q_MGR_FABRIC_OUT_PROFILE_WRR_WEIGHT_OFFSET (C_MODEL_BASE + 0x06c0c700)
#define DS_NETWORK_WRR_WEIGHT_OFFSET (C_MODEL_BASE + 0x06c0ce00)
#define DS_QUEUE_ENTRY_OFFSET (C_MODEL_BASE + 0x07100000)
#define QUADMACAPP0_STATS_RAM_OFFSET (C_MODEL_BASE + 0x00312000)
#define QUADMACAPP10_STATS_RAM_OFFSET (C_MODEL_BASE + 0x003b2000)
#define QUADMACAPP11_STATS_RAM_OFFSET (C_MODEL_BASE + 0x003c2000)
#define QUADMACAPP1_STATS_RAM_OFFSET (C_MODEL_BASE + 0x00322000)
#define QUADMACAPP2_STATS_RAM_OFFSET (C_MODEL_BASE + 0x00332000)
#define QUADMACAPP3_STATS_RAM_OFFSET (C_MODEL_BASE + 0x00342000)
#define QUADMACAPP4_STATS_RAM_OFFSET (C_MODEL_BASE + 0x00352000)
#define QUADMACAPP5_STATS_RAM_OFFSET (C_MODEL_BASE + 0x00362000)
#define QUADMACAPP6_STATS_RAM_OFFSET (C_MODEL_BASE + 0x00372000)
#define QUADMACAPP7_STATS_RAM_OFFSET (C_MODEL_BASE + 0x00382000)
#define QUADMACAPP8_STATS_RAM_OFFSET (C_MODEL_BASE + 0x00392000)
#define QUADMACAPP9_STATS_RAM_OFFSET (C_MODEL_BASE + 0x003a2000)
#define SGMAC0_SGMAC_STATS_RAM_OFFSET (C_MODEL_BASE + 0x004e0400)
#define SGMAC1_SGMAC_STATS_RAM_OFFSET (C_MODEL_BASE + 0x004f0400)
#define SGMAC2_SGMAC_STATS_RAM_OFFSET (C_MODEL_BASE + 0x00500400)
#define SGMAC3_SGMAC_STATS_RAM_OFFSET (C_MODEL_BASE + 0x00510400)
#define SHARED_DS_VLAN_MEM_OFFSET (C_MODEL_BASE + 0x0c480000)
#define DS_LINK_AGGREAGATION_GROUP_OFFSET (C_MODEL_BASE + 0x0c4c0000)
#define STP_STATE_RAM_OFFSET (C_MODEL_BASE + 0x00490000)
#define TB_INFO_INT_MEM_OFFSET (C_MODEL_BASE + 0x041c0000)
#define TB_INFO_HASH_MEM_OFFSET (C_MODEL_BASE + 0x04200000)
#define TB_INFO_EXT_MEM_OFFSET (C_MODEL_BASE + 0x05000000)
#define RAM_BIST_TB_INFO_EXT_DDR_OFFSET (C_MODEL_BASE + 0x0cc01000)
#define TCAM_CTL_EXT_BIST_REQUEST_MEM_OFFSET (C_MODEL_BASE + 0x0b801000)
#define TCAM_CTL_EXT_BIST_RESULT_MEM_OFFSET (C_MODEL_BASE + 0x0b801800)
#define TCAM_CTL_INT_CPU_REQUEST_MEM_OFFSET (C_MODEL_BASE + 0x0bc01000)
#define TCAM_CTL_INT_CPU_RESULT_MEM_OFFSET (C_MODEL_BASE + 0x0bc01800)
#define XGMAC0_XGMAC_STATS_RAM_OFFSET (C_MODEL_BASE + 0x004a0400)
#define XGMAC1_XGMAC_STATS_RAM_OFFSET (C_MODEL_BASE + 0x004b0400)
#define XGMAC2_XGMAC_STATS_RAM_OFFSET (C_MODEL_BASE + 0x004c0400)
#define XGMAC3_XGMAC_STATS_RAM_OFFSET (C_MODEL_BASE + 0x004d0400)
#define BUF_RETRV_CONFIG_OFFSET (C_MODEL_BASE + 0x0ac00000)
#define BUF_RETRV_STATE_OFFSET (C_MODEL_BASE + 0x0ac00010)
#define BUF_RETRV_BUF_PTR_INTF_CONFIG_OFFSET (C_MODEL_BASE + 0x0ac00020)
#define BUF_RETRV_CREDIT_MODULE_CONFIG_OFFSET (C_MODEL_BASE + 0x0ac00030)
#define BUF_RETRV_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x0ac00100)
#define BUF_RETRV_INTERRUPT_FATAL_OFFSET (C_MODEL_BASE + 0x0ac00180)
#define BUF_RETRV_OVERRUN_PORT_OFFSET (C_MODEL_BASE + 0x0ac00190)
#define BUF_RETRV_FABRIC_THRESHOLD_OFFSET (C_MODEL_BASE + 0x0ac001a0)
#define BUF_RETRV_FABRIC_MIN_MAX_OFFSET (C_MODEL_BASE + 0x0ac001b0)
#define BUF_RETRV_FABRIC_COUNT_OFFSET (C_MODEL_BASE + 0x0ac001c0)
#define BUF_RETRV_FABRIC_TOTAL_COUNT_OFFSET (C_MODEL_BASE + 0x0ac001d0)
#define BUF_RETRV_CREDIT_CONFIG_OFFSET (C_MODEL_BASE + 0x0ac001e0)
#define BUF_RETRV_BUF_CREDIT_CONFIG_OFFSET (C_MODEL_BASE + 0x0ac00200)
#define BUF_RETRV_FL_CTRL_INFO_OFFSET (C_MODEL_BASE + 0x0ac00204)
#define BUF_RETRV_PKT_BUF_INTF_CONFIG_OFFSET (C_MODEL_BASE + 0x0ac00210)
#define BUF_RETRV_BUF_PTR_CONFIG_OFFSET (C_MODEL_BASE + 0x0ac00218)
#define BUF_RETRV_INTF_FIFO_CTL_OFFSET (C_MODEL_BASE + 0x0ac00240)
#define BUF_RETRV_INIT_CTL_OFFSET (C_MODEL_BASE + 0x0ac00248)
#define BUF_RETRV_INTF_FIFO_CREDIT_OFFSET (C_MODEL_BASE + 0x0ac00250)
#define BUF_RETRV_INTF_MEM_CONFIG_OFFSET (C_MODEL_BASE + 0x0ac00260)
#define BUF_RETRV_INTF_MEM_STATUS_OFFSET (C_MODEL_BASE + 0x0ac00280)
#define BUFFER_RETRIEVE_CTL_OFFSET (C_MODEL_BASE + 0x0ac002a0)
#define BUFFER_RETRIEVE_HEADER_VERSION_OFFSET (C_MODEL_BASE + 0x0ac002a8)
#define BUF_RETRV_RCD_CREDIT_DEBUG_OFFSET (C_MODEL_BASE + 0x0ac002b0)
#define BUF_RETRV_PKT_PTR_WT_CONFIG_OFFSET (C_MODEL_BASE + 0x0ac002b8)
#define BUF_RETRV_BUF_PTR_WT_CONFIG_OFFSET (C_MODEL_BASE + 0x0ac002c0)
#define BUF_RETRV_NET_MAX_CREDIT_DEBUG_OFFSET (C_MODEL_BASE + 0x0ac002d0)
#define BUF_STORE_SHARE_RESRC_INFO_OFFSET (C_MODEL_BASE + 0x0a800020)
#define BUF_STORE_CTRL_OFFSET (C_MODEL_BASE + 0x0a800028)
#define BUF_STORE_CHANNEL_INFO_CTRL_OFFSET (C_MODEL_BASE + 0x0a800030)
#define BUF_STORE_RESRC_THRESHOLD_RAM_CTRL_OFFSET (C_MODEL_BASE + 0x0a800048)
#define BUF_STORE_RESRC_CNT_CTRL_OFFSET (C_MODEL_BASE + 0x0a800050)
#define BUF_STORE_STALL_THRESHOLD_RAM_CTRL_OFFSET (C_MODEL_BASE + 0x0a800058)
#define BUF_STORE_FORCE_LOCAL_CTRL_OFFSET (C_MODEL_BASE + 0x0a800060)
#define BUF_STORE_FREE_LIST_CONTROL_OFFSET (C_MODEL_BASE + 0x0a800080)
#define BUF_STORE_LINK_LIST_TABLE_CTRL_OFFSET (C_MODEL_BASE + 0x0a8000a0)
#define BUF_STORE_GMAC_STALL_CTRL_OFFSET (C_MODEL_BASE + 0x0a8000b0)
#define BUF_STORE_STALL_STATUS_OFFSET (C_MODEL_BASE + 0x0a8000c0)
#define BUF_STORE_CREDIT_OFFSET (C_MODEL_BASE + 0x0a800100)
#define BUF_STORE_XGMAC_STALL_CTRL_OFFSET (C_MODEL_BASE + 0x0a800204)
#define BUF_STORE_CPU_MAC_STALL_CTRL_OFFSET (C_MODEL_BASE + 0x0a80020c)
#define BUF_STORE_FABRIC_STALL_CTRL_OFFSET (C_MODEL_BASE + 0x0a800210)
#define BUF_STORE_MET_FIFO_STALL_CTRL_OFFSET (C_MODEL_BASE + 0x0a800214)
#define BUF_STORE_MISC_CTRL_OFFSET (C_MODEL_BASE + 0x0a800220)
#define BUF_STORE_LINK_LIST_SLOT_OFFSET (C_MODEL_BASE + 0x0a800240)
#define BUF_STORE_FIFO_CTRL_OFFSET (C_MODEL_BASE + 0x0a800260)
#define BUF_STORE_MSG_OUT_DROP_CTL_OFFSET (C_MODEL_BASE + 0x0a8002a0)
#define BUF_STORE_MSG_OUT_DROP_THRD_SEL_OFFSET (C_MODEL_BASE + 0x0a8002a4)
#define BUF_STORE_INPUT_STATS_OFFSET (C_MODEL_BASE + 0x0a800300)
#define BUF_STORE_STATS_CTRL_OFFSET (C_MODEL_BASE + 0x0a800380)
#define BUF_STORE_SILENT_DROP_STATS_OFFSET (C_MODEL_BASE + 0x0a800400)
#define BUF_STORE_ABORT_STATS_OFFSET (C_MODEL_BASE + 0x0a800800)
#define BUF_STORE_IPE_SOP_ABORT_STATS_OFFSET (C_MODEL_BASE + 0x0a800820)
#define BUF_STORE_STALL_DROP_STATS_OFFSET (C_MODEL_BASE + 0x0a800c00)
#define BUF_STORE_OUTPUT_STATS_OFFSET (C_MODEL_BASE + 0x0a8003c0)
#define BUF_STORE_INPUT_FIFO_WRR_WEIGHT_OFFSET (C_MODEL_BASE + 0x0a801000)
#define BUF_STORE_INTERRUPT_OFFSET (C_MODEL_BASE + 0x0a801040)
#define BUF_STORE_PB_CTL_CREDIT_USED_OFFSET (C_MODEL_BASE + 0x0a801080)
#define BUF_STORE_PB_CTL_CREDIT_RUN_OUT_CNT_OFFSET (C_MODEL_BASE + 0x0a801084)
#define BUF_STORE_ECC_CTL_OFFSET (C_MODEL_BASE + 0x0a801088)
#define BUF_STORE_ECC_ERROR_STATS_OFFSET (C_MODEL_BASE + 0x0a80108c)
#define CPU_MAC_CTL_OFFSET (C_MODEL_BASE + 0x00450000)
#define CPU_MAC_DRAIN_ENABLE_OFFSET (C_MODEL_BASE + 0x00450004)
#define CPU_MAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x00450008)
#define CPU_MAC_CPU_CHANNEL_OFFSET (C_MODEL_BASE + 0x00450010)
#define CPU_MAC_TYPE_OFFSET (C_MODEL_BASE + 0x00450018)
#define CLEAR_CNT_ON_READ_OFFSET (C_MODEL_BASE + 0x0045001c)
#define CPU_MAC_SA_OFFSET (C_MODEL_BASE + 0x00450020)
#define CPU_MAC_DA_OFFSET (C_MODEL_BASE + 0x00450040)
#define CPU_MAC_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x00450080)
#define CPUMAC_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x00450100)
#define CPUMAC_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x00450104)
#define CPUMAC_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x00450108)
#define CPUMAC_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x0045010c)
#define CPUMAC_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x00450110)
#define CPUMAC_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00450120)
#define CPUMAC_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x00450130)
#define CPUMAC_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x00450134)
#define CPU_MAC_PACKET_LEN_MTU1_OFFSET (C_MODEL_BASE + 0x00450218)
#define CPU_MAC_PACKET_LEN_MTU2_OFFSET (C_MODEL_BASE + 0x0045021c)
#define CPU_MAC_DOT1Q_DELTA_BYTES_OFFSET (C_MODEL_BASE + 0x00450220)
#define CPU_MAC_INIT_OFFSET (C_MODEL_BASE + 0x00450224)
#define CPU_MAC_INIT_DONE_OFFSET (C_MODEL_BASE + 0x00450228)
#define CPU_MAC_STATS_UPDATE_CTRL_OFFSET (C_MODEL_BASE + 0x0045022c)
#define CPU_MAC_PARITY_ENABLE_OFFSET (C_MODEL_BASE + 0x00450230)
#define CPU_MAC_STATUS_OVER_WRITE_OFFSET (C_MODEL_BASE + 0x00450234)
#define CPU_MAC_STATUS_OVER_WRITE_OLD_SNAP_OFFSET (C_MODEL_BASE + 0x00450238)
#define CPU_MAC_STATUS_OVER_WRITE_NEW_SNAP_OFFSET (C_MODEL_BASE + 0x0045023c)
#define CPU_MAC_MAX_INIT_CNT_OFFSET (C_MODEL_BASE + 0x00450240)
#define CPU_MAC_STATS_RAM_PARITY_ERROR_ADDR_OFFSET (C_MODEL_BASE + 0x00450244)
#define CPU_MAC_PAUSE_OFF_ENABLE_OFFSET (C_MODEL_BASE + 0x00450248)
#define E_LOOP_CTL_OFFSET (C_MODEL_BASE + 0x00400000)
#define E_LOOP_DRAIN_ENABLE_OFFSET (C_MODEL_BASE + 0x00400010)
#define E_LOOP_INTERRUPT_FATAL_OFFSET (C_MODEL_BASE + 0x00400020)
#define E_LOOP_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x00400030)
#define E_LOOP_CREDIT_STATE_OFFSET (C_MODEL_BASE + 0x00400040)
#define E_LOOP_PARITY_FAIL_RECORD_OFFSET (C_MODEL_BASE + 0x00400044)
#define EPE_ACL_QOS_CTL_OFFSET (C_MODEL_BASE + 0x008c0000)
#define EPE_ACL_QOS_COUNT_OFFSET (C_MODEL_BASE + 0x008c0040)
#define EPE_ACL_QOS_DEBUG_OFFSET (C_MODEL_BASE + 0x008c0060)
#define EPE_ACL_QOS_LFSR_OFFSET (C_MODEL_BASE + 0x008c0064)
#define INTR_VALUE_SET_OFFSET (C_MODEL_BASE + 0x008c0068)
#define INTR_VALUE_RESET_OFFSET (C_MODEL_BASE + 0x008c006c)
#define INTR_MASK_SET_OFFSET (C_MODEL_BASE + 0x008c0070)
#define INTR_MASK_RESET_OFFSET (C_MODEL_BASE + 0x008c0074)
#define EPE_CLASSIFICATION_INFO_CREDIT_VALUE_OFFSET (C_MODEL_BASE + 0x00900000)
#define EPE_CLASSIFICATION_COUNT0_OFFSET (C_MODEL_BASE + 0x00900004)
#define EPE_CLASSIFICATION_COUNT1_OFFSET (C_MODEL_BASE + 0x00900008)
#define EPE_CLASSIFICATION_COUNT2_OFFSET (C_MODEL_BASE + 0x0090000c)
#define EPE_CLASSIFICATION_INTERRUPT_FATAL_OFFSET (C_MODEL_BASE + 0x00900020)
#define EPE_IPG_CTL_OFFSET (C_MODEL_BASE + 0x00900030)
#define EPE_CLASSIFICATION_DEBUG_OFFSET (C_MODEL_BASE + 0x00900040)
#define EPE_CLASSIFICATION_DRAIN_ENABLE_OFFSET (C_MODEL_BASE + 0x00900044)
#define EPE_CLASSIFICATION_CTL_OFFSET (C_MODEL_BASE + 0x00900048)
#define EPE_HDR_ADJUST_CTL_OFFSET (C_MODEL_BASE + 0x00800000)
#define EPE_HDR_ADJUST_SGMAC_CTL_OFFSET (C_MODEL_BASE + 0x00800008)
#define EPE_HDR_ADJUST_MISC_CTL_OFFSET (C_MODEL_BASE + 0x00800004)
#define EPE_HDR_ADJUST_DRAIN_ENABLE_OFFSET (C_MODEL_BASE + 0x008000e4)
#define EPE_HDR_ADJUST_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00800010)
#define EPE_HDR_ADJUST_STALL_INFO_OFFSET (C_MODEL_BASE + 0x00800020)
#define EPE_HDR_ADJUST_FSM_STATE_OFFSET (C_MODEL_BASE + 0x00800024)
#define EPE_HDR_ADJUST_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x00800040)
#define EPE_HDR_ADJUST_RANDOM_SEED_LOAD_OFFSET (C_MODEL_BASE + 0x00800080)
#define EPE_HDR_ADJUST_PARITY_FAIL_RECORD_OFFSET (C_MODEL_BASE + 0x008000c0)
#define EPE_HDR_ADJUST_DISABLE_CRC_CHK_OFFSET (C_MODEL_BASE + 0x008000e0)
#define EPE_HDR_EDIT_CTL_OFFSET (C_MODEL_BASE + 0x00940000)
#define EPE_HDR_EDIT_INTERRUPT_FATAL_OFFSET (C_MODEL_BASE + 0x00940010)
#define EPE_HDR_EDIT_DEBUG_OFFSET (C_MODEL_BASE + 0x00940020)
#define EPE_HDR_EDIT_DRAIN_ENABLE_OFFSET (C_MODEL_BASE + 0x00940040)
#define EPE_HDR_EDIT_STATS_OFFSET (C_MODEL_BASE + 0x00940060)
#define EPE_HDR_EDIT_MISC_CTL_OFFSET (C_MODEL_BASE + 0x00940080)
#define EPE_HDR_EDIT_PARITY_FAIL_RECORD_OFFSET (C_MODEL_BASE + 0x00940084)
#define EPE_HDR_EDIT_STATE_OFFSET (C_MODEL_BASE + 0x00940088)
#define EPE_L2_ETHER_TYPE_OFFSET (C_MODEL_BASE + 0x00880000)
#define EPE_L2_ROUTER_MAC_SA_OFFSET (C_MODEL_BASE + 0x00880020)
#define EPE_L2_SNAP_CTL_OFFSET (C_MODEL_BASE + 0x00880040)
#define EPE_L3_IP_IDENTIFICATION_OFFSET (C_MODEL_BASE + 0x00880048)
#define EPE_HDR_PROC_DEBUG_OFFSET (C_MODEL_BASE + 0x00880058)
#define EPE_HDR_PROC_CNT_OFFSET (C_MODEL_BASE + 0x00880060)
#define EPE_HDR_PROC_INTR_VALUE_SET_OFFSET (C_MODEL_BASE + 0x00880080)
#define EPE_HDR_PROC_INTR_VALUE_RESET_OFFSET (C_MODEL_BASE + 0x00880084)
#define EPE_HDR_PROC_INTR_MASK_SET_OFFSET (C_MODEL_BASE + 0x00880088)
#define EPE_HDR_PROC_INTR_MASK_RESET_OFFSET (C_MODEL_BASE + 0x0088008c)
#define EPE_HDR_PROC_DRAIN_ENABLE_OFFSET (C_MODEL_BASE + 0x00880090)
#define EPE_PKT_PROC_CTL_OFFSET (C_MODEL_BASE + 0x00880190)
#define EPE_HDR_PROC_STALL_OFFSET (C_MODEL_BASE + 0x00880098)
#define EPE_HDR_PROC_STATE_OFFSET (C_MODEL_BASE + 0x0088009c)
#define EPE_L2_TPID_CTL_OFFSET (C_MODEL_BASE + 0x008800a0)
#define EPE_L3_MPLS_SEQ_NUM_OFFSET (C_MODEL_BASE + 0x008800b0)
#define EPE_PBB_CTL_OFFSET (C_MODEL_BASE + 0x008800b8)
#define DS_L3_EDIT_MPLS_SEQ_NUM_MEM_CTRL_OFFSET (C_MODEL_BASE + 0x008800e0)
#define DS_L3_EDIT_TUNNEL_V6_IP_MEM_PARITY_CTL_OFFSET (C_MODEL_BASE + 0x00880100)
#define DS_L3_EDIT_TUNNEL_V4_IP_SA_PARITY_CTL_OFFSET (C_MODEL_BASE + 0x00880108)
#define EPE_MIRROR_ESCAPE_CAM_OFFSET (C_MODEL_BASE + 0x00880120)
#define EPE_NEXT_HOP_CONFIG_OFFSET (C_MODEL_BASE + 0x0084fc20)
#define EPE_NEXT_HOP_DEBUG_OFFSET (C_MODEL_BASE + 0x0084fc00)
#define EPE_NEXT_HOP_CTL_OFFSET (C_MODEL_BASE + 0x0084fc10)
#define NEXT_HOP_INTR_VALUE_SET_OFFSET (C_MODEL_BASE + 0x0084fc28)
#define NEXT_HOP_INTR_VALUE_RESET_OFFSET (C_MODEL_BASE + 0x0084fc2c)
#define NEXT_HOP_INTR_MASK_SET_OFFSET (C_MODEL_BASE + 0x0084fc30)
#define NEXT_HOP_INTR_MASK_RESET_OFFSET (C_MODEL_BASE + 0x0084fc34)
#define DRAIN_ENABLE_OFFSET (C_MODEL_BASE + 0x0084fc38)
#define RUNNING_CREDIT_OFFSET (C_MODEL_BASE + 0x0084fc3c)
#define PARITY_CHECK_EN_OFFSET (C_MODEL_BASE + 0x0084fc40)
#define PARITY_FAIL_RECORD_OFFSET (C_MODEL_BASE + 0x0084fc50)
#define EPE_STATS_CTL_EPE_PHB_INTF_OFFSET (C_MODEL_BASE + 0x00980000)
#define EPE_STATS_INIT_EPE_PHB_INTF_OFFSET (C_MODEL_BASE + 0x00980004)
#define EPE_STATS_INIT_DONE_EPE_PHB_INTF_OFFSET (C_MODEL_BASE + 0x00980008)
#define EPE_STATS_CTL_EPE_OVERALL_FWD_OFFSET (C_MODEL_BASE + 0x0098000c)
#define EPE_STATS_INIT_EPE_OVERALL_FWD_OFFSET (C_MODEL_BASE + 0x00980010)
#define EPE_STATS_INIT_DONE_EPE_OVERALL_FWD_OFFSET (C_MODEL_BASE + 0x00980014)
#define EPE_STATS_INTR_VALUE_SET_OFFSET (C_MODEL_BASE + 0x00980018)
#define EPE_STATS_INTR_VALUE_RESET_OFFSET (C_MODEL_BASE + 0x0098001c)
#define EPE_STATS_INTR_MASK_SET_OFFSET (C_MODEL_BASE + 0x00980020)
#define EPE_STATS_INTR_MASK_RESET_OFFSET (C_MODEL_BASE + 0x00980024)
#define EPE_STATS_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x00980028)
#define EPE_STATS_CTL_EPE_PORT_LOG_OFFSET (C_MODEL_BASE + 0x0098002c)
#define EPE_STATS_INIT_EPE_PORT_LOG_OFFSET (C_MODEL_BASE + 0x00980030)
#define EPE_STATS_INIT_DONE_EPE_PORT_LOG_OFFSET (C_MODEL_BASE + 0x00980034)
#define FABRIC_CAS_INTR_RAM_OFFSET (C_MODEL_BASE + 0x00620040)
#define FABRIC_CAS_CTL_OFFSET (C_MODEL_BASE + 0x00620000)
#define FABRIC_CAS_LINK_STALL_SELECT_OFFSET (C_MODEL_BASE + 0x00620004)
#define BUF_STORE_STALL_OFFSET (C_MODEL_BASE + 0x00620008)
#define FABRIC_CAS_CELL_PTR_DEBUG_OFFSET (C_MODEL_BASE + 0x0062000c)
#define FABRIC_CAS_MISC_CTL_OFFSET (C_MODEL_BASE + 0x00620010)
#define FABRIC_CAS_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00620020)
#define FABRIC_CAS_RXQ_STALL_OFFSET (C_MODEL_BASE + 0x00620014)
#define FABRIC_CAS_CELL_STALL_CFG_OFFSET (C_MODEL_BASE + 0x00620018)
#define FABRIC_CAS_STALL_STATS_OFFSET (C_MODEL_BASE + 0x006200c0)
#define FABRIC_CRB_CTL_OFFSET (C_MODEL_BASE + 0x006600c0)
#define FABRIC_CRB_INPUT_STATS_OFFSET (C_MODEL_BASE + 0x006600c4)
#define FABRIC_CRB_OUTPUT_STATS_OFFSET (C_MODEL_BASE + 0x006600c8)
#define FABRIC_CRB_INPUT_SOC_CNT_OFFSET (C_MODEL_BASE + 0x006600cc)
#define FABRIC_CRB_INPUT_EOC_CNT_OFFSET (C_MODEL_BASE + 0x006600d0)
#define FABRIC_CRB_OUTPUT_SOC_CNT_OFFSET (C_MODEL_BASE + 0x006600d4)
#define FABRIC_CRB_OUTPUT_EOC_CNT_OFFSET (C_MODEL_BASE + 0x006600d8)
#define FABRIC_CRB_INPUT_SLICE_CNT_OFFSET (C_MODEL_BASE + 0x006600dc)
#define FABRIC_CRB_INTERRUPT_OFFSET (C_MODEL_BASE + 0x006600e0)
#define FABRIC_CRB_OUTPUT_SLICE_CNT_OFFSET (C_MODEL_BASE + 0x006600f0)
#define FABRIC_CRB_STATE_OFFSET (C_MODEL_BASE + 0x006600f4)
#define FABRIC_DSF_LINK_CTRL_OFFSET (C_MODEL_BASE + 0x00640000)
#define FABRIC_DSF_MISC_CTRL_OFFSET (C_MODEL_BASE + 0x00640010)
#define FABRIC_DSF_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00640040)
#define FABRIC_DSF_CELL_STATS_OFFSET (C_MODEL_BASE + 0x00640100)
#define FABRIC_DSF_STATE_OFFSET (C_MODEL_BASE + 0x00640200)
#define FABRIC_DSF_SRC_LINK_NUM_CHG_ENABLE_OFFSET (C_MODEL_BASE + 0x00640280)
#define FABRIC_GTS_INTR_RAM_OFFSET (C_MODEL_BASE + 0x00650020)
#define FABRIC_GTS_CTL_OFFSET (C_MODEL_BASE + 0x00650000)
#define FABRIC_GTS_INIT_OFFSET (C_MODEL_BASE + 0x00650004)
#define FABRIC_GTS_INIT_DONE_OFFSET (C_MODEL_BASE + 0x00650008)
#define FABRIC_GTS_INTR_VALUE_SET_OFFSET (C_MODEL_BASE + 0x0065000c)
#define FABRIC_GTS_INTR_VALUE_RESET_OFFSET (C_MODEL_BASE + 0x00650010)
#define FABRIC_GTS_INTR_MASK_SET_OFFSET (C_MODEL_BASE + 0x00650014)
#define FABRIC_GTS_INTR_MASK_RESET_OFFSET (C_MODEL_BASE + 0x00650018)
#define FABRIC_GTS_INTR_STATUS_OFFSET (C_MODEL_BASE + 0x0065001c)
#define FABRIC_GTS_TIME_OUT_FLAG_OFFSET (C_MODEL_BASE + 0x00650040)
#define FABRIC_GTS_STATS_OFFSET (C_MODEL_BASE + 0x00650044)
#define FABRIC_RTS_CHAN_CTRL_OFFSET (C_MODEL_BASE + 0x00610000)
#define FABRIC_RTS_WEIGHT_CTRL_OFFSET (C_MODEL_BASE + 0x00610010)
#define FABRIC_RTS_BOTH_RTS_VALID_OFFSET (C_MODEL_BASE + 0x00610020)
#define FABRIC_RTS_LOOPBACK_MODE_OFFSET (C_MODEL_BASE + 0x00610024)
#define FABRIC_RTS_RANDOM_SEED_OFFSET (C_MODEL_BASE + 0x00610028)
#define FABRIC_RTS_CFG_WSP_TYPE_OFFSET (C_MODEL_BASE + 0x0061002c)
#define FABRIC_RTS_INTERRUPT_FATAL_OFFSET (C_MODEL_BASE + 0x00610030)
#define FABRIC_RTS_DRAIN_ENABLE_OFFSET (C_MODEL_BASE + 0x00610040)
#define FABRIC_RXQ_CHAN_CTRL_OFFSET (C_MODEL_BASE + 0x00670000)
#define FABRIC_RXQ_CELL_STATS_OFFSET (C_MODEL_BASE + 0x00670020)
#define FABRIC_RXQ_PKT_STATS_OFFSET (C_MODEL_BASE + 0x00670040)
#define FABRIC_RXQ_INTERRUPT_FATAL_OFFSET (C_MODEL_BASE + 0x00670060)
#define FABRIC_RXQ_MISC_CTRL_OFFSET (C_MODEL_BASE + 0x00670080)
#define FABRIC_RXQ_WR_CTRL_RES_WORD_MEM_CTRL_OFFSET (C_MODEL_BASE + 0x006700a0)
#define FABRIC_RXQ_PARITY_FAIL_RECORD_OFFSET (C_MODEL_BASE + 0x006700a4)
#define FABRIC_SER_LTX_LINK_ENABLE_OFFSET (C_MODEL_BASE + 0x00630000)
#define FABRIC_SER_LTX_PRBS_ENABLE_OFFSET (C_MODEL_BASE + 0x00630004)
#define FABRIC_SER_LTX_PRBS_RST_OFFSET (C_MODEL_BASE + 0x00630008)
#define FABRIC_SER_LTX_FRAME_SYNC_SYMBOL_OFFSET (C_MODEL_BASE + 0x0063000c)
#define FABRIC_SER_LTX_IDLE_SYMBOL1_OFFSET (C_MODEL_BASE + 0x00630010)
#define FABRIC_SER_LTX_FIFO_THRESHOLD_OFFSET (C_MODEL_BASE + 0x00630014)
#define FABRIC_SER_LRX_LINK_ENABLE_OFFSET (C_MODEL_BASE + 0x00630018)
#define FABRIC_SER_LRX_LOOPBACK_OFFSET (C_MODEL_BASE + 0x0063001c)
#define FABRIC_SER_LRX_CRC_CHECK_DISABLE_OFFSET (C_MODEL_BASE + 0x00630020)
#define FABRIC_SER_LRX_RESET_PRBS_OFFSET (C_MODEL_BASE + 0x00630024)
#define FABRIC_SER_LRX_BIT_ORDER_INVERT_OFFSET (C_MODEL_BASE + 0x00630028)
#define FABRIC_SER_LRX_FORCE_SYNC_OFFSET (C_MODEL_BASE + 0x0063002c)
#define FABRIC_SER_LRX_BIT_POLARITY_INVERT_OFFSET (C_MODEL_BASE + 0x00630030)
#define FABRIC_SER_LRX_FRAME_BOUNDARY_IDLE_CNT_OFFSET (C_MODEL_BASE + 0x00630034)
#define FABRIC_SER_LRX_PRBS_ENABLE_OFFSET (C_MODEL_BASE + 0x00630038)
#define FABRIC_SER_LRX_PRBS_ERR_COUNT_OFFSET (C_MODEL_BASE + 0x00630040)
#define FABRIC_SER_SYN_SYNC_PULSE_GEN_TIMER_OFFSET (C_MODEL_BASE + 0x00630060)
#define FABRIC_SER_SYN_SYNC_MASK_TIMER_OFFSET (C_MODEL_BASE + 0x00630064)
#define FABRIC_SER_SYN_MAXIMUM_SLICE_NUM_OFFSET (C_MODEL_BASE + 0x00630068)
#define FABRIC_SER_SYN_CELL_SLOT_CYCLE_COUNT_OFFSET (C_MODEL_BASE + 0x0063006c)
#define FABRIC_SER_SYN_CPU_AUTO_SYNC_PULSE_TIMER_OFFSET (C_MODEL_BASE + 0x00630070)
#define FABRIC_SER_SYN_CPU_SYNC_PULSE_ENABLE_OFFSET (C_MODEL_BASE + 0x00630074)
#define FABRIC_SER_SYN_CPU_SYNC_PULSE_STEP_OFFSET (C_MODEL_BASE + 0x00630078)
#define FABRIC_SER_SYN_MASTER_MODE_OFFSET (C_MODEL_BASE + 0x0063007c)
#define FABRIC_SER_SYN_FORCE_FIRST_SYNC_OFFSET (C_MODEL_BASE + 0x00630080)
#define FABRIC_SER_FORCE_SIGNAL_DETECT_OFFSET (C_MODEL_BASE + 0x00630090)
#define FABRIC_SER_SOFT_RESET_LTX_OFFSET (C_MODEL_BASE + 0x00630094)
#define FABRIC_SER_SOFT_RESET_LRX_OFFSET (C_MODEL_BASE + 0x00630098)
#define FABRIC_SER_SOFT_RESET_SYN_OFFSET (C_MODEL_BASE + 0x0063009c)
#define FABRIC_SER_LTX_POP_THRESHOLD_OFFSET (C_MODEL_BASE + 0x006300a0)
#define FABRIC_SER_LTX_IDLE_SYMBOL2_OFFSET (C_MODEL_BASE + 0x006300a4)
#define FABRIC_SER_LTX_USE_PRBS7_OFFSET (C_MODEL_BASE + 0x006300a8)
#define FABRIC_SER_LTX_TEST_PATTERN_OFFSET (C_MODEL_BASE + 0x006300ac)
#define FABRIC_SER_LRX_CELL_BOUNDARY_IDLE_CNT_OFFSET (C_MODEL_BASE + 0x006300b0)
#define FABRIC_SER_LRX_SIG_DET_ACTIVE_VALUE_OFFSET (C_MODEL_BASE + 0x006300b4)
#define FABRIC_SER_LTX_FSM_STATE_OFFSET (C_MODEL_BASE + 0x006300b8)
#define FABRIC_SER_LRX_FSM_STATE_OFFSET (C_MODEL_BASE + 0x006300c0)
#define FABRIC_SER_INTERRUPT_OFFSET (C_MODEL_BASE + 0x006300e0)
#define FABRIC_SER_SYN_RECEIVED_COUNT_OFFSET (C_MODEL_BASE + 0x00630100)
#define TO_DSF_LINK_STATUS_OFFSET (C_MODEL_BASE + 0x00630120)
#define FABRIC_VOQ_CHAN_CTRL_OFFSET (C_MODEL_BASE + 0x00600000)
#define FABRIC_VOQ_FREE_CELL_CTRL_OFFSET (C_MODEL_BASE + 0x00600020)
#define FABRIC_VOQ_CELL_TABLE_CTRL_OFFSET (C_MODEL_BASE + 0x00600030)
#define FABRIC_VOQ_CELL_BUFFER_CTRL_OFFSET (C_MODEL_BASE + 0x00600040)
#define FABRIC_VOQ_CELL_STATS_OFFSET (C_MODEL_BASE + 0x00600060)
#define FABRIC_VOQ_PKT_STATS_OFFSET (C_MODEL_BASE + 0x00600080)
#define FABRIC_VOQ_INTERRUPT_OFFSET (C_MODEL_BASE + 0x006000a0)
#define GMAC0_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x00010000)
#define GMAC0_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x00010004)
#define GMAC0_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x00010008)
#define GMAC0_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x0001000C)
#define GMAC0_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x00010010)
#define GMAC0_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00010020)
#define GMAC0_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x00010030)
#define GMAC0_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x00010034)
#define GMAC0_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x00010200)
#define GMAC0_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x00010210)
#define GMAC0_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x00010230)
#define GMAC0_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00010230)
#define GMAC0_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00010270)
#define GMAC0_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x000102A0)
#define GMAC0_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x000102B0)
#define GMAC0_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x00010300)
#define GMAC0_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x00010308)
#define GMAC0_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x00010310)
#define GMAC0_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x00010314)
#define GMAC0_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x00010320)
#define GMAC1_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x00020000)
#define GMAC1_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x00020004)
#define GMAC1_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x00020008)
#define GMAC1_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x0002000C)
#define GMAC1_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x00020010)
#define GMAC1_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00020020)
#define GMAC1_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x00020030)
#define GMAC1_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x00020034)
#define GMAC1_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x00020200)
#define GMAC1_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x00020210)
#define GMAC1_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x00020230)
#define GMAC1_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00020230)
#define GMAC1_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00020270)
#define GMAC1_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x000202A0)
#define GMAC1_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x000202B0)
#define GMAC1_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x00020300)
#define GMAC1_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x00020308)
#define GMAC1_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x00020310)
#define GMAC1_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x00020314)
#define GMAC1_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x00020320)
#define GMAC2_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x00030000)
#define GMAC2_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x00030004)
#define GMAC2_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x00030008)
#define GMAC2_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x0003000C)
#define GMAC2_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x00030010)
#define GMAC2_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00030020)
#define GMAC2_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x00030030)
#define GMAC2_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x00030034)
#define GMAC2_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x00030200)
#define GMAC2_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x00030210)
#define GMAC2_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x00030230)
#define GMAC2_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00030230)
#define GMAC2_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00030270)
#define GMAC2_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x000302A0)
#define GMAC2_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x000302B0)
#define GMAC2_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x00030300)
#define GMAC2_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x00030308)
#define GMAC2_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x00030310)
#define GMAC2_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x00030314)
#define GMAC2_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x00030320)
#define GMAC3_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x00040000)
#define GMAC3_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x00040004)
#define GMAC3_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x00040008)
#define GMAC3_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x0004000C)
#define GMAC3_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x00040010)
#define GMAC3_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00040020)
#define GMAC3_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x00040030)
#define GMAC3_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x00040034)
#define GMAC3_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x00040200)
#define GMAC3_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x00040210)
#define GMAC3_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x00040230)
#define GMAC3_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00040230)
#define GMAC3_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00040270)
#define GMAC3_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x000402A0)
#define GMAC3_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x000402B0)
#define GMAC3_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x00040300)
#define GMAC3_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x00040308)
#define GMAC3_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x00040310)
#define GMAC3_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x00040314)
#define GMAC3_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x00040320)
#define GMAC4_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x00050000)
#define GMAC4_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x00050004)
#define GMAC4_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x00050008)
#define GMAC4_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x0005000C)
#define GMAC4_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x00050010)
#define GMAC4_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00050020)
#define GMAC4_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x00050030)
#define GMAC4_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x00050034)
#define GMAC4_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x00050200)
#define GMAC4_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x00050210)
#define GMAC4_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x00050230)
#define GMAC4_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00050230)
#define GMAC4_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00050270)
#define GMAC4_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x000502A0)
#define GMAC4_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x000502B0)
#define GMAC4_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x00050300)
#define GMAC4_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x00050308)
#define GMAC4_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x00050310)
#define GMAC4_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x00050314)
#define GMAC4_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x00050320)
#define GMAC5_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x00060000)
#define GMAC5_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x00060004)
#define GMAC5_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x00060008)
#define GMAC5_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x0006000C)
#define GMAC5_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x00060010)
#define GMAC5_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00060020)
#define GMAC5_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x00060030)
#define GMAC5_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x00060034)
#define GMAC5_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x00060200)
#define GMAC5_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x00060210)
#define GMAC5_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x00060230)
#define GMAC5_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00060230)
#define GMAC5_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00060270)
#define GMAC5_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x000602A0)
#define GMAC5_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x000602B0)
#define GMAC5_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x00060300)
#define GMAC5_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x00060308)
#define GMAC5_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x00060310)
#define GMAC5_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x00060314)
#define GMAC5_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x00060320)
#define GMAC6_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x00070000)
#define GMAC6_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x00070004)
#define GMAC6_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x00070008)
#define GMAC6_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x0007000C)
#define GMAC6_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x00070010)
#define GMAC6_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00070020)
#define GMAC6_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x00070030)
#define GMAC6_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x00070034)
#define GMAC6_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x00070200)
#define GMAC6_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x00070210)
#define GMAC6_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x00070230)
#define GMAC6_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00070230)
#define GMAC6_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00070270)
#define GMAC6_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x000702A0)
#define GMAC6_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x000702B0)
#define GMAC6_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x00070300)
#define GMAC6_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x00070308)
#define GMAC6_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x00070310)
#define GMAC6_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x00070314)
#define GMAC6_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x00070320)
#define GMAC7_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x00080000)
#define GMAC7_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x00080004)
#define GMAC7_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x00080008)
#define GMAC7_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x0008000C)
#define GMAC7_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x00080010)
#define GMAC7_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00080020)
#define GMAC7_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x00080030)
#define GMAC7_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x00080034)
#define GMAC7_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x00080200)
#define GMAC7_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x00080210)
#define GMAC7_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x00080230)
#define GMAC7_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00080230)
#define GMAC7_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00080270)
#define GMAC7_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x000802A0)
#define GMAC7_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x000802B0)
#define GMAC7_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x00080300)
#define GMAC7_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x00080308)
#define GMAC7_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x00080310)
#define GMAC7_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x00080314)
#define GMAC7_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x00080320)
#define GMAC8_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x00090000)
#define GMAC8_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x00090004)
#define GMAC8_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x00090008)
#define GMAC8_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x0009000C)
#define GMAC8_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x00090010)
#define GMAC8_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00090020)
#define GMAC8_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x00090030)
#define GMAC8_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x00090034)
#define GMAC8_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x00090200)
#define GMAC8_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x00090210)
#define GMAC8_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x00090230)
#define GMAC8_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00090230)
#define GMAC8_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00090270)
#define GMAC8_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x000902A0)
#define GMAC8_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x000902B0)
#define GMAC8_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x00090300)
#define GMAC8_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x00090308)
#define GMAC8_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x00090310)
#define GMAC8_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x00090314)
#define GMAC8_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x00090320)
#define GMAC9_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x000A0000)
#define GMAC9_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x000A0004)
#define GMAC9_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x000A0008)
#define GMAC9_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x000A000C)
#define GMAC9_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x000A0010)
#define GMAC9_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x000A0020)
#define GMAC9_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x000A0030)
#define GMAC9_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x000A0034)
#define GMAC9_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x000A0200)
#define GMAC9_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x000A0210)
#define GMAC9_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x000A0230)
#define GMAC9_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x000A0230)
#define GMAC9_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x000A0270)
#define GMAC9_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x000A02A0)
#define GMAC9_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x000A02B0)
#define GMAC9_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x000A0300)
#define GMAC9_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x000A0308)
#define GMAC9_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x000A0310)
#define GMAC9_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x000A0314)
#define GMAC9_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x000A0320)
#define GMAC10_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x000B0000)
#define GMAC10_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x000B0004)
#define GMAC10_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x000B0008)
#define GMAC10_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x000B000C)
#define GMAC10_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x000B0010)
#define GMAC10_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x000B0020)
#define GMAC10_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x000B0030)
#define GMAC10_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x000B0034)
#define GMAC10_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x000B0200)
#define GMAC10_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x000B0210)
#define GMAC10_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x000B0230)
#define GMAC10_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x000B0230)
#define GMAC10_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x000B0270)
#define GMAC10_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x000B02A0)
#define GMAC10_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x000B02B0)
#define GMAC10_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x000B0300)
#define GMAC10_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x000B0308)
#define GMAC10_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x000B0310)
#define GMAC10_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x000B0314)
#define GMAC10_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x000B0320)
#define GMAC11_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x000C0000)
#define GMAC11_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x000C0004)
#define GMAC11_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x000C0008)
#define GMAC11_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x000C000C)
#define GMAC11_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x000C0010)
#define GMAC11_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x000C0020)
#define GMAC11_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x000C0030)
#define GMAC11_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x000C0034)
#define GMAC11_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x000C0200)
#define GMAC11_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x000C0210)
#define GMAC11_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x000C0230)
#define GMAC11_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x000C0230)
#define GMAC11_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x000C0270)
#define GMAC11_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x000C02A0)
#define GMAC11_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x000C02B0)
#define GMAC11_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x000C0300)
#define GMAC11_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x000C0308)
#define GMAC11_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x000C0310)
#define GMAC11_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x000C0314)
#define GMAC11_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x000C0320)
#define GMAC12_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x000D0000)
#define GMAC12_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x000D0004)
#define GMAC12_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x000D0008)
#define GMAC12_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x000D000C)
#define GMAC12_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x000D0010)
#define GMAC12_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x000D0020)
#define GMAC12_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x000D0030)
#define GMAC12_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x000D0034)
#define GMAC12_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x000D0200)
#define GMAC12_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x000D0210)
#define GMAC12_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x000D0230)
#define GMAC12_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x000D0230)
#define GMAC12_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x000D0270)
#define GMAC12_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x000D02A0)
#define GMAC12_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x000D02B0)
#define GMAC12_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x000D0300)
#define GMAC12_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x000D0308)
#define GMAC12_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x000D0310)
#define GMAC12_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x000D0314)
#define GMAC12_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x000D0320)
#define GMAC13_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x000E0000)
#define GMAC13_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x000E0004)
#define GMAC13_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x000E0008)
#define GMAC13_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x000E000C)
#define GMAC13_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x000E0010)
#define GMAC13_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x000E0020)
#define GMAC13_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x000E0030)
#define GMAC13_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x000E0034)
#define GMAC13_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x000E0200)
#define GMAC13_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x000E0210)
#define GMAC13_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x000E0230)
#define GMAC13_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x000E0230)
#define GMAC13_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x000E0270)
#define GMAC13_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x000E02A0)
#define GMAC13_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x000E02B0)
#define GMAC13_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x000E0300)
#define GMAC13_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x000E0308)
#define GMAC13_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x000E0310)
#define GMAC13_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x000E0314)
#define GMAC13_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x000E0320)
#define GMAC14_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x000F0000)
#define GMAC14_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x000F0004)
#define GMAC14_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x000F0008)
#define GMAC14_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x000F000C)
#define GMAC14_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x000F0010)
#define GMAC14_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x000F0020)
#define GMAC14_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x000F0030)
#define GMAC14_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x000F0034)
#define GMAC14_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x000F0200)
#define GMAC14_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x000F0210)
#define GMAC14_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x000F0230)
#define GMAC14_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x000F0230)
#define GMAC14_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x000F0270)
#define GMAC14_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x000F02A0)
#define GMAC14_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x000F02B0)
#define GMAC14_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x000F0300)
#define GMAC14_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x000F0308)
#define GMAC14_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x000F0310)
#define GMAC14_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x000F0314)
#define GMAC14_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x000F0320)
#define GMAC15_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x00100000)
#define GMAC15_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x00100004)
#define GMAC15_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x00100008)
#define GMAC15_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x0010000C)
#define GMAC15_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x00100010)
#define GMAC15_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00100020)
#define GMAC15_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x00100030)
#define GMAC15_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x00100034)
#define GMAC15_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x00100200)
#define GMAC15_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x00100210)
#define GMAC15_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x00100230)
#define GMAC15_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00100230)
#define GMAC15_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00100270)
#define GMAC15_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x001002A0)
#define GMAC15_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x001002B0)
#define GMAC15_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x00100300)
#define GMAC15_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x00100308)
#define GMAC15_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x00100310)
#define GMAC15_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x00100314)
#define GMAC15_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x00100320)
#define GMAC16_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x00110000)
#define GMAC16_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x00110004)
#define GMAC16_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x00110008)
#define GMAC16_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x0011000C)
#define GMAC16_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x00110010)
#define GMAC16_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00110020)
#define GMAC16_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x00110030)
#define GMAC16_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x00110034)
#define GMAC16_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x00110200)
#define GMAC16_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x00110210)
#define GMAC16_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x00110230)
#define GMAC16_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00110230)
#define GMAC16_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00110270)
#define GMAC16_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x001102A0)
#define GMAC16_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x001102B0)
#define GMAC16_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x00110300)
#define GMAC16_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x00110308)
#define GMAC16_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x00110310)
#define GMAC16_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x00110314)
#define GMAC16_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x00110320)
#define GMAC17_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x00120000)
#define GMAC17_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x00120004)
#define GMAC17_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x00120008)
#define GMAC17_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x0012000C)
#define GMAC17_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x00120010)
#define GMAC17_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00120020)
#define GMAC17_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x00120030)
#define GMAC17_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x00120034)
#define GMAC17_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x00120200)
#define GMAC17_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x00120210)
#define GMAC17_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x00120230)
#define GMAC17_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00120230)
#define GMAC17_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00120270)
#define GMAC17_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x001202A0)
#define GMAC17_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x001202B0)
#define GMAC17_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x00120300)
#define GMAC17_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x00120308)
#define GMAC17_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x00120310)
#define GMAC17_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x00120314)
#define GMAC17_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x00120320)
#define GMAC18_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x00130000)
#define GMAC18_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x00130004)
#define GMAC18_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x00130008)
#define GMAC18_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x0013000C)
#define GMAC18_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x00130010)
#define GMAC18_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00130020)
#define GMAC18_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x00130030)
#define GMAC18_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x00130034)
#define GMAC18_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x00130200)
#define GMAC18_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x00130210)
#define GMAC18_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x00130230)
#define GMAC18_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00130230)
#define GMAC18_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00130270)
#define GMAC18_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x001302A0)
#define GMAC18_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x001302B0)
#define GMAC18_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x00130300)
#define GMAC18_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x00130308)
#define GMAC18_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x00130310)
#define GMAC18_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x00130314)
#define GMAC18_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x00130320)
#define GMAC19_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x00140000)
#define GMAC19_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x00140004)
#define GMAC19_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x00140008)
#define GMAC19_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x0014000C)
#define GMAC19_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x00140010)
#define GMAC19_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00140020)
#define GMAC19_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x00140030)
#define GMAC19_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x00140034)
#define GMAC19_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x00140200)
#define GMAC19_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x00140210)
#define GMAC19_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x00140230)
#define GMAC19_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00140230)
#define GMAC19_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00140270)
#define GMAC19_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x001402A0)
#define GMAC19_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x001402B0)
#define GMAC19_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x00140300)
#define GMAC19_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x00140308)
#define GMAC19_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x00140310)
#define GMAC19_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x00140314)
#define GMAC19_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x00140320)
#define GMAC20_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x00150000)
#define GMAC20_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x00150004)
#define GMAC20_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x00150008)
#define GMAC20_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x0015000C)
#define GMAC20_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x00150010)
#define GMAC20_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00150020)
#define GMAC20_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x00150030)
#define GMAC20_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x00150034)
#define GMAC20_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x00150200)
#define GMAC20_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x00150210)
#define GMAC20_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x00150230)
#define GMAC20_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00150230)
#define GMAC20_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00150270)
#define GMAC20_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x001502A0)
#define GMAC20_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x001502B0)
#define GMAC20_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x00150300)
#define GMAC20_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x00150308)
#define GMAC20_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x00150310)
#define GMAC20_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x00150314)
#define GMAC20_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x00150320)
#define GMAC21_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x00160000)
#define GMAC21_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x00160004)
#define GMAC21_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x00160008)
#define GMAC21_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x0016000C)
#define GMAC21_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x00160010)
#define GMAC21_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00160020)
#define GMAC21_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x00160030)
#define GMAC21_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x00160034)
#define GMAC21_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x00160200)
#define GMAC21_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x00160210)
#define GMAC21_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x00160230)
#define GMAC21_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00160230)
#define GMAC21_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00160270)
#define GMAC21_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x001602A0)
#define GMAC21_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x001602B0)
#define GMAC21_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x00160300)
#define GMAC21_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x00160308)
#define GMAC21_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x00160310)
#define GMAC21_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x00160314)
#define GMAC21_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x00160320)
#define GMAC22_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x00170000)
#define GMAC22_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x00170004)
#define GMAC22_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x00170008)
#define GMAC22_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x0017000C)
#define GMAC22_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x00170010)
#define GMAC22_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00170020)
#define GMAC22_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x00170030)
#define GMAC22_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x00170034)
#define GMAC22_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x00170200)
#define GMAC22_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x00170210)
#define GMAC22_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x00170230)
#define GMAC22_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00170230)
#define GMAC22_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00170270)
#define GMAC22_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x001702A0)
#define GMAC22_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x001702B0)
#define GMAC22_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x00170300)
#define GMAC22_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x00170308)
#define GMAC22_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x00170310)
#define GMAC22_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x00170314)
#define GMAC22_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x00170320)
#define GMAC23_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x00180000)
#define GMAC23_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x00180004)
#define GMAC23_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x00180008)
#define GMAC23_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x0018000C)
#define GMAC23_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x00180010)
#define GMAC23_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00180020)
#define GMAC23_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x00180030)
#define GMAC23_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x00180034)
#define GMAC23_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x00180200)
#define GMAC23_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x00180210)
#define GMAC23_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x00180230)
#define GMAC23_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00180230)
#define GMAC23_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00180270)
#define GMAC23_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x001802A0)
#define GMAC23_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x001802B0)
#define GMAC23_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x00180300)
#define GMAC23_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x00180308)
#define GMAC23_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x00180310)
#define GMAC23_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x00180314)
#define GMAC23_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x00180320)
#define GMAC24_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x00190000)
#define GMAC24_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x00190004)
#define GMAC24_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x00190008)
#define GMAC24_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x0019000C)
#define GMAC24_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x00190010)
#define GMAC24_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00190020)
#define GMAC24_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x00190030)
#define GMAC24_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x00190034)
#define GMAC24_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x00190200)
#define GMAC24_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x00190210)
#define GMAC24_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x00190230)
#define GMAC24_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00190230)
#define GMAC24_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00190270)
#define GMAC24_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x001902A0)
#define GMAC24_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x001902B0)
#define GMAC24_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x00190300)
#define GMAC24_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x00190308)
#define GMAC24_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x00190310)
#define GMAC24_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x00190314)
#define GMAC24_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x00190320)
#define GMAC25_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x001A0000)
#define GMAC25_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x001A0004)
#define GMAC25_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x001A0008)
#define GMAC25_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x001A000C)
#define GMAC25_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x001A0010)
#define GMAC25_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x001A0020)
#define GMAC25_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x001A0030)
#define GMAC25_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x001A0034)
#define GMAC25_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x001A0200)
#define GMAC25_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x001A0210)
#define GMAC25_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x001A0230)
#define GMAC25_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x001A0230)
#define GMAC25_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x001A0270)
#define GMAC25_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x001A02A0)
#define GMAC25_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x001A02B0)
#define GMAC25_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x001A0300)
#define GMAC25_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x001A0308)
#define GMAC25_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x001A0310)
#define GMAC25_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x001A0314)
#define GMAC25_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x001A0320)
#define GMAC26_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x001B0000)
#define GMAC26_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x001B0004)
#define GMAC26_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x001B0008)
#define GMAC26_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x001B000C)
#define GMAC26_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x001B0010)
#define GMAC26_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x001B0020)
#define GMAC26_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x001B0030)
#define GMAC26_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x001B0034)
#define GMAC26_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x001B0200)
#define GMAC26_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x001B0210)
#define GMAC26_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x001B0230)
#define GMAC26_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x001B0230)
#define GMAC26_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x001B0270)
#define GMAC26_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x001B02A0)
#define GMAC26_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x001B02B0)
#define GMAC26_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x001B0300)
#define GMAC26_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x001B0308)
#define GMAC26_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x001B0310)
#define GMAC26_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x001B0314)
#define GMAC26_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x001B0320)
#define GMAC27_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x001C0000)
#define GMAC27_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x001C0004)
#define GMAC27_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x001C0008)
#define GMAC27_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x001C000C)
#define GMAC27_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x001C0010)
#define GMAC27_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x001C0020)
#define GMAC27_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x001C0030)
#define GMAC27_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x001C0034)
#define GMAC27_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x001C0200)
#define GMAC27_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x001C0210)
#define GMAC27_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x001C0230)
#define GMAC27_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x001C0230)
#define GMAC27_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x001C0270)
#define GMAC27_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x001C02A0)
#define GMAC27_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x001C02B0)
#define GMAC27_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x001C0300)
#define GMAC27_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x001C0308)
#define GMAC27_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x001C0310)
#define GMAC27_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x001C0314)
#define GMAC27_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x001C0320)
#define GMAC28_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x001D0000)
#define GMAC28_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x001D0004)
#define GMAC28_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x001D0008)
#define GMAC28_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x001D000C)
#define GMAC28_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x001D0010)
#define GMAC28_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x001D0020)
#define GMAC28_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x001D0030)
#define GMAC28_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x001D0034)
#define GMAC28_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x001D0200)
#define GMAC28_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x001D0210)
#define GMAC28_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x001D0230)
#define GMAC28_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x001D0230)
#define GMAC28_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x001D0270)
#define GMAC28_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x001D02A0)
#define GMAC28_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x001D02B0)
#define GMAC28_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x001D0300)
#define GMAC28_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x001D0308)
#define GMAC28_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x001D0310)
#define GMAC28_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x001D0314)
#define GMAC28_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x001D0320)
#define GMAC29_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x001E0000)
#define GMAC29_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x001E0004)
#define GMAC29_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x001E0008)
#define GMAC29_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x001E000C)
#define GMAC29_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x001E0010)
#define GMAC29_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x001E0020)
#define GMAC29_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x001E0030)
#define GMAC29_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x001E0034)
#define GMAC29_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x001E0200)
#define GMAC29_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x001E0210)
#define GMAC29_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x001E0230)
#define GMAC29_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x001E0230)
#define GMAC29_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x001E0270)
#define GMAC29_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x001E02A0)
#define GMAC29_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x001E02B0)
#define GMAC29_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x001E0300)
#define GMAC29_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x001E0308)
#define GMAC29_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x001E0310)
#define GMAC29_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x001E0314)
#define GMAC29_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x001E0320)
#define GMAC30_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x001F0000)
#define GMAC30_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x001F0004)
#define GMAC30_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x001F0008)
#define GMAC30_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x001F000C)
#define GMAC30_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x001F0010)
#define GMAC30_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x001F0020)
#define GMAC30_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x001F0030)
#define GMAC30_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x001F0034)
#define GMAC30_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x001F0200)
#define GMAC30_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x001F0210)
#define GMAC30_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x001F0230)
#define GMAC30_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x001F0230)
#define GMAC30_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x001F0270)
#define GMAC30_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x001F02A0)
#define GMAC30_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x001F02B0)
#define GMAC30_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x001F0300)
#define GMAC30_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x001F0308)
#define GMAC30_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x001F0310)
#define GMAC30_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x001F0314)
#define GMAC30_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x001F0320)
#define GMAC31_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x00200000)
#define GMAC31_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x00200004)
#define GMAC31_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x00200008)
#define GMAC31_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x0020000C)
#define GMAC31_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x00200010)
#define GMAC31_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00200020)
#define GMAC31_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x00200030)
#define GMAC31_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x00200034)
#define GMAC31_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x00200200)
#define GMAC31_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x00200210)
#define GMAC31_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x00200230)
#define GMAC31_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00200230)
#define GMAC31_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00200270)
#define GMAC31_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x002002A0)
#define GMAC31_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x002002B0)
#define GMAC31_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x00200300)
#define GMAC31_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x00200308)
#define GMAC31_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x00200310)
#define GMAC31_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x00200314)
#define GMAC31_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x00200320)
#define GMAC32_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x00210000)
#define GMAC32_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x00210004)
#define GMAC32_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x00210008)
#define GMAC32_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x0021000C)
#define GMAC32_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x00210010)
#define GMAC32_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00210020)
#define GMAC32_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x00210030)
#define GMAC32_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x00210034)
#define GMAC32_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x00210200)
#define GMAC32_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x00210210)
#define GMAC32_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x00210230)
#define GMAC32_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00210230)
#define GMAC32_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00210270)
#define GMAC32_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x002102A0)
#define GMAC32_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x002102B0)
#define GMAC32_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x00210300)
#define GMAC32_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x00210308)
#define GMAC32_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x00210310)
#define GMAC32_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x00210314)
#define GMAC32_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x00210320)
#define GMAC33_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x00220000)
#define GMAC33_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x00220004)
#define GMAC33_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x00220008)
#define GMAC33_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x0022000C)
#define GMAC33_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x00220010)
#define GMAC33_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00220020)
#define GMAC33_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x00220030)
#define GMAC33_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x00220034)
#define GMAC33_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x00220200)
#define GMAC33_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x00220210)
#define GMAC33_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x00220230)
#define GMAC33_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00220230)
#define GMAC33_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00220270)
#define GMAC33_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x002202A0)
#define GMAC33_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x002202B0)
#define GMAC33_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x00220300)
#define GMAC33_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x00220308)
#define GMAC33_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x00220310)
#define GMAC33_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x00220314)
#define GMAC33_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x00220320)
#define GMAC34_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x00230000)
#define GMAC34_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x00230004)
#define GMAC34_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x00230008)
#define GMAC34_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x0023000C)
#define GMAC34_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x00230010)
#define GMAC34_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00230020)
#define GMAC34_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x00230030)
#define GMAC34_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x00230034)
#define GMAC34_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x00230200)
#define GMAC34_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x00230210)
#define GMAC34_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x00230230)
#define GMAC34_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00230230)
#define GMAC34_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00230270)
#define GMAC34_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x002302A0)
#define GMAC34_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x002302B0)
#define GMAC34_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x00230300)
#define GMAC34_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x00230308)
#define GMAC34_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x00230310)
#define GMAC34_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x00230314)
#define GMAC34_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x00230320)
#define GMAC35_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x00240000)
#define GMAC35_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x00240004)
#define GMAC35_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x00240008)
#define GMAC35_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x0024000C)
#define GMAC35_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x00240010)
#define GMAC35_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00240020)
#define GMAC35_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x00240030)
#define GMAC35_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x00240034)
#define GMAC35_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x00240200)
#define GMAC35_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x00240210)
#define GMAC35_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x00240230)
#define GMAC35_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00240230)
#define GMAC35_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00240270)
#define GMAC35_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x002402A0)
#define GMAC35_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x002402B0)
#define GMAC35_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x00240300)
#define GMAC35_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x00240308)
#define GMAC35_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x00240310)
#define GMAC35_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x00240314)
#define GMAC35_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x00240320)
#define GMAC36_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x00250000)
#define GMAC36_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x00250004)
#define GMAC36_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x00250008)
#define GMAC36_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x0025000C)
#define GMAC36_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x00250010)
#define GMAC36_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00250020)
#define GMAC36_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x00250030)
#define GMAC36_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x00250034)
#define GMAC36_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x00250200)
#define GMAC36_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x00250210)
#define GMAC36_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x00250230)
#define GMAC36_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00250230)
#define GMAC36_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00250270)
#define GMAC36_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x002502A0)
#define GMAC36_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x002502B0)
#define GMAC36_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x00250300)
#define GMAC36_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x00250308)
#define GMAC36_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x00250310)
#define GMAC36_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x00250314)
#define GMAC36_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x00250320)
#define GMAC37_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x00260000)
#define GMAC37_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x00260004)
#define GMAC37_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x00260008)
#define GMAC37_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x0026000C)
#define GMAC37_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x00260010)
#define GMAC37_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00260020)
#define GMAC37_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x00260030)
#define GMAC37_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x00260034)
#define GMAC37_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x00260200)
#define GMAC37_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x00260210)
#define GMAC37_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x00260230)
#define GMAC37_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00260230)
#define GMAC37_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00260270)
#define GMAC37_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x002602A0)
#define GMAC37_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x002602B0)
#define GMAC37_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x00260300)
#define GMAC37_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x00260308)
#define GMAC37_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x00260310)
#define GMAC37_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x00260314)
#define GMAC37_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x00260320)
#define GMAC38_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x00270000)
#define GMAC38_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x00270004)
#define GMAC38_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x00270008)
#define GMAC38_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x0027000C)
#define GMAC38_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x00270010)
#define GMAC38_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00270020)
#define GMAC38_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x00270030)
#define GMAC38_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x00270034)
#define GMAC38_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x00270200)
#define GMAC38_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x00270210)
#define GMAC38_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x00270230)
#define GMAC38_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00270230)
#define GMAC38_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00270270)
#define GMAC38_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x002702A0)
#define GMAC38_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x002702B0)
#define GMAC38_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x00270300)
#define GMAC38_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x00270308)
#define GMAC38_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x00270310)
#define GMAC38_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x00270314)
#define GMAC38_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x00270320)
#define GMAC39_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x00280000)
#define GMAC39_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x00280004)
#define GMAC39_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x00280008)
#define GMAC39_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x0028000C)
#define GMAC39_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x00280010)
#define GMAC39_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00280020)
#define GMAC39_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x00280030)
#define GMAC39_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x00280034)
#define GMAC39_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x00280200)
#define GMAC39_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x00280210)
#define GMAC39_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x00280230)
#define GMAC39_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00280230)
#define GMAC39_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00280270)
#define GMAC39_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x002802A0)
#define GMAC39_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x002802B0)
#define GMAC39_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x00280300)
#define GMAC39_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x00280308)
#define GMAC39_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x00280310)
#define GMAC39_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x00280314)
#define GMAC39_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x00280320)
#define GMAC40_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x00290000)
#define GMAC40_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x00290004)
#define GMAC40_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x00290008)
#define GMAC40_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x0029000C)
#define GMAC40_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x00290010)
#define GMAC40_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00290020)
#define GMAC40_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x00290030)
#define GMAC40_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x00290034)
#define GMAC40_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x00290200)
#define GMAC40_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x00290210)
#define GMAC40_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x00290230)
#define GMAC40_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00290230)
#define GMAC40_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00290270)
#define GMAC40_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x002902A0)
#define GMAC40_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x002902B0)
#define GMAC40_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x00290300)
#define GMAC40_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x00290308)
#define GMAC40_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x00290310)
#define GMAC40_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x00290314)
#define GMAC40_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x00290320)
#define GMAC41_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x002A0000)
#define GMAC41_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x002A0004)
#define GMAC41_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x002A0008)
#define GMAC41_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x002A000C)
#define GMAC41_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x002A0010)
#define GMAC41_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x002A0020)
#define GMAC41_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x002A0030)
#define GMAC41_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x002A0034)
#define GMAC41_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x002A0200)
#define GMAC41_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x002A0210)
#define GMAC41_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x002A0230)
#define GMAC41_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x002A0230)
#define GMAC41_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x002A0270)
#define GMAC41_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x002A02A0)
#define GMAC41_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x002A02B0)
#define GMAC41_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x002A0300)
#define GMAC41_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x002A0308)
#define GMAC41_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x002A0310)
#define GMAC41_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x002A0314)
#define GMAC41_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x002A0320)
#define GMAC42_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x002B0000)
#define GMAC42_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x002B0004)
#define GMAC42_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x002B0008)
#define GMAC42_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x002B000C)
#define GMAC42_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x002B0010)
#define GMAC42_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x002B0020)
#define GMAC42_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x002B0030)
#define GMAC42_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x002B0034)
#define GMAC42_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x002B0200)
#define GMAC42_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x002B0210)
#define GMAC42_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x002B0230)
#define GMAC42_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x002B0230)
#define GMAC42_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x002B0270)
#define GMAC42_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x002B02A0)
#define GMAC42_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x002B02B0)
#define GMAC42_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x002B0300)
#define GMAC42_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x002B0308)
#define GMAC42_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x002B0310)
#define GMAC42_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x002B0314)
#define GMAC42_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x002B0320)
#define GMAC43_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x002C0000)
#define GMAC43_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x002C0004)
#define GMAC43_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x002C0008)
#define GMAC43_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x002C000C)
#define GMAC43_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x002C0010)
#define GMAC43_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x002C0020)
#define GMAC43_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x002C0030)
#define GMAC43_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x002C0034)
#define GMAC43_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x002C0200)
#define GMAC43_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x002C0210)
#define GMAC43_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x002C0230)
#define GMAC43_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x002C0230)
#define GMAC43_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x002C0270)
#define GMAC43_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x002C02A0)
#define GMAC43_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x002C02B0)
#define GMAC43_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x002C0300)
#define GMAC43_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x002C0308)
#define GMAC43_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x002C0310)
#define GMAC43_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x002C0314)
#define GMAC43_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x002C0320)
#define GMAC44_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x002D0000)
#define GMAC44_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x002D0004)
#define GMAC44_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x002D0008)
#define GMAC44_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x002D000C)
#define GMAC44_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x002D0010)
#define GMAC44_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x002D0020)
#define GMAC44_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x002D0030)
#define GMAC44_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x002D0034)
#define GMAC44_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x002D0200)
#define GMAC44_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x002D0210)
#define GMAC44_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x002D0230)
#define GMAC44_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x002D0230)
#define GMAC44_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x002D0270)
#define GMAC44_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x002D02A0)
#define GMAC44_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x002D02B0)
#define GMAC44_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x002D0300)
#define GMAC44_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x002D0308)
#define GMAC44_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x002D0310)
#define GMAC44_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x002D0314)
#define GMAC44_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x002D0320)
#define GMAC45_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x002E0000)
#define GMAC45_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x002E0004)
#define GMAC45_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x002E0008)
#define GMAC45_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x002E000C)
#define GMAC45_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x002E0010)
#define GMAC45_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x002E0020)
#define GMAC45_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x002E0030)
#define GMAC45_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x002E0034)
#define GMAC45_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x002E0200)
#define GMAC45_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x002E0210)
#define GMAC45_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x002E0230)
#define GMAC45_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x002E0230)
#define GMAC45_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x002E0270)
#define GMAC45_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x002E02A0)
#define GMAC45_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x002E02B0)
#define GMAC45_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x002E0300)
#define GMAC45_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x002E0308)
#define GMAC45_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x002E0310)
#define GMAC45_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x002E0314)
#define GMAC45_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x002E0320)
#define GMAC46_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x002F0000)
#define GMAC46_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x002F0004)
#define GMAC46_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x002F0008)
#define GMAC46_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x002F000C)
#define GMAC46_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x002F0010)
#define GMAC46_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x002F0020)
#define GMAC46_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x002F0030)
#define GMAC46_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x002F0034)
#define GMAC46_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x002F0200)
#define GMAC46_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x002F0210)
#define GMAC46_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x002F0230)
#define GMAC46_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x002F0230)
#define GMAC46_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x002F0270)
#define GMAC46_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x002F02A0)
#define GMAC46_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x002F02B0)
#define GMAC46_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x002F0300)
#define GMAC46_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x002F0308)
#define GMAC46_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x002F0310)
#define GMAC46_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x002F0314)
#define GMAC46_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x002F0320)
#define GMAC47_GMACWRAPPER_GMAC_MAC_MODE_OFFSET (C_MODEL_BASE + 0x00300000)
#define GMAC47_GMACWRAPPER_GMAC_TX_CTRL_OFFSET (C_MODEL_BASE + 0x00300004)
#define GMAC47_GMACWRAPPER_GMAC_RX_CTRL_OFFSET (C_MODEL_BASE + 0x00300008)
#define GMAC47_GMACWRAPPER_GMAC_PRE_LENGTH_OFFSET (C_MODEL_BASE + 0x0030000C)
#define GMAC47_GMACWRAPPER_GMAC_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x00300010)
#define GMAC47_GMACWRAPPER_GMAC_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00300020)
#define GMAC47_GMACWRAPPER_GMAC_PAUSE_CTRL_OFFSET (C_MODEL_BASE + 0x00300030)
#define GMAC47_GMACWRAPPER_GMAC_VLAN_TYPE_OFFSET (C_MODEL_BASE + 0x00300034)
#define GMAC47_GMAC_PCS_CONFIG1_OFFSET (C_MODEL_BASE + 0x00300200)
#define GMAC47_GMAC_PCS_CONFIG2_OFFSET (C_MODEL_BASE + 0x00300210)
#define GMAC47_GMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x00300230)
#define GMAC47_GMAC_PRBS_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00300230)
#define GMAC47_GMAC_8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00300270)
#define GMAC47_GMAC_PCS_STATUS_OFFSET (C_MODEL_BASE + 0x003002A0)
#define GMAC47_GMAC_PCS_SOFT_RST_OFFSET (C_MODEL_BASE + 0x003002B0)
#define GMAC47_GMAC_CLK_DIVIDER_OFFSET (C_MODEL_BASE + 0x00300300)
#define GMAC47_GMAC_OAM_TEST_MASTER_CFG_OFFSET (C_MODEL_BASE + 0x00300308)
#define GMAC47_GMAC_OAM_TEST_SLAVE_CFG_OFFSET (C_MODEL_BASE + 0x00300310)
#define GMAC47_GMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x00300314)
#define GMAC47_GMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x00300320)
#define HASH_DS_CTL_LOOKUP_CTL_OFFSET (C_MODEL_BASE + 0x0d000000)
#define HASH_DS_CTL_INTERRUPT_FATAL_OFFSET (C_MODEL_BASE + 0x0d000020)
#define HASH_DS_CTL_PARITY_RECORD_OFFSET (C_MODEL_BASE + 0x0d000038)
#define HASH_DS_CTL_STATS_OFFSET (C_MODEL_BASE + 0x0d000048)
#define HASH_DS_CTL_INIT_CTL_OFFSET (C_MODEL_BASE + 0x0d000050)
#define HASH_DS_CTL_MISC_CTL_OFFSET (C_MODEL_BASE + 0x0d000060)
#define HASH_DS_CTL_CPU_KEY_REQ_OFFSET (C_MODEL_BASE + 0x0d000080)
#define HASH_DS_CTL_CPU_KEY_STATUS_OFFSET (C_MODEL_BASE + 0x0d0000a0)
#define SUP_IF_CONTROL_OFFSET (C_MODEL_BASE + 0x00000000)
#define SUP_IF_PARITY_ERROR_OFFSET (C_MODEL_BASE + 0x00000004)
#define DEVICE_ID_OFFSET (C_MODEL_BASE + 0x00000008)
#define PLL_LOCK_OUT_OFFSET (C_MODEL_BASE + 0x0000000c)
#define PLL_LOCK_DBG_OFFSET (C_MODEL_BASE + 0x00000010)
#define RESET_INT_RELATED_OFFSET (C_MODEL_BASE + 0x00000020)
#define FATAL_INTR0_VALUE_SET_OFFSET (C_MODEL_BASE + 0x00000040)
#define FATAL_INTR0_VALUE_RESET_OFFSET (C_MODEL_BASE + 0x00000044)
#define FATAL_INTR0_MASK_SET_OFFSET (C_MODEL_BASE + 0x00000048)
#define FATAL_INTR0_MASK_RESET_OFFSET (C_MODEL_BASE + 0x0000004c)
#define FATAL_INTR1_VALUE_SET_OFFSET (C_MODEL_BASE + 0x00000050)
#define FATAL_INTR1_VALUE_RESET_OFFSET (C_MODEL_BASE + 0x00000054)
#define FATAL_INTR1_MASK_SET_OFFSET (C_MODEL_BASE + 0x00000058)
#define FATAL_INTR1_MASK_RESET_OFFSET (C_MODEL_BASE + 0x0000005c)
#define FATAL_INTR2_VALUE_SET_OFFSET (C_MODEL_BASE + 0x00000060)
#define FATAL_INTR2_VALUE_RESET_OFFSET (C_MODEL_BASE + 0x00000064)
#define FATAL_INTR2_MASK_SET_OFFSET (C_MODEL_BASE + 0x00000068)
#define FATAL_INTR2_MASK_RESET_OFFSET (C_MODEL_BASE + 0x0000006c)
#define FATAL_INTR3_VALUE_SET_OFFSET (C_MODEL_BASE + 0x00000070)
#define FATAL_INTR3_VALUE_RESET_OFFSET (C_MODEL_BASE + 0x00000074)
#define FATAL_INTR3_MASK_SET_OFFSET (C_MODEL_BASE + 0x00000078)
#define FATAL_INTR3_MASK_RESET_OFFSET (C_MODEL_BASE + 0x0000007c)
#define HUMBERSUP_NORMAL_INTR_VALUE_SET_OFFSET (C_MODEL_BASE + 0x00000080)
#define HUMBERSUP_NORMAL_INTR_VALUE_RESET_OFFSET (C_MODEL_BASE + 0x00000084)
#define HUMBERSUP_NORMAL_INTR_MASK_SET_OFFSET (C_MODEL_BASE + 0x00000088)
#define HUMBERSUP_NORMAL_INTR_MASK_RESET_OFFSET (C_MODEL_BASE + 0x0000008c)
#define CORE_PLL_CONTROL_OFFSET (C_MODEL_BASE + 0x00000090)
#define HSS4G_PLL_CONTROL_OFFSET (C_MODEL_BASE + 0x000000a0)
#define HSS6G_PLL_CONTROL_OFFSET (C_MODEL_BASE + 0x000000b0)
#define DDR_PLL_CONTROL_OFFSET (C_MODEL_BASE + 0x000000c0)
#define TCAM_PLL_CONTROL_OFFSET (C_MODEL_BASE + 0x000000d0)
#define FABRIC_SYN_CLK_CONTROL_OFFSET (C_MODEL_BASE + 0x000000e0)
#define HUMBER_INTR_ENABLE_OFFSET (C_MODEL_BASE + 0x000000e4)
#define CLK_DBG_RST_OFFSET (C_MODEL_BASE + 0x000000e8)
#define HSS_ACCESS_PARAMETER_OFFSET (C_MODEL_BASE + 0x000000ec)
#define HSS_ACCESS_OFFSET (C_MODEL_BASE + 0x000000f0)
#define HSS_WRITE_DATA_OFFSET (C_MODEL_BASE + 0x000000f4)
#define HSS_READ_DATA_OFFSET (C_MODEL_BASE + 0x000000f8)
#define HSS_F0_TX_MON_OFFSET (C_MODEL_BASE + 0x00000100)
#define HSS_F0_RX_MON_OFFSET (C_MODEL_BASE + 0x00000108)
#define HSS_F0_TX_CTL_OFFSET (C_MODEL_BASE + 0x00000110)
#define HSS_F0_RX_CTL_OFFSET (C_MODEL_BASE + 0x00000120)
#define HSS_N0_MON_OFFSET (C_MODEL_BASE + 0x00000130)
#define HSS_N1_MON_OFFSET (C_MODEL_BASE + 0x00000138)
#define HSS_N2_MON_OFFSET (C_MODEL_BASE + 0x00000140)
#define HSS_N3_MON_OFFSET (C_MODEL_BASE + 0x00000148)
#define HSS_N4_MON_OFFSET (C_MODEL_BASE + 0x00000150)
#define HSS_N5_MON_OFFSET (C_MODEL_BASE + 0x00000158)
#define HSS_N0_CTL_OFFSET (C_MODEL_BASE + 0x00000180)
#define HSS_N1_CTL_OFFSET (C_MODEL_BASE + 0x00000200)
#define HSS_N2_CTL_OFFSET (C_MODEL_BASE + 0x00000280)
#define HSS_N3_CTL_OFFSET (C_MODEL_BASE + 0x00000300)
#define HSS_N4_CTL_OFFSET (C_MODEL_BASE + 0x00000380)
#define HSS_N5_CTL_OFFSET (C_MODEL_BASE + 0x00000400)
#define QDR_MPMI_CTL_OFFSET (C_MODEL_BASE + 0x00000480)
#define DDR_MPMI_CTL_OFFSET (C_MODEL_BASE + 0x00000488)
#define TCAM_MPMI_CTL_OFFSET (C_MODEL_BASE + 0x00000490)
#define MAC_LED_CTL_OFFSET (C_MODEL_BASE + 0x000004a0)
#define XGMAC_SELECT_CTL_OFFSET (C_MODEL_BASE + 0x000004b0)
#define FABRIC_SELECT_CTL_OFFSET (C_MODEL_BASE + 0x000004b8)
#define MISC_MAC_CLK_CTL_OFFSET (C_MODEL_BASE + 0x000004c0)
#define ENABLE_RAM1X_CLK_CTL_OFFSET (C_MODEL_BASE + 0x000004c4)
#define HASH_KEY_SELECT_OFFSET (C_MODEL_BASE + 0x000004c8)
#define MDIO_IN_SELECT_OFFSET (C_MODEL_BASE + 0x000004cc)
#define DDR_DL_CTL_OFFSET (C_MODEL_BASE + 0x000004d0)
#define QDR_DL_CTL_OFFSET (C_MODEL_BASE + 0x000004d4)
#define DL_MON_OFFSET (C_MODEL_BASE + 0x000004dc)
#define SGMAC_USE4G_CORE_CTL_OFFSET (C_MODEL_BASE + 0x000004e0)
#define GLOBAL_GATED_CLK_CTL_OFFSET (C_MODEL_BASE + 0x000004e4)
#define MODULE_GATED_CLK_CTL_OFFSET (C_MODEL_BASE + 0x000004f0)
#define ZCNTL_CTL_OFFSET (C_MODEL_BASE + 0x00000500)
#define SYNC_ETHERNET_CFG0_OFFSET (C_MODEL_BASE + 0x00000510)
#define SYNC_ETHERNET_SELECT0_OFFSET (C_MODEL_BASE + 0x00000518)
#define SYNC_ETHERNET_MON0_OFFSET (C_MODEL_BASE + 0x0000051c)
#define SYNC_ETHERNET_CFG1_OFFSET (C_MODEL_BASE + 0x00000520)
#define SYNC_ETHERNET_SELECT1_OFFSET (C_MODEL_BASE + 0x00000528)
#define SYNC_ETHERNET_MON1_OFFSET (C_MODEL_BASE + 0x0000052c)
#define TIME_OUT_INFO_OFFSET (C_MODEL_BASE + 0x00000530)
#define TIME_OUT_HAPPEN_OFFSET (C_MODEL_BASE + 0x00000538)
#define IPE_AGING_FIFO_RAM_OFFSET (C_MODEL_BASE + 0x09400040)
#define IPE_AGING_CTL_OFFSET (C_MODEL_BASE + 0x09400000)
#define IPE_AGING_STATUS_OFFSET (C_MODEL_BASE + 0x09400010)
#define IPE_AGING_STATUS_MASK_OFFSET (C_MODEL_BASE + 0x09400014)
#define IPE_AGING_INTR_VALUE_SET_OFFSET (C_MODEL_BASE + 0x09400018)
#define IPE_AGING_INTR_VALUE_RESET_OFFSET (C_MODEL_BASE + 0x0940001c)
#define IPE_AGING_INTR_MASK_SET_OFFSET (C_MODEL_BASE + 0x09400020)
#define IPE_AGING_INTR_MASK_RESET_OFFSET (C_MODEL_BASE + 0x09400024)
#define IPE_AGING_INIT_OFFSET (C_MODEL_BASE + 0x09400028)
#define IPE_AGING_INIT_DONE_OFFSET (C_MODEL_BASE + 0x0940002c)
#define IPEAGING_NORMAL_INTR_VALUE_SET_OFFSET (C_MODEL_BASE + 0x09400030)
#define IPEAGING_NORMAL_INTR_VALUE_RESET_OFFSET (C_MODEL_BASE + 0x09400034)
#define IPEAGING_NORMAL_INTR_MASK_SET_OFFSET (C_MODEL_BASE + 0x09400038)
#define IPEAGING_NORMAL_INTR_MASK_RESET_OFFSET (C_MODEL_BASE + 0x0940003c)
#define IPE_AGING_FIFO_DEPTH_OFFSET (C_MODEL_BASE + 0x09400044)
#define IPE_FORWARD_DRAIN_ENABLE_OFFSET (C_MODEL_BASE + 0x09000000)
#define IPE_FORWARD_CREDIT_VALUE_CFG_OFFSET (C_MODEL_BASE + 0x0900000c)
#define IPE_FORWARD_THRD_CFG_OFFSET (C_MODEL_BASE + 0x09000010)
#define IPE_FORWARD_STATS_OFFSET (C_MODEL_BASE + 0x09000018)
#define IPE_FORWARD_INTERRUPT_OFFSET (C_MODEL_BASE + 0x09000020)
#define IPE_FORWARD_CTL_OFFSET (C_MODEL_BASE + 0x09000040)
#define IPE_FORWARD_SGMAC_CTL_OFFSET (C_MODEL_BASE + 0x090000c0)
#define IPE_FORWARD_APS_BRIDGE_TABLE_PARITY_FAIL_RECORD_OFFSET (C_MODEL_BASE + 0x09000080)
#define IPE_FORWARD_APS_SELECT_TABLE_PARITY_FAIL_RECORD_OFFSET (C_MODEL_BASE + 0x09000084)
#define IPE_FORWARD_FWD_EXT_TABLE_PARITY_FAIL_RECORD_OFFSET (C_MODEL_BASE + 0x09000088)
#define IPE_FORWARD_SEQUENCE_NUMBER_TABLE_PARITY_FAIL_RECORD_OFFSET (C_MODEL_BASE + 0x0900008c)
#define IPE_HDR_ADJ_DRAIN_ENABLE_OFFSET (C_MODEL_BASE + 0x08000000)
#define IPE_HDR_ADJ_MODE_CTL_OFFSET (C_MODEL_BASE + 0x08000004)
#define IPE_HDR_ADJ_SGMAC_CTL_OFFSET (C_MODEL_BASE + 0x08000008)
#define IPE_HDR_ADJ_CTL_OFFSET (C_MODEL_BASE + 0x0800000c)
#define IPE_HDR_ADJ_VLAN_PTR_OFFSET (C_MODEL_BASE + 0x08000010)
#define IPE_HDR_ADJ_EXP_MAP_TABLE_OFFSET (C_MODEL_BASE + 0x08000018)
#define IPE_HDR_ADJ_PHY_PORT_MUX_CTL_OFFSET (C_MODEL_BASE + 0x08000020)
#define IPE_HDR_ADJ_MISC_CTL_OFFSET (C_MODEL_BASE + 0x08000028)
#define IPE_HDR_ADJ_FIFO_THRD_OFFSET (C_MODEL_BASE + 0x08000030)
#define IPE_HDR_ADJ_INTERRUPT_OFFSET (C_MODEL_BASE + 0x08000040)
#define IPE_HDR_ADJ_RANDOM_SEED_LOAD_OFFSET (C_MODEL_BASE + 0x08000050)
#define IPE_HDR_ADJ_STATS_OFFSET (C_MODEL_BASE + 0x08000080)
#define IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_OFFSET (C_MODEL_BASE + 0x08000100)
#define IPE_HDR_ADJ_PARITY_FAIL_RECORD_OFFSET (C_MODEL_BASE + 0x08000140)
#define IPE_HDR_ADJ_DISABLE_CRC_UPD_OFFSET (C_MODEL_BASE + 0x08000160)
#define IPE_HDR_ADJ_WRR_WEIGHT_OFFSET (C_MODEL_BASE + 0x08000164)
#define IPE_HDR_ADJ_ADDR_FREE_FIFO_INIT_DONE_OFFSET (C_MODEL_BASE + 0x08000168)
#define IPE_HDR_ADJ_CMPC_RES_WORD_RAM_INIT_OFFSET (C_MODEL_BASE + 0x08000170)
#define IPE_HDR_ADJ_CREDIT_USED_OFFSET (C_MODEL_BASE + 0x08000178)
#define IPE_INTF_MAPPER_INTERRUPT0_OFFSET (C_MODEL_BASE + 0x08400000)
#define IPE_INTF_MAPPER_INTERRUPT1_OFFSET (C_MODEL_BASE + 0x08400010)
#define INTF_MAPPER_CONFIG_OFFSET (C_MODEL_BASE + 0x08400020)
#define IPE_INTF_MAPPER_INIT_OFFSET (C_MODEL_BASE + 0x08400028)
#define IPE_INTF_MAPPER_INIT_DONE_OFFSET (C_MODEL_BASE + 0x0840002c)
#define IPE_DS_VLAN_CTL_OFFSET (C_MODEL_BASE + 0x08400030)
#define IPE_INTF_MAPPER_CTL_OFFSET (C_MODEL_BASE + 0x08400040)
#define IPE_USER_ID_CTL_OFFSET (C_MODEL_BASE + 0x08400080)
#define IPE_ROUTER_MAC_CTL_OFFSET (C_MODEL_BASE + 0x084000c0)
#define IPE_INTF_MAPPER_MIN_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x084000e0)
#define IPE_INTF_MAPPER_MAX_PKT_LENGTH_OFFSET (C_MODEL_BASE + 0x084000e4)
#define IPE_INTF_MAPPER_THRESHOLD_OFFSET (C_MODEL_BASE + 0x084000e8)
#define IPE_BPDU_ESCAPE_CTL_OFFSET (C_MODEL_BASE + 0x08400100)
#define IPE_BPDU_PROTOCOL_ESCAPE_CAM_OFFSET (C_MODEL_BASE + 0x08400200)
#define IPE_BPDU_PROTOCOL_ESCAPE_CAM2_OFFSET (C_MODEL_BASE + 0x08400240)
#define IPE_BPDU_PROTOCOL_ESCAPE_CAM3_OFFSET (C_MODEL_BASE + 0x08400280)
#define IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT_OFFSET (C_MODEL_BASE + 0x08400300)
#define IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_OFFSET (C_MODEL_BASE + 0x08400320)
#define IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_OFFSET (C_MODEL_BASE + 0x08400340)
#define IPE_INTF_MAPPER_RX_DEBUG_OFFSET (C_MODEL_BASE + 0x08400400)
#define IPE_INTF_MAPPER_TX_DEBUG_OFFSET (C_MODEL_BASE + 0x08400404)
#define IPE_INTF_MAPPER_TCAM_ARB_STATS_OFFSET (C_MODEL_BASE + 0x08400410)
#define IPE_INTF_MAPPER_TB_INFO_STATS_OFFSET (C_MODEL_BASE + 0x08400420)
#define IPE_INTF_MAPPER_SHARED_DS_STATS_OFFSET (C_MODEL_BASE + 0x08400430)
#define IPE_INTF_MAPPER_DS_LINK_AGGREGATE_GROUP_STATS_OFFSET (C_MODEL_BASE + 0x08400440)
#define IPE_INTF_MAPPER_PARITY_FAIL_RECORD_OFFSET (C_MODEL_BASE + 0x08400480)
#define IPE_LOOKUP_INTERRUPT_OFFSET (C_MODEL_BASE + 0x08800000)
#define IPE_PKT_PROC_CREDIT_OFFSET (C_MODEL_BASE + 0x08800010)
#define IPE_DUAL_INDEX_ORDER_OFFSET (C_MODEL_BASE + 0x08800014)
#define IPE_PKT_PROC_CREDIT_CFG_OFFSET (C_MODEL_BASE + 0x08800018)
#define IPE_LOOKUP_DRAIN_ENABLE_OFFSET (C_MODEL_BASE + 0x08800020)
#define IPE_LOOKUP_CUR_STATE_MACHINE_OFFSET (C_MODEL_BASE + 0x08800024)
#define IPE_LOOKUP_PARITY_FAIL_ADDR_OFFSET (C_MODEL_BASE + 0x0880002c)
#define IPE_LOOKUP_CTL_OFFSET (C_MODEL_BASE + 0x08800080)
#define IPE_LOOKUP_RESULT_CTL_OFFSET (C_MODEL_BASE + 0x08800100)
#define IPE_LOOKUP_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x08800800)
#define IPE_HASH_LOOKUP_RESULT_CTL_OFFSET (C_MODEL_BASE + 0x08800900)
#define IPE_IPV4_MCAST_FORCE_ROUTE_OFFSET (C_MODEL_BASE + 0x08800940)
#define IPE_IPV6_MCAST_FORCE_ROUTE_OFFSET (C_MODEL_BASE + 0x08800980)
#define INTERRUPT_OFFSET (C_MODEL_BASE + 0x08c00000)
#define INTERRUPT_NORMAL_OFFSET (C_MODEL_BASE + 0x08c00010)
#define IPE_PKT_PROC_PARITY_ENABLE_OFFSET (C_MODEL_BASE + 0x08c00020)
#define IPE_PKT_PROC_DRAIN_ENABLE_OFFSET (C_MODEL_BASE + 0x08c00024)
#define IPE_PKT_PROC_FORWARD_CREDIT_OFFSET (C_MODEL_BASE + 0x08c00028)
#define IPE_PKT_PROC_INIT_OFFSET (C_MODEL_BASE + 0x08c0002c)
#define IPE_ACL_QOS_RAND_SEED_LOAD_OFFSET (C_MODEL_BASE + 0x08c00030)
#define IPE_ACL_QOS_CTL_OFFSET (C_MODEL_BASE + 0x08c00034)
#define IPE_LEARNING_CACHE_VALID_OFFSET (C_MODEL_BASE + 0x08c00038)
#define IPE_ROUTE_CTL_OFFSET (C_MODEL_BASE + 0x08c00040)
#define IPE_BRIDGE_CTL_OFFSET (C_MODEL_BASE + 0x08c00050)
#define IPE_BRIDGE_STORM_CTL_OFFSET (C_MODEL_BASE + 0x08c00060)
#define IPE_CLASSIFICATION_CTL_OFFSET (C_MODEL_BASE + 0x08c00070)
#define IPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET (C_MODEL_BASE + 0x08c00080)
#define IPE_ROUTE_MARTIAN_ADDR_OFFSET (C_MODEL_BASE + 0x08c00090)
#define IPE_CLASSIFICATION_PATH_MAP_TABLE_OFFSET (C_MODEL_BASE + 0x08c000a0)
#define IPE_MPLS_CTL_OFFSET (C_MODEL_BASE + 0x08c000c0)
#define IPE_IPG_CTL_OFFSET (C_MODEL_BASE + 0x08c000e0)
#define IPE_EXCEPTION3_CTL_OFFSET (C_MODEL_BASE + 0x08c00100)
#define IPE_EXCEPTION3_CAM_OFFSET (C_MODEL_BASE + 0x08c00200)
#define IPE_EXCEPTION3_CAM_RESULT_OFFSET (C_MODEL_BASE + 0x08c00240)
#define IPE_EXCEPTION3_CAM2_OFFSET (C_MODEL_BASE + 0x08c00280)
#define IPE_EXCEPTION3_CAM2_RESULT_OFFSET (C_MODEL_BASE + 0x08c002c0)
#define IPE_PKT_PROC_DISCARD_SRC_OFFSET (C_MODEL_BASE + 0x08c00300)
#define IPE_STORM_CTL_UPDATE_CNT_OFFSET (C_MODEL_BASE + 0x08c00304)
#define IPE_PKT_PROC_INPUT_PKT_INFO_CNT_OFFSET (C_MODEL_BASE + 0x08c00400)
#define IPE_PKT_PROC_INPUT_PAR_RESULT_CNT_OFFSET (C_MODEL_BASE + 0x08c00404)
#define IPE_PKT_PROC_INPUT_TRIG_CNT_OFFSET (C_MODEL_BASE + 0x08c00408)
#define IPE_PKT_PROC_INPUT_TB_INFO_DS_CNT_OFFSET (C_MODEL_BASE + 0x08c00410)
#define IPE_PKT_PROC_INPUT_POLICING_RESULT_CNT_OFFSET (C_MODEL_BASE + 0x08c00414)
#define IPE_PKT_PROC_INPUT_FORWARD_DONE_CNT_OFFSET (C_MODEL_BASE + 0x08c00418)
#define IPE_PKT_PROC_OUTPUT_POLICING_REQ_CNT_OFFSET (C_MODEL_BASE + 0x08c0041c)
#define IPE_PKT_PROC_OUTPUT_CLA_RESULT_CNT_OFFSET (C_MODEL_BASE + 0x08c00420)
#define IPE_PKT_PROC_OUTPUT_RESULT_CNT_OFFSET (C_MODEL_BASE + 0x08c00424)
#define IPE_PKT_PROC_OUTPUT_PKT_PROC_DONE_CNT_OFFSET (C_MODEL_BASE + 0x08c00428)
#define IPE_PKT_PROC_DROP_FROM_FORMER_CNT_OFFSET (C_MODEL_BASE + 0x08c0042c)
#define IPE_PKT_PROC_DROP_IN_LOOKUP_CNT_OFFSET (C_MODEL_BASE + 0x08c00430)
#define IPE_PKT_PROC_DROP_IN_EXPAND_CNT_OFFSET (C_MODEL_BASE + 0x08c00434)
#define IPE_PKT_PROC_DROP_IN_ACL_CNT_OFFSET (C_MODEL_BASE + 0x08c00438)
#define IPE_PKT_PROC_DROP_IN_QOS_CNT_OFFSET (C_MODEL_BASE + 0x08c0043c)
#define IPE_PKT_PROC_DROP_IN_ROUTING_CNT_OFFSET (C_MODEL_BASE + 0x08c00440)
#define IPE_PKT_PROC_DROP_IN_BRIDGE_CNT_OFFSET (C_MODEL_BASE + 0x08c00444)
#define IPE_PKT_PROC_DROP_IN_LEARN_CNT_OFFSET (C_MODEL_BASE + 0x08c00448)
#define IPE_PKT_PROC_DROP_IN_STORM_CTL_CNT_OFFSET (C_MODEL_BASE + 0x08c0044c)
#define IPE_PKT_PROC_DROP_IN_MPLS_CNT_OFFSET (C_MODEL_BASE + 0x08c00450)
#define IPE_PKT_PROC_PARITY_FAIL_RECORD_OFFSET (C_MODEL_BASE + 0x08c00480)
#define IPE_STATS_CTL_IPE_PHB_INTF_OFFSET (C_MODEL_BASE + 0x09800000)
#define IPE_STATS_INIT_IPE_PHB_INTF_OFFSET (C_MODEL_BASE + 0x09800004)
#define IPE_STATS_INIT_DONE_IPE_PHB_INTF_OFFSET (C_MODEL_BASE + 0x09800008)
#define IPE_STATS_CTL_IPE_OVERALL_FWD_OFFSET (C_MODEL_BASE + 0x0980000c)
#define IPE_STATS_INIT_IPE_OVERALL_FWD_OFFSET (C_MODEL_BASE + 0x09800010)
#define IPE_STATS_INIT_DONE_IPE_OVERALL_FWD_OFFSET (C_MODEL_BASE + 0x09800014)
#define IPE_STATS_INTR_VALUE_SET_OFFSET (C_MODEL_BASE + 0x09800018)
#define IPE_STATS_INTR_VALUE_RESET_OFFSET (C_MODEL_BASE + 0x0980001c)
#define IPE_STATS_INTR_MASK_SET_OFFSET (C_MODEL_BASE + 0x09800020)
#define IPE_STATS_INTR_MASK_RESET_OFFSET (C_MODEL_BASE + 0x09800024)
#define IPE_STATS_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x09800028)
#define IPE_STATS_CTL_IPE_PORT_LOG_OFFSET (C_MODEL_BASE + 0x0980002c)
#define IPE_STATS_INIT_IPE_PORT_LOG_OFFSET (C_MODEL_BASE + 0x09800030)
#define IPE_STATS_INIT_DONE_IPE_PORT_LOG_OFFSET (C_MODEL_BASE + 0x09800034)
#define MAC_MUX_CALENDAR_OFFSET (C_MODEL_BASE + 0x003d0000)
#define MAC_MUX_WALKER_OFFSET (C_MODEL_BASE + 0x003d0040)
#define MAC_MUX_STAT_SEL_OFFSET (C_MODEL_BASE + 0x003d0048)
#define MAC_MUX_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x003d0080)
#define MUX_AGG0_INTERRUPT_FATAL_OFFSET (C_MODEL_BASE + 0x003d00a0)
#define MUX_AGG1_INTERRUPT_FATAL_OFFSET (C_MODEL_BASE + 0x003d00b0)
#define MUX_AGG2_INTERRUPT_FATAL_OFFSET (C_MODEL_BASE + 0x003d00c0)
#define MUX_AGG3_INTERRUPT_FATAL_OFFSET (C_MODEL_BASE + 0x003d00d0)
#define MUX_AGG_PARITY_ENABLE_OFFSET (C_MODEL_BASE + 0x003d00e0)
#define MET_FIFO_CTL_OFFSET (C_MODEL_BASE + 0x0a400010)
#define MET_FIFO_FORCE_USE_RCD_RAM_OFFSET (C_MODEL_BASE + 0x0a400018)
#define MET_FIFO_WRR_CTL_OFFSET (C_MODEL_BASE + 0x0a40001c)
#define MET_FIFO_INPUT_FIFO_THRESHOLD_OFFSET (C_MODEL_BASE + 0x0a400118)
#define MET_FIFO_START_PTR_OFFSET (C_MODEL_BASE + 0x0a400020)
#define MET_FIFO_END_PTR_OFFSET (C_MODEL_BASE + 0x0a400028)
#define MET_FIFO_INPUT_FIFO_DEPTH_OFFSET (C_MODEL_BASE + 0x0a400030)
#define MET_FIFO_INIT_OFFSET (C_MODEL_BASE + 0x0a400038)
#define MET_FIFO_INIT_DONE_OFFSET (C_MODEL_BASE + 0x0a40003c)
#define MET_FIFO_MAX_INIT_CNT_OFFSET (C_MODEL_BASE + 0x0a400140)
#define MET_FIFO_MCAST_ENABLE_OFFSET (C_MODEL_BASE + 0x0a400144)
#define MET_FIFO_MSG_CNT_OFFSET (C_MODEL_BASE + 0x0a400048)
#define MET_FIFO_WR_PTR_OFFSET (C_MODEL_BASE + 0x0a400050)
#define MET_FIFO_RD_PTR_OFFSET (C_MODEL_BASE + 0x0a400058)
#define MET_FIFO_WRR_WEIGHT_CNT_OFFSET (C_MODEL_BASE + 0x0a400064)
#define MET_FIFO_PENDING_MCAST_CNT_OFFSET (C_MODEL_BASE + 0x0a400068)
#define MET_FIFO_UPDATE_RCD_ERROR_SPOT_OFFSET (C_MODEL_BASE + 0x0a400070)
#define MET_FIFO_EN_QUE_CREDIT_OFFSET (C_MODEL_BASE + 0x0a400080)
#define MET_FIFO_TB_INFO_ARB_CREDIT_OFFSET (C_MODEL_BASE + 0x0a400084)
#define MET_FIFOQ_MGR_CREDIT_OFFSET (C_MODEL_BASE + 0x0a400088)
#define MET_FIFO_PARITY_ENABLE_OFFSET (C_MODEL_BASE + 0x0a40008c)
#define MET_FIFOQ_WRITE_RCD_UPD_FIFO_THRD_OFFSET (C_MODEL_BASE + 0x0a400090)
#define MET_FIFO_DRAIN_ENABLE_OFFSET (C_MODEL_BASE + 0x0a400094)
#define MET_FIFO_WRR_WT_CFG_OFFSET (C_MODEL_BASE + 0x0a400098)
#define MET_FIFO_WRR_WT_OFFSET (C_MODEL_BASE + 0x0a40009c)
#define MET_FIFO_RD_CUR_STATE_MACHINE_OFFSET (C_MODEL_BASE + 0x0a4000a0)
#define MET_FIFO_INPUT_EN_QUE_MSG_STATS_OFFSET (C_MODEL_BASE + 0x0a400400)
#define MET_FIFO_OUTPUT_EN_QUE_MSG_STATS_OFFSET (C_MODEL_BASE + 0x0a400404)
#define MET_FIFO_INPUTQ_WRITE_RCD_UPDATE_STATS_OFFSET (C_MODEL_BASE + 0x0a400408)
#define MET_FIFO_OUTPUT_FREE_BUF_MSG_STATS_OFFSET (C_MODEL_BASE + 0x0a40040c)
#define MET_FIFO_OUTPUT_TB_INFO_REQ_STATS_OFFSET (C_MODEL_BASE + 0x0a400410)
#define MET_FIFO_INPUT_TB_INFO_ARB_DONE_STATS_OFFSET (C_MODEL_BASE + 0x0a400414)
#define MET_FIFO_INPUT_TB_INFO_RD_VALID_STATS_OFFSET (C_MODEL_BASE + 0x0a400418)
#define MET_FIFO_INPUTQ_WRITE_MET_FIFO_DONE_STATS_OFFSET (C_MODEL_BASE + 0x0a40041c)
#define MET_FIFO_OUTPUT_RCD_DONE_STATS_OFFSET (C_MODEL_BASE + 0x0a400420)
#define MET_FIFO_OUTPUT_ENQUE_DISCARD_STATS_OFFSET (C_MODEL_BASE + 0x0a400424)
#define MET_FIFO_OUTPUT_FREE_BUF_CNT_OFFSET (C_MODEL_BASE + 0x0a400428)
#define MET_FIFO_OUTPUT_MET_FIFO_BUF_CNT_OFFSET (C_MODEL_BASE + 0x0a40042c)
#define MET_FIFO_INPUT_UPD_BUF_CNT_OFFSET (C_MODEL_BASE + 0x0a400430)
#define MET_FIFO_INPUT_BUF_STORE_BUF_CNT_OFFSET (C_MODEL_BASE + 0x0a400434)
#define MET_FIFO_INPUT_UCAST_MSG_CNT_OFFSET (C_MODEL_BASE + 0x0a400438)
#define MET_FIFO_INPUT_MCAST_MSG_CNT_OFFSET (C_MODEL_BASE + 0x0a40043c)
#define MET_FIFO_OUTPUT_UCAST_MSG_CNT_OFFSET (C_MODEL_BASE + 0x0a400440)
#define MET_FIFO_OUTPUT_MCAST_MSG_CNT_OFFSET (C_MODEL_BASE + 0x0a400444)
#define MET_FIFO_ECC_CTL_OFFSET (C_MODEL_BASE + 0x0a400448)
#define MET_FIFO_ECC_ERROR_STATS_OFFSET (C_MODEL_BASE + 0x0a40044c)
#define MET_FIFO_MET_ENTRY_ECC_DISCARD_CNT_OFFSET (C_MODEL_BASE + 0x0a400450)
#define MET_FIFO_PARITY_FAIL_RECORD_OFFSET (C_MODEL_BASE + 0x0a400460)
#define MET_FIFO_INTERRUPT_OFFSET (C_MODEL_BASE + 0x0a400480)
#define NET_RX_DRAIN_ENABLE_OFFSET (C_MODEL_BASE + 0x003e0000)
#define NET_RX_CTL_OFFSET (C_MODEL_BASE + 0x003e0010)
#define NET_RX_FREE_LIST_INIT_OFFSET (C_MODEL_BASE + 0x003e0018)
#define NET_RX_FREE_LIST_CTL_OFFSET (C_MODEL_BASE + 0x003e0020)
#define NET_RX_MAX_PKT_SIZE_OFFSET (C_MODEL_BASE + 0x003e0040)
#define NET_RX_MIN_PKT_SIZE_OFFSET (C_MODEL_BASE + 0x003e0044)
#define NET_RX_MAX_PKT_SIZE_SELECT_OFFSET (C_MODEL_BASE + 0x003e0050)
#define NET_RX_MIN_PKT_SIZE_SELECT_OFFSET (C_MODEL_BASE + 0x003e0058)
#define NET_RX_CHANNEL_DROP_THRESHOLD_OFFSET (C_MODEL_BASE + 0x003e0064)
#define NET_RX_CHANNEL_DROP_THRESHOLD_SELECT_OFFSET (C_MODEL_BASE + 0x003e0078)
#define NET_RX_CHANNEL_BUFFER_COUNT_OFFSET (C_MODEL_BASE + 0x003e0100)
#define NET_RX_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x003e0200)
#define NET_RX_CHANNEL_STAT_SELECT_OFFSET (C_MODEL_BASE + 0x003e0280)
#define NET_RX_CHANNEL_INFO_CTL_OFFSET (C_MODEL_BASE + 0x003e0288)
#define NET_RX_BUFFER_SIZE_OFFSET (C_MODEL_BASE + 0x003e02d0)
#define NET_RX_BUFFER_COUNT_OFFSET (C_MODEL_BASE + 0x003e02d4)
#define NET_RX_BUFFER_ALMOST_FULL_THRESHOLD_OFFSET (C_MODEL_BASE + 0x003e02d8)
#define NET_RX_BUFFER_FULL_THRESHOLD_OFFSET (C_MODEL_BASE + 0x003e02dc)
#define NET_RX_INTERRUPT_OFFSET (C_MODEL_BASE + 0x003e02f0)
#define NET_RX_BPDU_CTL_OFFSET (C_MODEL_BASE + 0x003e0300)
#define NET_RX_FAIR_DROP_CTL_OFFSET (C_MODEL_BASE + 0x003e0308)
#define NET_RX_STATE_OFFSET (C_MODEL_BASE + 0x003e030c)
#define NET_RX_RESERVED_MAC_DA_CTL_OFFSET (C_MODEL_BASE + 0x003e0320)
#define NET_RX_BPDU_STATS_OFFSET (C_MODEL_BASE + 0x003e0330)
#define NET_RX_PRE_FETCH_FIFO_DEPTH_OFFSET (C_MODEL_BASE + 0x003e0338)
#define NET_RX_PARITY_FAIL_RECORD_OFFSET (C_MODEL_BASE + 0x003e033c)
#define NET_TX_INTERRUPT_OFFSET (C_MODEL_BASE + 0x003f0000)
#define NET_TX_CHANNEL_EN_OFFSET (C_MODEL_BASE + 0x003f0010)
#define NET_TX_CHANNEL_TX_EN_OFFSET (C_MODEL_BASE + 0x003f0018)
#define NET_TX_INIT_OFFSET (C_MODEL_BASE + 0x003f0020)
#define NET_TX_INIT_DONE_OFFSET (C_MODEL_BASE + 0x003f0024)
#define NET_TX_PKT_MEM_SEGMENT_OFFSET (C_MODEL_BASE + 0x003f0028)
#define NET_TX_PARITY_ENABLE_OFFSET (C_MODEL_BASE + 0x003f002c)
#define NET_TX_STAT_SEL_OFFSET (C_MODEL_BASE + 0x003f0030)
#define NET_TX_CFG_MAX_CHAN_ID_OFFSET (C_MODEL_BASE + 0x003f0038)
#define NET_TX_XGMAC_ALTERNATIVE_EN_OFFSET (C_MODEL_BASE + 0x003f003c)
#define NET_TXE_LOOP_STALL_RECORD_OFFSET (C_MODEL_BASE + 0x003f0040)
#define NET_TX_EPE_STALL_EN_OFFSET (C_MODEL_BASE + 0x003f0044)
#define NET_TX_STALL_THRD_OFFSET (C_MODEL_BASE + 0x003f0050)
#define NET_TX_STALL_RECORD_OFFSET (C_MODEL_BASE + 0x003f0054)
#define NET_TX_PARITY_FAIL_RECORD_OFFSET (C_MODEL_BASE + 0x003f0058)
#define NET_TX_PKT_AUTO_GEN_CONFIG_OFFSET (C_MODEL_BASE + 0x003f0070)
#define NET_TX_PKT_AUTO_GEN_BURST_CNT_OFFSET (C_MODEL_BASE + 0x003f0074)
#define NET_TX_PKT_AUTO_GEN_DATA_OFFSET (C_MODEL_BASE + 0x003f0080)
#define NET_TX_CAL_CTL_OFFSET (C_MODEL_BASE + 0x003f0180)
#define NET_TX_FR_STATS_OFFSET (C_MODEL_BASE + 0x003f0200)
#define NET_TX_FR_EPE_DATA_UNIT_STATS_OFFSET (C_MODEL_BASE + 0x003f0210)
#define NET_TX_DROP_STATS_OFFSET (C_MODEL_BASE + 0x003f0220)
#define NET_TX_PKT_MEM_ACCESS_STATS_OFFSET (C_MODEL_BASE + 0x003f0230)
#define NET_TX_TO_NET_STATS_OFFSET (C_MODEL_BASE + 0x003f0300)
#define NET_TX_TO_NET_DATA_UNIT_STATS_OFFSET (C_MODEL_BASE + 0x003f0310)
#define NET_TX_TOE_LOOP_STATS_OFFSET (C_MODEL_BASE + 0x003f0320)
#define NET_TX_SILENT_DROP_STATS_OFFSET (C_MODEL_BASE + 0x003f0330)
#define NET_TX_LOG_PKT_STATS_OFFSET (C_MODEL_BASE + 0x003f0334)
#define NET_TX_CREDIT_RETURN_STATS_OFFSET (C_MODEL_BASE + 0x003f0338)
#define OAM_HDR_EDIT_CTL_OFFSET (C_MODEL_BASE + 0x00ac0000)
#define OAM_HDR_EDIT_DRAIN_ENABLE_OFFSET (C_MODEL_BASE + 0x00ac0010)
#define OAM_HDR_EDIT_MISC_CFIG_OFFSET (C_MODEL_BASE + 0x00ac0018)
#define OAM_HDR_EDIT_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x00ac0030)
#define OAM_FWD_CTL_OFFSET (C_MODEL_BASE + 0x00ac0080)
#define OAM_FWD_MISC_CFG_OFFSET (C_MODEL_BASE + 0x00ac0084)
#define OAM_FWD_DRAIN_ENABLE_OFFSET (C_MODEL_BASE + 0x00ac0088)
#define OAM_FWD_BS_WRR_WEIGHT_OFFSET (C_MODEL_BASE + 0x00ac0090)
#define OAM_FWD_CPU_WRR_WEIGHT_OFFSET (C_MODEL_BASE + 0x00ac0094)
#define OAM_FWD_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x00ac00c0)
#define OAM_FWD_INTERRUPT_FATAL_OFFSET (C_MODEL_BASE + 0x00ac00a0)
#define OAM_FWD_CREDIT_USED_OFFSET (C_MODEL_BASE + 0x00ac00b0)
#define OAM_LOOKUP_INTERRUPT_OFFSET (C_MODEL_BASE + 0x00a40000)
#define OAM_LOOKUP_CREDIT_CONFIG_OFFSET (C_MODEL_BASE + 0x00a40010)
#define OAM_LOOKUP_DRAIN_ENABLE_CONFIG_OFFSET (C_MODEL_BASE + 0x00a40014)
#define OAM_LOOKUP_CTL_OFFSET (C_MODEL_BASE + 0x00a40020)
#define OAM_LOOKUP_RESULT_CTL_OFFSET (C_MODEL_BASE + 0x00a40028)
#define OAM_HASH_LOOKUP_CTL_OFFSET (C_MODEL_BASE + 0x00a40040)
#define OAM_HASH_LOOKUP_RESULT_CTL_OFFSET (C_MODEL_BASE + 0x00a40060)
#define OAM_LKUP_PARITY_FAIL_RECORD_OFFSET (C_MODEL_BASE + 0x00a40080)
#define OAM_LKUP_THRESHOLD_CFG_OFFSET (C_MODEL_BASE + 0x00a40090)
#define OAM_RX_STATS_OFFSET (C_MODEL_BASE + 0x00a40100)
#define OAM_TX_STATS_OFFSET (C_MODEL_BASE + 0x00a40104)
#define OAM_LOOKUP_STATS_OFFSET (C_MODEL_BASE + 0x00a40108)
#define OAM_HDR_ADJUST_CTL_OFFSET (C_MODEL_BASE + 0x00a00000)
#define OAM_HDR_ADJUST_DRAIN_ENABLE_OFFSET (C_MODEL_BASE + 0x00a00008)
#define OAM_HDR_ADJUST_MISC_CFG_OFFSET (C_MODEL_BASE + 0x00a00010)
#define OAM_HDR_ADJUST_CREDIT_USED_OFFSET (C_MODEL_BASE + 0x00a00018)
#define OAM_PARSER_PACKET_TYPE_TABLE_OFFSET (C_MODEL_BASE + 0x00a00020)
#define OAM_PARSER_ETHER_CTL_OFFSET (C_MODEL_BASE + 0x00a00040)
#define OAM_PARSER_LAYER2_PROTOCOL_CAM_VALID_OFFSET (C_MODEL_BASE + 0x00a00060)
#define OAM_PARSER_LAYER2_PROTOCOL_CAM_OFFSET (C_MODEL_BASE + 0x00a00080)
#define OAM_PARSER_MAX_TLV_NUM_OFFSET (C_MODEL_BASE + 0x00a00064)
#define OAM_PARSER_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x00a00100)
#define OAM_PARSER_INTERRUPT_FATAL_OFFSET (C_MODEL_BASE + 0x00a00120)
#define OAM_RX_PROC_ETHER_CTL_OFFSET (C_MODEL_BASE + 0x00a80000)
#define OAM_RX_PROC_MISC_CTL_OFFSET (C_MODEL_BASE + 0x00a80020)
#define OAM_RX_PROC_CREDIT_USED_OFFSET (C_MODEL_BASE + 0x00a80024)
#define OAM_RX_PROC_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x00a80030)
#define OAMPROC_OAM_UPD_CTL_OFFSET (C_MODEL_BASE + 0x00a80100)
#define OAMPROC_OAM_UPD_STATUS_OFFSET (C_MODEL_BASE + 0x00a80114)
#define OAMPROC_OAM_UPD_CCI_CTL_OFFSET (C_MODEL_BASE + 0x00a80118)
#define OAMPROC_OAM_UPD_APS_CTL_OFFSET (C_MODEL_BASE + 0x00a80120)
#define OAMPROC_OAM_UPD_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x00a80140)
#define OAM_TX_PROC_ETHER_CTL_OFFSET (C_MODEL_BASE + 0x00a80200)
#define OAM_TX_PROC_ETHER_MAC_OFFSET (C_MODEL_BASE + 0x00a80220)
#define OAM_TX_PROC_ETHER_SEND_ID_OFFSET (C_MODEL_BASE + 0x00a80230)
#define OAM_TX_PROC_PRIORITY_MAP_OFFSET (C_MODEL_BASE + 0x00a80240)
#define OAM_TX_PROC_MISC_CTL_OFFSET (C_MODEL_BASE + 0x00a80260)
#define OAM_TX_PROC_CREDIT_USED_OFFSET (C_MODEL_BASE + 0x00a80264)
#define OAM_TX_PROC_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x00a80280)
#define OAM_ERR_CACHE_VALID_OFFSET (C_MODEL_BASE + 0x00a80300)
#define OAM_ERR_CACHE_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x00a80340)
#define OAM_CPU_ACCESS_DS_MP_CTL_OFFSET (C_MODEL_BASE + 0x00a80400)
#define OAM_PROC_LOCKED_ADDR_ENTRY_VALID_OFFSET (C_MODEL_BASE + 0x00a80408)
#define OAM_PROC_INTERRUPT_NORMAL_OFFSET (C_MODEL_BASE + 0x00a80420)
#define OAM_PROC_INTERRUPT_FATAL_OFFSET (C_MODEL_BASE + 0x00a80430)
#define OAM_PROC_PARITY_FAIL_RECORD_OFFSET (C_MODEL_BASE + 0x00a80440)
#define OAMPROC_OAM_PROC_CFG_ERR_RECORD_OFFSET (C_MODEL_BASE + 0x00a80460)
#define OAM_PROC_DS_INIT_OFFSET (C_MODEL_BASE + 0x00a80480)
#define PARSER_PBB_CTL_OFFSET (C_MODEL_BASE + 0x00460000)
#define PARSER_PACKET_TYPE_TABLE_OFFSET (C_MODEL_BASE + 0x00460020)
#define PARSER_ETHERNET_CTL_OFFSET (C_MODEL_BASE + 0x00460040)
#define PARSER_LAYER2_PROTOCOL_CAM_VALID_OFFSET (C_MODEL_BASE + 0x00460060)
#define PARSER_LAYER2_PROTOCOL_CAM_OFFSET (C_MODEL_BASE + 0x00460080)
#define PARSER_LAYER2_FLEX_CTL_OFFSET (C_MODEL_BASE + 0x00460100)
#define PARSER_MPLS_CTL_OFFSET (C_MODEL_BASE + 0x00460110)
#define PARSER_IP_HASH_CTL_OFFSET (C_MODEL_BASE + 0x00460120)
#define PARSER_IPV6_CTL_OFFSET (C_MODEL_BASE + 0x00460130)
#define PARSER_LAYER3_FLEX_CTL_OFFSET (C_MODEL_BASE + 0x00460140)
#define PARSER_LAYER3_PROTOCOL_CAM_VALID_OFFSET (C_MODEL_BASE + 0x00460150)
#define PARSER_LAYER3_PROTOCOL_CAM_OFFSET (C_MODEL_BASE + 0x00460180)
#define PARSER_APPLICATION_CAM_OFFSET (C_MODEL_BASE + 0x004601c0)
#define PARSER_L4_HASH_CTL_OFFSET (C_MODEL_BASE + 0x004601d0)
#define PARSER_LAYER4_FLAG_OP_CTL_OFFSET (C_MODEL_BASE + 0x004601e0)
#define PARSER_LAYER4_PORT_OP_SEL_OFFSET (C_MODEL_BASE + 0x004601f0)
#define PARSER_LAYER4_PORT_OP_CTL_OFFSET (C_MODEL_BASE + 0x00460200)
#define PARSER_UDP_APP_OP_CTL_OFFSET (C_MODEL_BASE + 0x00460220)
#define PARSER_LAYER4_LENGTH_OP_CTL_OFFSET (C_MODEL_BASE + 0x00460240)
#define PARSER_LAYER4_FLEX_CTL_OFFSET (C_MODEL_BASE + 0x00460280)
#define PARSER_LAYER4_PTP_CTL_OFFSET (C_MODEL_BASE + 0x00460290)
#define PARSER_INTERRUPT_OFFSET (C_MODEL_BASE + 0x004602a0)
#define PARSER_DEBUG_OFFSET (C_MODEL_BASE + 0x004602c0)
#define PARSER_STATE_OFFSET (C_MODEL_BASE + 0x004602e0)
#define PB_CTL_INTERRUPT_OFFSET (C_MODEL_BASE + 0x0b000000)
#define PB_CTL_INIT_OFFSET (C_MODEL_BASE + 0x0b000010)
#define PB_CTL_INIT_DONE_OFFSET (C_MODEL_BASE + 0x0b000014)
#define PB_CTL_PAGE_ADDRESS_OFFSET (C_MODEL_BASE + 0x0b000020)
#define PB_CTL_REFRESH_INTERVAL_OFFSET (C_MODEL_BASE + 0x0b000024)
#define PB_CTL_REFRESH_ENABLE_OFFSET (C_MODEL_BASE + 0x0b000028)
#define PB_CTL_WEIGHT_CFG_OFFSET (C_MODEL_BASE + 0x0b000030)
#define PB_CTL_BANK_OFFSET_SEL_OFFSET (C_MODEL_BASE + 0x0b000038)
#define PB_CTL_INPUT_STATS_OFFSET (C_MODEL_BASE + 0x0b000040)
#define PB_CTL_OUTPUT_STATS_OFFSET (C_MODEL_BASE + 0x0b000050)
#define PB_CTL_REQUEST_HOLD_STATS_OFFSET (C_MODEL_BASE + 0x0b000060)
#define PCI_VENDOR_ID_OFFSET (C_MODEL_BASE + 0xFFFFFFFF)
#define PCI_CMD_OFFSET (C_MODEL_BASE + 0xFFFFFFFF)
#define PCI_REV_ID_OFFSET (C_MODEL_BASE + 0xFFFFFFFF)
#define PCI_HEADER_TYPE_OFFSET (C_MODEL_BASE + 0xFFFFFFFF)
#define PCI_BASE_ADDR_OFFSET (C_MODEL_BASE + 0xFFFFFFFF)
#define PCI_SUBSYSTEM_VENDOR_ID_OFFSET (C_MODEL_BASE + 0xFFFFFFFF)
#define PCI_SM_OFFSET (C_MODEL_BASE + 0xFFFFFFFF)
#define POLICING_CTRL0_OFFSET (C_MODEL_BASE + 0x00470000)
#define POLICING_CTRL1_OFFSET (C_MODEL_BASE + 0x00470004)
#define POLICING_DS_POLICER_ACCESS_OFFSET (C_MODEL_BASE + 0x00470008)
#define POLICING_DS_POLICER_WR00_OFFSET (C_MODEL_BASE + 0x0047000c)
#define POLICING_DS_POLICER_WR01_OFFSET (C_MODEL_BASE + 0x00470010)
#define POLICING_DS_POLICER_WR02_OFFSET (C_MODEL_BASE + 0x00470014)
#define POLICING_DS_POLICER_WR03_OFFSET (C_MODEL_BASE + 0x00470018)
#define POLICING_DS_POLICER_RD00_OFFSET (C_MODEL_BASE + 0x0047001c)
#define POLICING_DS_POLICER_RD01_OFFSET (C_MODEL_BASE + 0x00470020)
#define POLICING_DS_POLICER_RD02_OFFSET (C_MODEL_BASE + 0x00470024)
#define POLICING_DS_POLICER_RD03_OFFSET (C_MODEL_BASE + 0x00470028)
#define POLICING_IPE_EPE_FIFO_THRD_OFFSET (C_MODEL_BASE + 0x0047002c)
#define POLICING_EXT_BASE_PTR_OFFSET (C_MODEL_BASE + 0x00470034)
#define POLICING_STATS_CONFIRM_BASE_PTR_OFFSET (C_MODEL_BASE + 0x00470038)
#define POLICING_STATS_NOT_CONFIRM_BASE_PTR_OFFSET (C_MODEL_BASE + 0x0047003c)
#define POLICING_INTR0_VALUE_SET_OFFSET (C_MODEL_BASE + 0x00470040)
#define POLICING_INTR0_VALUE_RESET_OFFSET (C_MODEL_BASE + 0x00470044)
#define POLICING_INTR0_MASK_SET_OFFSET (C_MODEL_BASE + 0x00470048)
#define POLICING_INTR0_MASK_RESET_OFFSET (C_MODEL_BASE + 0x0047004c)
#define POLICING_INTR1_VALUE_SET_OFFSET (C_MODEL_BASE + 0x00470050)
#define POLICING_INTR1_VALUE_RESET_OFFSET (C_MODEL_BASE + 0x00470054)
#define POLICING_INTR1_MASK_SET_OFFSET (C_MODEL_BASE + 0x00470058)
#define POLICING_INTR1_MASK_RESET_OFFSET (C_MODEL_BASE + 0x0047005c)
#define POLICING_CFG_RD_CREDIT_OFFSET (C_MODEL_BASE + 0x00470060)
#define POLICING_RUNNING_RD_CREDIT_OFFSET (C_MODEL_BASE + 0x00470064)
#define POLICING_CFG_WR_CREDIT_OFFSET (C_MODEL_BASE + 0x00470068)
#define POLICING_RUNNING_WR_CREDIT_OFFSET (C_MODEL_BASE + 0x0047006c)
#define POLICING_CACHE_CLEAR_OFFSET (C_MODEL_BASE + 0x00470070)
#define POLICING_HIERARCHY_EN_OFFSET (C_MODEL_BASE + 0x00470074)
#define POLICING_PENDING_CREDIT_OFFSET (C_MODEL_BASE + 0x00470078)
#define PTP_FRC_CTL_OFFSET (C_MODEL_BASE + 0x00410000)
#define PTP_FRC_OFFSET (C_MODEL_BASE + 0x00410040)
#define PTP_QUANTA_OFFSET (C_MODEL_BASE + 0x00410050)
#define PTP_DRIFT_ADJUST_OFFSET (C_MODEL_BASE + 0x00410054)
#define PTP_OFFSET_ADJUST_OFFSET (C_MODEL_BASE + 0x00410058)
#define PTP_MAC_TX_CAPTURE_TS_CTL_OFFSET (C_MODEL_BASE + 0x00410060)
#define PTP_MAC_TX_CAPTURE_TS_STATUS_OFFSET (C_MODEL_BASE + 0x00410064)
#define PTP_MAC_TX_CAPTURE_TS_OFFSET (C_MODEL_BASE + 0x00410080)
#define PTP_SYNC_INTF_CFG_OFFSET (C_MODEL_BASE + 0x00410090)
#define PTP_SYNC_INTF_HALF_PERIOD_OFFSET (C_MODEL_BASE + 0x00410098)
#define PTP_SYNC_INTF_TOGGLE_TIME_OFFSET (C_MODEL_BASE + 0x004100a0)
#define PTP_SYNC_INTF_HEART_BEAT_CFG_OFFSET (C_MODEL_BASE + 0x004101ac)
#define PTP_SYNC_INTF_INPUT_TS_OFFSET (C_MODEL_BASE + 0x004100b0)
#define PTP_SYNC_INTF_CAPTURE_CTL_OFFSET (C_MODEL_BASE + 0x004100c4)
#define PTP_SYNC_INTF_CAPTURE_FRC_TS_OFFSET (C_MODEL_BASE + 0x004100c8)
#define PTP_SYNC_INTF_CAPTURE_ADJ_FRC_TS_OFFSET (C_MODEL_BASE + 0x004100d0)
#define PTP_INTERRUPT_OFFSET (C_MODEL_BASE + 0x004100e0)
#define PTP_MAC_RX_CAPTURE_TS_OFFSET (C_MODEL_BASE + 0x00410300)
#define QDR_ARB_INTERRUPT_OFFSET (C_MODEL_BASE + 0x0c000000)
#define QDR_ARB_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x0c000100)
#define QDR_CTL_CFG_OFFSET (C_MODEL_BASE + 0x0e000000)
#define QDR_PARITY_ERROR_COUNT_OFFSET (C_MODEL_BASE + 0x0e000004)
#define QDR_BIST_CONTROL_OFFSET (C_MODEL_BASE + 0x0e000008)
#define QDR_BIST_POINTERS_OFFSET (C_MODEL_BASE + 0x0e00000c)
#define QDR_CAPTURE_RESULT_OFFSET (C_MODEL_BASE + 0x0e000010)
#define QDR_ADR_MATCH_MASK_OFFSET (C_MODEL_BASE + 0x0e000014)
#define QDR_ADR_MATCH_VALUE_OFFSET (C_MODEL_BASE + 0x0e000018)
#define QDR_INIT_CTL_OFFSET (C_MODEL_BASE + 0x0e000020)
#define QDR_CTL_REQ_FIFO_THRESHOLD_OFFSET (C_MODEL_BASE + 0x0e000028)
#define QDR_CTL_INTERRUPT_OFFSET (C_MODEL_BASE + 0x0e000030)
#define QDR_CTL_PARITY_FAIL_RECORD_OFFSET (C_MODEL_BASE + 0x0e000040)
#define Q_MGR_ENQ_INTERRUPT_OFFSET (C_MODEL_BASE + 0x06000000)
#define Q_MGR_ENQ_CTL_OFFSET (C_MODEL_BASE + 0x06000010)
#define Q_MGR_ENQ_INIT_OFFSET (C_MODEL_BASE + 0x06000014)
#define Q_MGR_ENQ_INIT_DONE_OFFSET (C_MODEL_BASE + 0x06000018)
#define Q_MGR_ETHERNET_IPG_OFFSET (C_MODEL_BASE + 0x06000020)
#define Q_MGR_RAND_SEED_LOAD_OFFSET (C_MODEL_BASE + 0x06000024)
#define Q_MGR_ENQ_QUEUE_ID_MAX_NUM_OFFSET (C_MODEL_BASE + 0x06000028)
#define Q_MGR_ENQ_QUE_NUM_FIFO_CREDIT_OFFSET (C_MODEL_BASE + 0x0600002c)
#define QMGRENQ_Q_MGR_ENQ_RCD_UPD_CREDIT_OFFSET (C_MODEL_BASE + 0x06000030)
#define Q_MGR_ENQ_TABLE_RAM_CREDIT_OFFSET (C_MODEL_BASE + 0x06000034)
#define Q_MGR_ENQ_PARITY_ENABLE_OFFSET (C_MODEL_BASE + 0x0600003c)
#define Q_MGR_ENQ_DRAIN_ENABLE_OFFSET (C_MODEL_BASE + 0x06000040)
#define Q_MGR_QUE_DROP_STATS_BASE_OFFSET (C_MODEL_BASE + 0x06000044)
#define Q_MGR_ENQ_RAND_SEED_LOAD_FORCE_DROP_OFFSET (C_MODEL_BASE + 0x06000048)
#define Q_MGR_LENGTH_ADJUST_OFFSET (C_MODEL_BASE + 0x0600004c)
#define Q_MGR_ENQ_CRITICAL_PKT_CTL_OFFSET (C_MODEL_BASE + 0x06000050)
#define Q_MGR_EGRESS_RESRC_MGR_OFFSET (C_MODEL_BASE + 0x06000054)
#define Q_MGR_SHARED_QUE_ENTRY_CNT_OFFSET (C_MODEL_BASE + 0x06000058)
#define Q_MGR_RESERVED_CHANNEL_RANGE_OFFSET (C_MODEL_BASE + 0x06000090)
#define Q_MGR_QWRITE_CTL_OFFSET (C_MODEL_BASE + 0x060000a0)
#define Q_MGR_QUEUE_ID_MON_OFFSET (C_MODEL_BASE + 0x060000c0)
#define Q_MGR_ENQ_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x06000100)
#define Q_MGR_ENQUEUE_STATS_OFFSET (C_MODEL_BASE + 0x06000120)
#define Q_MGR_ENQ_PARITY_FAIL_RECORD_OFFSET (C_MODEL_BASE + 0x06000140)
#define Q_MGRQ_HASH_CAM_CTL_OFFSET (C_MODEL_BASE + 0x06000180)
#define Q_MGRQ_WRITE_SGMAC_CTL_OFFSET (C_MODEL_BASE + 0x060001c0)
#define Q_HASH_LOOKUP_RESULT_CTL_OFFSET (C_MODEL_BASE + 0x060001d0)
#define Q_MGR_HASH_LOOKUP_STATS_OFFSET (C_MODEL_BASE + 0x060001d4)
#define Q_MGR_LINK_LIST_INTERRUPT_OFFSET (C_MODEL_BASE + 0x06400000)
#define Q_MGR_FREE_LIST_STATUS_OFFSET (C_MODEL_BASE + 0x06400010)
#define Q_MGR_FREE_LIST_MAX_NUM_OFFSET (C_MODEL_BASE + 0x06400018)
#define QMGRLINKLIST_Q_MGR_QUEUE_ID_MAX_NUM_OFFSET (C_MODEL_BASE + 0x0640001c)
#define Q_MGR_INIT_OFFSET (C_MODEL_BASE + 0x06400020)
#define Q_MGR_INIT_DONE_OFFSET (C_MODEL_BASE + 0x06400024)
#define Q_MGR_FREE_LIST_FIFO_CREDIT_OFFSET (C_MODEL_BASE + 0x06400028)
#define Q_MGR_LINK_LIST_PARITY_ENABLE_OFFSET (C_MODEL_BASE + 0x0640002c)
#define Q_MGR_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x06401000)
#define Q_MGR_LINK_LIST_ECC_CTRL_OFFSET (C_MODEL_BASE + 0x06400140)
#define Q_MGR_LINK_LIST_ECC_ERROR_STATS_OFFSET (C_MODEL_BASE + 0x06400144)
#define Q_MGR_LINK_LIST_PARITY_FAIL_RECORD_OFFSET (C_MODEL_BASE + 0x06400150)
#define Q_MGR_SCH_INTERRUPT_OFFSET (C_MODEL_BASE + 0x06800000)
#define Q_MGR_SCH_INIT_OFFSET (C_MODEL_BASE + 0x06800010)
#define Q_MGR_SCH_INIT_DONE_OFFSET (C_MODEL_BASE + 0x06800014)
#define QMGRSCH_Q_MGR_QUEUE_ID_MAX_NUM_OFFSET (C_MODEL_BASE + 0x06800018)
#define Q_MGR_SCH_PARITY_ENABLE_OFFSET (C_MODEL_BASE + 0x0680001c)
#define Q_MGR_QUE_DEQ_STATS_BASE_OFFSET (C_MODEL_BASE + 0x06800020)
#define Q_MGR_SCH_SP_PATCH_EN_OFFSET (C_MODEL_BASE + 0x06800024)
#define Q_MGR_QUEUE_SHAPE_CTL_OFFSET (C_MODEL_BASE + 0x06800080)
#define Q_MGR_GROUP_SHAPE_CTL_OFFSET (C_MODEL_BASE + 0x06800090)
#define Q_MGR_SCH_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x06800440)
#define Q_MGR_SCH_PARITY_FAIL_RECORD_OFFSET (C_MODEL_BASE + 0x06800480)
#define Q_MGR_SUB_CH_INTERRUPT_OFFSET (C_MODEL_BASE + 0x06c00000)
#define Q_MGR_SUB_CH_INIT_OFFSET (C_MODEL_BASE + 0x06c00010)
#define Q_MGR_SUB_CH_INIT_DONE_OFFSET (C_MODEL_BASE + 0x06c00014)
#define Q_MGR_SUB_CH_SHAPE_CTL_OFFSET (C_MODEL_BASE + 0x06c00018)
#define Q_MGR_NETWORK_DRAIN_EN_CFG_OFFSET (C_MODEL_BASE + 0x06c00020)
#define Q_MGR_FABRIC_DRAIN_EN_CFG_OFFSET (C_MODEL_BASE + 0x06c00028)
#define Q_MGR_MISC_DRAIN_EN_CFG_OFFSET (C_MODEL_BASE + 0x06c0002c)
#define Q_MGR_QDR_ARB_CREDIT_OFFSET (C_MODEL_BASE + 0x06c00040)
#define Q_MGR_TRACK_FIFO_CREDIT_OFFSET (C_MODEL_BASE + 0x06c00044)
#define Q_MGR_SUB_CH_PARITY_ENABLE_OFFSET (C_MODEL_BASE + 0x06c00048)
#define Q_MGR_INTERFACE_WRR_WEIGHT_CFG_OFFSET (C_MODEL_BASE + 0x06c00080)
#define Q_MGR_MISC_INTERFACE_WRR_WEIGHT_CFG_OFFSET (C_MODEL_BASE + 0x06c00090)
#define Q_MGRI_LOOP_OUT_PROFILE_WRR_WEIGHT_CFG_OFFSET (C_MODEL_BASE + 0x06c00184)
#define Q_MGR_CPU_OUT_PROFILE_WRR_WEIGHT_CFG_OFFSET (C_MODEL_BASE + 0x06c0018c)
#define Q_MGR_OAM_OUT_PROFILE_WRR_WEIGHT_CFG_OFFSET (C_MODEL_BASE + 0x06c00194)
#define Q_MGRE_LOOP_OUTP_WRR_WEIGHT_CFG_OFFSET (C_MODEL_BASE + 0x06c0019c)
#define Q_MGR_SUB_CH_BW_MON_OFFSET (C_MODEL_BASE + 0x06c00200)
#define Q_MGR_CH_SHAPE_STATE_OFFSET (C_MODEL_BASE + 0x06c00300)
#define Q_MGR_SUB_CH_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x06c00800)
#define Q_MGR_TABLE_QUE_ENTRY_INTERRUPT_OFFSET (C_MODEL_BASE + 0x07000000)
#define Q_MGR_TABLE_ECC_CTRL_OFFSET (C_MODEL_BASE + 0x07000010)
#define Q_MGR_TABLE_PARITY_CTRL_OFFSET (C_MODEL_BASE + 0x07000014)
#define QUE_ENTRY_READ_FAIL_RECORD_OFFSET (C_MODEL_BASE + 0x07000018)
#define Q_MGR_TABLE_QUE_ENTRY_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x07000100)
#define Q_MGR_TABLE_ECC_ERROR_STATS_OFFSET (C_MODEL_BASE + 0x07000120)
#define QUADMACAPP0_QUAD_MAC_APP_INTERRUPT_FATAL_OFFSET (C_MODEL_BASE + 0x00310000)
#define QUADMACAPP0_QUAD_MAC_APP_PACKET_LEN_MTU1_OFFSET (C_MODEL_BASE + 0x00310018)
#define QUADMACAPP0_QUAD_MAC_APP_PACKET_LEN_MTU2_OFFSET (C_MODEL_BASE + 0x0031001c)
#define QUADMACAPP0_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_OFFSET (C_MODEL_BASE + 0x00310020)
#define QUADMACAPP0_QUAD_MAC_APP_INIT_OFFSET (C_MODEL_BASE + 0x00310024)
#define QUADMACAPP0_QUAD_MAC_APP_INIT_DONE_OFFSET (C_MODEL_BASE + 0x00310028)
#define QUADMACAPP0_QUAD_MAC_APP_STATS_UPDATE_CTRL_OFFSET (C_MODEL_BASE + 0x0031002c)
#define QUADMACAPP0_QUAD_MAC_APP_PARITY_ENABLE_OFFSET (C_MODEL_BASE + 0x00310030)
#define QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_OFFSET (C_MODEL_BASE + 0x00310034)
#define QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_OFFSET (C_MODEL_BASE + 0x00310038)
#define QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_OFFSET (C_MODEL_BASE + 0x0031003c)
#define QUADMACAPP0_QUAD_MAC_APP_MAX_INIT_CNT_OFFSET (C_MODEL_BASE + 0x00310040)
#define QUADMACAPP0_QUAD_MAC_APP_PAUSE_FRAME_CTL_OFFSET (C_MODEL_BASE + 0x00310044)
#define QUADMACAPP0_QUAD_MAC_APP_PKT_ERR_MASK_OUT_OFFSET (C_MODEL_BASE + 0x00310048)
#define QUADMACAPP0_QUAD_MAC_APP_PKT_ERR_INV_OFFSET (C_MODEL_BASE + 0x0031004c)
#define QUADMACAPP0_QUAD_MAC_APP_CRC_STRIP_OFFSET (C_MODEL_BASE + 0x00310050)
#define QUADMACAPP0_QUAD_MAC_APP_TP_ID_OFFSET (C_MODEL_BASE + 0x00310054)
#define QUADMACAPP0_QUAD_MAC_APP_BUF_STORE_STALL_MASK_OFFSET (C_MODEL_BASE + 0x00310060)
#define QUADMACAPP0_QUAD_MAC_APP_KEEP_BAY_HDR_OFFSET (C_MODEL_BASE + 0x00310064)
#define QUADMACAPP0_QUAD_MAC_APP_STALL_RECORD_OFFSET (C_MODEL_BASE + 0x00310068)
#define QUADMACAPP0_QUAD_MAC_APP_PAUSE_TIMER_OUT_OFFSET (C_MODEL_BASE + 0x00310070)
#define QUADMACAPP0_QUAD_MAC_APP_VLAN_CTRL_OFFSET (C_MODEL_BASE + 0x00310080)
#define QUADMACAPP0_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_OFFSET (C_MODEL_BASE + 0x003100a0)
#define QUADMACAPP0_QUAD_MAC_APP_STAT_SEL_OFFSET (C_MODEL_BASE + 0x003101b0)
#define QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x00310200)
#define QUADMACAPP10_QUAD_MAC_APP_INTERRUPT_FATAL_OFFSET (C_MODEL_BASE + 0x003b0000)
#define QUADMACAPP10_QUAD_MAC_APP_PACKET_LEN_MTU1_OFFSET (C_MODEL_BASE + 0x003b0018)
#define QUADMACAPP10_QUAD_MAC_APP_PACKET_LEN_MTU2_OFFSET (C_MODEL_BASE + 0x003b001c)
#define QUADMACAPP10_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_OFFSET (C_MODEL_BASE + 0x003b0020)
#define QUADMACAPP10_QUAD_MAC_APP_INIT_OFFSET (C_MODEL_BASE + 0x003b0024)
#define QUADMACAPP10_QUAD_MAC_APP_INIT_DONE_OFFSET (C_MODEL_BASE + 0x003b0028)
#define QUADMACAPP10_QUAD_MAC_APP_STATS_UPDATE_CTRL_OFFSET (C_MODEL_BASE + 0x003b002c)
#define QUADMACAPP10_QUAD_MAC_APP_PARITY_ENABLE_OFFSET (C_MODEL_BASE + 0x003b0030)
#define QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_OFFSET (C_MODEL_BASE + 0x003b0034)
#define QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_OFFSET (C_MODEL_BASE + 0x003b0038)
#define QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_OFFSET (C_MODEL_BASE + 0x003b003c)
#define QUADMACAPP10_QUAD_MAC_APP_MAX_INIT_CNT_OFFSET (C_MODEL_BASE + 0x003b0040)
#define QUADMACAPP10_QUAD_MAC_APP_PAUSE_FRAME_CTL_OFFSET (C_MODEL_BASE + 0x003b0044)
#define QUADMACAPP10_QUAD_MAC_APP_PKT_ERR_MASK_OUT_OFFSET (C_MODEL_BASE + 0x003b0048)
#define QUADMACAPP10_QUAD_MAC_APP_PKT_ERR_INV_OFFSET (C_MODEL_BASE + 0x003b004c)
#define QUADMACAPP10_QUAD_MAC_APP_CRC_STRIP_OFFSET (C_MODEL_BASE + 0x003b0050)
#define QUADMACAPP10_QUAD_MAC_APP_TP_ID_OFFSET (C_MODEL_BASE + 0x003b0054)
#define QUADMACAPP10_QUAD_MAC_APP_BUF_STORE_STALL_MASK_OFFSET (C_MODEL_BASE + 0x003b0060)
#define QUADMACAPP10_QUAD_MAC_APP_KEEP_BAY_HDR_OFFSET (C_MODEL_BASE + 0x003b0064)
#define QUADMACAPP10_QUAD_MAC_APP_STALL_RECORD_OFFSET (C_MODEL_BASE + 0x003b0068)
#define QUADMACAPP10_QUAD_MAC_APP_PAUSE_TIMER_OUT_OFFSET (C_MODEL_BASE + 0x003b0070)
#define QUADMACAPP10_QUAD_MAC_APP_VLAN_CTRL_OFFSET (C_MODEL_BASE + 0x003b0080)
#define QUADMACAPP10_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_OFFSET (C_MODEL_BASE + 0x003b00a0)
#define QUADMACAPP10_QUAD_MAC_APP_STAT_SEL_OFFSET (C_MODEL_BASE + 0x003b01b0)
#define QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x003b0200)
#define QUADMACAPP11_QUAD_MAC_APP_INTERRUPT_FATAL_OFFSET (C_MODEL_BASE + 0x003c0000)
#define QUADMACAPP11_QUAD_MAC_APP_PACKET_LEN_MTU1_OFFSET (C_MODEL_BASE + 0x003c0018)
#define QUADMACAPP11_QUAD_MAC_APP_PACKET_LEN_MTU2_OFFSET (C_MODEL_BASE + 0x003c001c)
#define QUADMACAPP11_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_OFFSET (C_MODEL_BASE + 0x003c0020)
#define QUADMACAPP11_QUAD_MAC_APP_INIT_OFFSET (C_MODEL_BASE + 0x003c0024)
#define QUADMACAPP11_QUAD_MAC_APP_INIT_DONE_OFFSET (C_MODEL_BASE + 0x003c0028)
#define QUADMACAPP11_QUAD_MAC_APP_STATS_UPDATE_CTRL_OFFSET (C_MODEL_BASE + 0x003c002c)
#define QUADMACAPP11_QUAD_MAC_APP_PARITY_ENABLE_OFFSET (C_MODEL_BASE + 0x003c0030)
#define QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_OFFSET (C_MODEL_BASE + 0x003c0034)
#define QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_OFFSET (C_MODEL_BASE + 0x003c0038)
#define QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_OFFSET (C_MODEL_BASE + 0x003c003c)
#define QUADMACAPP11_QUAD_MAC_APP_MAX_INIT_CNT_OFFSET (C_MODEL_BASE + 0x003c0040)
#define QUADMACAPP11_QUAD_MAC_APP_PAUSE_FRAME_CTL_OFFSET (C_MODEL_BASE + 0x003c0044)
#define QUADMACAPP11_QUAD_MAC_APP_PKT_ERR_MASK_OUT_OFFSET (C_MODEL_BASE + 0x003c0048)
#define QUADMACAPP11_QUAD_MAC_APP_PKT_ERR_INV_OFFSET (C_MODEL_BASE + 0x003c004c)
#define QUADMACAPP11_QUAD_MAC_APP_CRC_STRIP_OFFSET (C_MODEL_BASE + 0x003c0050)
#define QUADMACAPP11_QUAD_MAC_APP_TP_ID_OFFSET (C_MODEL_BASE + 0x003c0054)
#define QUADMACAPP11_QUAD_MAC_APP_BUF_STORE_STALL_MASK_OFFSET (C_MODEL_BASE + 0x003c0060)
#define QUADMACAPP11_QUAD_MAC_APP_KEEP_BAY_HDR_OFFSET (C_MODEL_BASE + 0x003c0064)
#define QUADMACAPP11_QUAD_MAC_APP_STALL_RECORD_OFFSET (C_MODEL_BASE + 0x003c0068)
#define QUADMACAPP11_QUAD_MAC_APP_PAUSE_TIMER_OUT_OFFSET (C_MODEL_BASE + 0x003c0070)
#define QUADMACAPP11_QUAD_MAC_APP_VLAN_CTRL_OFFSET (C_MODEL_BASE + 0x003c0080)
#define QUADMACAPP11_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_OFFSET (C_MODEL_BASE + 0x003c00a0)
#define QUADMACAPP11_QUAD_MAC_APP_STAT_SEL_OFFSET (C_MODEL_BASE + 0x003c01b0)
#define QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x003c0200)
#define QUADMACAPP1_QUAD_MAC_APP_INTERRUPT_FATAL_OFFSET (C_MODEL_BASE + 0x00320000)
#define QUADMACAPP1_QUAD_MAC_APP_PACKET_LEN_MTU1_OFFSET (C_MODEL_BASE + 0x00320018)
#define QUADMACAPP1_QUAD_MAC_APP_PACKET_LEN_MTU2_OFFSET (C_MODEL_BASE + 0x0032001c)
#define QUADMACAPP1_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_OFFSET (C_MODEL_BASE + 0x00320020)
#define QUADMACAPP1_QUAD_MAC_APP_INIT_OFFSET (C_MODEL_BASE + 0x00320024)
#define QUADMACAPP1_QUAD_MAC_APP_INIT_DONE_OFFSET (C_MODEL_BASE + 0x00320028)
#define QUADMACAPP1_QUAD_MAC_APP_STATS_UPDATE_CTRL_OFFSET (C_MODEL_BASE + 0x0032002c)
#define QUADMACAPP1_QUAD_MAC_APP_PARITY_ENABLE_OFFSET (C_MODEL_BASE + 0x00320030)
#define QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_OFFSET (C_MODEL_BASE + 0x00320034)
#define QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_OFFSET (C_MODEL_BASE + 0x00320038)
#define QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_OFFSET (C_MODEL_BASE + 0x0032003c)
#define QUADMACAPP1_QUAD_MAC_APP_MAX_INIT_CNT_OFFSET (C_MODEL_BASE + 0x00320040)
#define QUADMACAPP1_QUAD_MAC_APP_PAUSE_FRAME_CTL_OFFSET (C_MODEL_BASE + 0x00320044)
#define QUADMACAPP1_QUAD_MAC_APP_PKT_ERR_MASK_OUT_OFFSET (C_MODEL_BASE + 0x00320048)
#define QUADMACAPP1_QUAD_MAC_APP_PKT_ERR_INV_OFFSET (C_MODEL_BASE + 0x0032004c)
#define QUADMACAPP1_QUAD_MAC_APP_CRC_STRIP_OFFSET (C_MODEL_BASE + 0x00320050)
#define QUADMACAPP1_QUAD_MAC_APP_TP_ID_OFFSET (C_MODEL_BASE + 0x00320054)
#define QUADMACAPP1_QUAD_MAC_APP_BUF_STORE_STALL_MASK_OFFSET (C_MODEL_BASE + 0x00320060)
#define QUADMACAPP1_QUAD_MAC_APP_KEEP_BAY_HDR_OFFSET (C_MODEL_BASE + 0x00320064)
#define QUADMACAPP1_QUAD_MAC_APP_STALL_RECORD_OFFSET (C_MODEL_BASE + 0x00320068)
#define QUADMACAPP1_QUAD_MAC_APP_PAUSE_TIMER_OUT_OFFSET (C_MODEL_BASE + 0x00320070)
#define QUADMACAPP1_QUAD_MAC_APP_VLAN_CTRL_OFFSET (C_MODEL_BASE + 0x00320080)
#define QUADMACAPP1_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_OFFSET (C_MODEL_BASE + 0x003200a0)
#define QUADMACAPP1_QUAD_MAC_APP_STAT_SEL_OFFSET (C_MODEL_BASE + 0x003201b0)
#define QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x00320200)
#define QUADMACAPP2_QUAD_MAC_APP_INTERRUPT_FATAL_OFFSET (C_MODEL_BASE + 0x00330000)
#define QUADMACAPP2_QUAD_MAC_APP_PACKET_LEN_MTU1_OFFSET (C_MODEL_BASE + 0x00330018)
#define QUADMACAPP2_QUAD_MAC_APP_PACKET_LEN_MTU2_OFFSET (C_MODEL_BASE + 0x0033001c)
#define QUADMACAPP2_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_OFFSET (C_MODEL_BASE + 0x00330020)
#define QUADMACAPP2_QUAD_MAC_APP_INIT_OFFSET (C_MODEL_BASE + 0x00330024)
#define QUADMACAPP2_QUAD_MAC_APP_INIT_DONE_OFFSET (C_MODEL_BASE + 0x00330028)
#define QUADMACAPP2_QUAD_MAC_APP_STATS_UPDATE_CTRL_OFFSET (C_MODEL_BASE + 0x0033002c)
#define QUADMACAPP2_QUAD_MAC_APP_PARITY_ENABLE_OFFSET (C_MODEL_BASE + 0x00330030)
#define QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_OFFSET (C_MODEL_BASE + 0x00330034)
#define QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_OFFSET (C_MODEL_BASE + 0x00330038)
#define QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_OFFSET (C_MODEL_BASE + 0x0033003c)
#define QUADMACAPP2_QUAD_MAC_APP_MAX_INIT_CNT_OFFSET (C_MODEL_BASE + 0x00330040)
#define QUADMACAPP2_QUAD_MAC_APP_PAUSE_FRAME_CTL_OFFSET (C_MODEL_BASE + 0x00330044)
#define QUADMACAPP2_QUAD_MAC_APP_PKT_ERR_MASK_OUT_OFFSET (C_MODEL_BASE + 0x00330048)
#define QUADMACAPP2_QUAD_MAC_APP_PKT_ERR_INV_OFFSET (C_MODEL_BASE + 0x0033004c)
#define QUADMACAPP2_QUAD_MAC_APP_CRC_STRIP_OFFSET (C_MODEL_BASE + 0x00330050)
#define QUADMACAPP2_QUAD_MAC_APP_TP_ID_OFFSET (C_MODEL_BASE + 0x00330054)
#define QUADMACAPP2_QUAD_MAC_APP_BUF_STORE_STALL_MASK_OFFSET (C_MODEL_BASE + 0x00330060)
#define QUADMACAPP2_QUAD_MAC_APP_KEEP_BAY_HDR_OFFSET (C_MODEL_BASE + 0x00330064)
#define QUADMACAPP2_QUAD_MAC_APP_STALL_RECORD_OFFSET (C_MODEL_BASE + 0x00330068)
#define QUADMACAPP2_QUAD_MAC_APP_PAUSE_TIMER_OUT_OFFSET (C_MODEL_BASE + 0x00330070)
#define QUADMACAPP2_QUAD_MAC_APP_VLAN_CTRL_OFFSET (C_MODEL_BASE + 0x00330080)
#define QUADMACAPP2_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_OFFSET (C_MODEL_BASE + 0x003300a0)
#define QUADMACAPP2_QUAD_MAC_APP_STAT_SEL_OFFSET (C_MODEL_BASE + 0x003301b0)
#define QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x00330200)
#define QUADMACAPP3_QUAD_MAC_APP_INTERRUPT_FATAL_OFFSET (C_MODEL_BASE + 0x00340000)
#define QUADMACAPP3_QUAD_MAC_APP_PACKET_LEN_MTU1_OFFSET (C_MODEL_BASE + 0x00340018)
#define QUADMACAPP3_QUAD_MAC_APP_PACKET_LEN_MTU2_OFFSET (C_MODEL_BASE + 0x0034001c)
#define QUADMACAPP3_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_OFFSET (C_MODEL_BASE + 0x00340020)
#define QUADMACAPP3_QUAD_MAC_APP_INIT_OFFSET (C_MODEL_BASE + 0x00340024)
#define QUADMACAPP3_QUAD_MAC_APP_INIT_DONE_OFFSET (C_MODEL_BASE + 0x00340028)
#define QUADMACAPP3_QUAD_MAC_APP_STATS_UPDATE_CTRL_OFFSET (C_MODEL_BASE + 0x0034002c)
#define QUADMACAPP3_QUAD_MAC_APP_PARITY_ENABLE_OFFSET (C_MODEL_BASE + 0x00340030)
#define QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_OFFSET (C_MODEL_BASE + 0x00340034)
#define QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_OFFSET (C_MODEL_BASE + 0x00340038)
#define QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_OFFSET (C_MODEL_BASE + 0x0034003c)
#define QUADMACAPP3_QUAD_MAC_APP_MAX_INIT_CNT_OFFSET (C_MODEL_BASE + 0x00340040)
#define QUADMACAPP3_QUAD_MAC_APP_PAUSE_FRAME_CTL_OFFSET (C_MODEL_BASE + 0x00340044)
#define QUADMACAPP3_QUAD_MAC_APP_PKT_ERR_MASK_OUT_OFFSET (C_MODEL_BASE + 0x00340048)
#define QUADMACAPP3_QUAD_MAC_APP_PKT_ERR_INV_OFFSET (C_MODEL_BASE + 0x0034004c)
#define QUADMACAPP3_QUAD_MAC_APP_CRC_STRIP_OFFSET (C_MODEL_BASE + 0x00340050)
#define QUADMACAPP3_QUAD_MAC_APP_TP_ID_OFFSET (C_MODEL_BASE + 0x00340054)
#define QUADMACAPP3_QUAD_MAC_APP_BUF_STORE_STALL_MASK_OFFSET (C_MODEL_BASE + 0x00340060)
#define QUADMACAPP3_QUAD_MAC_APP_KEEP_BAY_HDR_OFFSET (C_MODEL_BASE + 0x00340064)
#define QUADMACAPP3_QUAD_MAC_APP_STALL_RECORD_OFFSET (C_MODEL_BASE + 0x00340068)
#define QUADMACAPP3_QUAD_MAC_APP_PAUSE_TIMER_OUT_OFFSET (C_MODEL_BASE + 0x00340070)
#define QUADMACAPP3_QUAD_MAC_APP_VLAN_CTRL_OFFSET (C_MODEL_BASE + 0x00340080)
#define QUADMACAPP3_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_OFFSET (C_MODEL_BASE + 0x003400a0)
#define QUADMACAPP3_QUAD_MAC_APP_STAT_SEL_OFFSET (C_MODEL_BASE + 0x003401b0)
#define QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x00340200)
#define QUADMACAPP4_QUAD_MAC_APP_INTERRUPT_FATAL_OFFSET (C_MODEL_BASE + 0x00350000)
#define QUADMACAPP4_QUAD_MAC_APP_PACKET_LEN_MTU1_OFFSET (C_MODEL_BASE + 0x00350018)
#define QUADMACAPP4_QUAD_MAC_APP_PACKET_LEN_MTU2_OFFSET (C_MODEL_BASE + 0x0035001c)
#define QUADMACAPP4_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_OFFSET (C_MODEL_BASE + 0x00350020)
#define QUADMACAPP4_QUAD_MAC_APP_INIT_OFFSET (C_MODEL_BASE + 0x00350024)
#define QUADMACAPP4_QUAD_MAC_APP_INIT_DONE_OFFSET (C_MODEL_BASE + 0x00350028)
#define QUADMACAPP4_QUAD_MAC_APP_STATS_UPDATE_CTRL_OFFSET (C_MODEL_BASE + 0x0035002c)
#define QUADMACAPP4_QUAD_MAC_APP_PARITY_ENABLE_OFFSET (C_MODEL_BASE + 0x00350030)
#define QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_OFFSET (C_MODEL_BASE + 0x00350034)
#define QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_OFFSET (C_MODEL_BASE + 0x00350038)
#define QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_OFFSET (C_MODEL_BASE + 0x0035003c)
#define QUADMACAPP4_QUAD_MAC_APP_MAX_INIT_CNT_OFFSET (C_MODEL_BASE + 0x00350040)
#define QUADMACAPP4_QUAD_MAC_APP_PAUSE_FRAME_CTL_OFFSET (C_MODEL_BASE + 0x00350044)
#define QUADMACAPP4_QUAD_MAC_APP_PKT_ERR_MASK_OUT_OFFSET (C_MODEL_BASE + 0x00350048)
#define QUADMACAPP4_QUAD_MAC_APP_PKT_ERR_INV_OFFSET (C_MODEL_BASE + 0x0035004c)
#define QUADMACAPP4_QUAD_MAC_APP_CRC_STRIP_OFFSET (C_MODEL_BASE + 0x00350050)
#define QUADMACAPP4_QUAD_MAC_APP_TP_ID_OFFSET (C_MODEL_BASE + 0x00350054)
#define QUADMACAPP4_QUAD_MAC_APP_BUF_STORE_STALL_MASK_OFFSET (C_MODEL_BASE + 0x00350060)
#define QUADMACAPP4_QUAD_MAC_APP_KEEP_BAY_HDR_OFFSET (C_MODEL_BASE + 0x00350064)
#define QUADMACAPP4_QUAD_MAC_APP_STALL_RECORD_OFFSET (C_MODEL_BASE + 0x00350068)
#define QUADMACAPP4_QUAD_MAC_APP_PAUSE_TIMER_OUT_OFFSET (C_MODEL_BASE + 0x00350070)
#define QUADMACAPP4_QUAD_MAC_APP_VLAN_CTRL_OFFSET (C_MODEL_BASE + 0x00350080)
#define QUADMACAPP4_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_OFFSET (C_MODEL_BASE + 0x003500a0)
#define QUADMACAPP4_QUAD_MAC_APP_STAT_SEL_OFFSET (C_MODEL_BASE + 0x003501b0)
#define QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x00350200)
#define QUADMACAPP5_QUAD_MAC_APP_INTERRUPT_FATAL_OFFSET (C_MODEL_BASE + 0x00360000)
#define QUADMACAPP5_QUAD_MAC_APP_PACKET_LEN_MTU1_OFFSET (C_MODEL_BASE + 0x00360018)
#define QUADMACAPP5_QUAD_MAC_APP_PACKET_LEN_MTU2_OFFSET (C_MODEL_BASE + 0x0036001c)
#define QUADMACAPP5_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_OFFSET (C_MODEL_BASE + 0x00360020)
#define QUADMACAPP5_QUAD_MAC_APP_INIT_OFFSET (C_MODEL_BASE + 0x00360024)
#define QUADMACAPP5_QUAD_MAC_APP_INIT_DONE_OFFSET (C_MODEL_BASE + 0x00360028)
#define QUADMACAPP5_QUAD_MAC_APP_STATS_UPDATE_CTRL_OFFSET (C_MODEL_BASE + 0x0036002c)
#define QUADMACAPP5_QUAD_MAC_APP_PARITY_ENABLE_OFFSET (C_MODEL_BASE + 0x00360030)
#define QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_OFFSET (C_MODEL_BASE + 0x00360034)
#define QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_OFFSET (C_MODEL_BASE + 0x00360038)
#define QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_OFFSET (C_MODEL_BASE + 0x0036003c)
#define QUADMACAPP5_QUAD_MAC_APP_MAX_INIT_CNT_OFFSET (C_MODEL_BASE + 0x00360040)
#define QUADMACAPP5_QUAD_MAC_APP_PAUSE_FRAME_CTL_OFFSET (C_MODEL_BASE + 0x00360044)
#define QUADMACAPP5_QUAD_MAC_APP_PKT_ERR_MASK_OUT_OFFSET (C_MODEL_BASE + 0x00360048)
#define QUADMACAPP5_QUAD_MAC_APP_PKT_ERR_INV_OFFSET (C_MODEL_BASE + 0x0036004c)
#define QUADMACAPP5_QUAD_MAC_APP_CRC_STRIP_OFFSET (C_MODEL_BASE + 0x00360050)
#define QUADMACAPP5_QUAD_MAC_APP_TP_ID_OFFSET (C_MODEL_BASE + 0x00360054)
#define QUADMACAPP5_QUAD_MAC_APP_BUF_STORE_STALL_MASK_OFFSET (C_MODEL_BASE + 0x00360060)
#define QUADMACAPP5_QUAD_MAC_APP_KEEP_BAY_HDR_OFFSET (C_MODEL_BASE + 0x00360064)
#define QUADMACAPP5_QUAD_MAC_APP_STALL_RECORD_OFFSET (C_MODEL_BASE + 0x00360068)
#define QUADMACAPP5_QUAD_MAC_APP_PAUSE_TIMER_OUT_OFFSET (C_MODEL_BASE + 0x00360070)
#define QUADMACAPP5_QUAD_MAC_APP_VLAN_CTRL_OFFSET (C_MODEL_BASE + 0x00360080)
#define QUADMACAPP5_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_OFFSET (C_MODEL_BASE + 0x003600a0)
#define QUADMACAPP5_QUAD_MAC_APP_STAT_SEL_OFFSET (C_MODEL_BASE + 0x003601b0)
#define QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x00360200)
#define QUADMACAPP6_QUAD_MAC_APP_INTERRUPT_FATAL_OFFSET (C_MODEL_BASE + 0x00370000)
#define QUADMACAPP6_QUAD_MAC_APP_PACKET_LEN_MTU1_OFFSET (C_MODEL_BASE + 0x00370018)
#define QUADMACAPP6_QUAD_MAC_APP_PACKET_LEN_MTU2_OFFSET (C_MODEL_BASE + 0x0037001c)
#define QUADMACAPP6_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_OFFSET (C_MODEL_BASE + 0x00370020)
#define QUADMACAPP6_QUAD_MAC_APP_INIT_OFFSET (C_MODEL_BASE + 0x00370024)
#define QUADMACAPP6_QUAD_MAC_APP_INIT_DONE_OFFSET (C_MODEL_BASE + 0x00370028)
#define QUADMACAPP6_QUAD_MAC_APP_STATS_UPDATE_CTRL_OFFSET (C_MODEL_BASE + 0x0037002c)
#define QUADMACAPP6_QUAD_MAC_APP_PARITY_ENABLE_OFFSET (C_MODEL_BASE + 0x00370030)
#define QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_OFFSET (C_MODEL_BASE + 0x00370034)
#define QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_OFFSET (C_MODEL_BASE + 0x00370038)
#define QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_OFFSET (C_MODEL_BASE + 0x0037003c)
#define QUADMACAPP6_QUAD_MAC_APP_MAX_INIT_CNT_OFFSET (C_MODEL_BASE + 0x00370040)
#define QUADMACAPP6_QUAD_MAC_APP_PAUSE_FRAME_CTL_OFFSET (C_MODEL_BASE + 0x00370044)
#define QUADMACAPP6_QUAD_MAC_APP_PKT_ERR_MASK_OUT_OFFSET (C_MODEL_BASE + 0x00370048)
#define QUADMACAPP6_QUAD_MAC_APP_PKT_ERR_INV_OFFSET (C_MODEL_BASE + 0x0037004c)
#define QUADMACAPP6_QUAD_MAC_APP_CRC_STRIP_OFFSET (C_MODEL_BASE + 0x00370050)
#define QUADMACAPP6_QUAD_MAC_APP_TP_ID_OFFSET (C_MODEL_BASE + 0x00370054)
#define QUADMACAPP6_QUAD_MAC_APP_BUF_STORE_STALL_MASK_OFFSET (C_MODEL_BASE + 0x00370060)
#define QUADMACAPP6_QUAD_MAC_APP_KEEP_BAY_HDR_OFFSET (C_MODEL_BASE + 0x00370064)
#define QUADMACAPP6_QUAD_MAC_APP_STALL_RECORD_OFFSET (C_MODEL_BASE + 0x00370068)
#define QUADMACAPP6_QUAD_MAC_APP_PAUSE_TIMER_OUT_OFFSET (C_MODEL_BASE + 0x00370070)
#define QUADMACAPP6_QUAD_MAC_APP_VLAN_CTRL_OFFSET (C_MODEL_BASE + 0x00370080)
#define QUADMACAPP6_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_OFFSET (C_MODEL_BASE + 0x003700a0)
#define QUADMACAPP6_QUAD_MAC_APP_STAT_SEL_OFFSET (C_MODEL_BASE + 0x003701b0)
#define QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x00370200)
#define QUADMACAPP7_QUAD_MAC_APP_INTERRUPT_FATAL_OFFSET (C_MODEL_BASE + 0x00380000)
#define QUADMACAPP7_QUAD_MAC_APP_PACKET_LEN_MTU1_OFFSET (C_MODEL_BASE + 0x00380018)
#define QUADMACAPP7_QUAD_MAC_APP_PACKET_LEN_MTU2_OFFSET (C_MODEL_BASE + 0x0038001c)
#define QUADMACAPP7_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_OFFSET (C_MODEL_BASE + 0x00380020)
#define QUADMACAPP7_QUAD_MAC_APP_INIT_OFFSET (C_MODEL_BASE + 0x00380024)
#define QUADMACAPP7_QUAD_MAC_APP_INIT_DONE_OFFSET (C_MODEL_BASE + 0x00380028)
#define QUADMACAPP7_QUAD_MAC_APP_STATS_UPDATE_CTRL_OFFSET (C_MODEL_BASE + 0x0038002c)
#define QUADMACAPP7_QUAD_MAC_APP_PARITY_ENABLE_OFFSET (C_MODEL_BASE + 0x00380030)
#define QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_OFFSET (C_MODEL_BASE + 0x00380034)
#define QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_OFFSET (C_MODEL_BASE + 0x00380038)
#define QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_OFFSET (C_MODEL_BASE + 0x0038003c)
#define QUADMACAPP7_QUAD_MAC_APP_MAX_INIT_CNT_OFFSET (C_MODEL_BASE + 0x00380040)
#define QUADMACAPP7_QUAD_MAC_APP_PAUSE_FRAME_CTL_OFFSET (C_MODEL_BASE + 0x00380044)
#define QUADMACAPP7_QUAD_MAC_APP_PKT_ERR_MASK_OUT_OFFSET (C_MODEL_BASE + 0x00380048)
#define QUADMACAPP7_QUAD_MAC_APP_PKT_ERR_INV_OFFSET (C_MODEL_BASE + 0x0038004c)
#define QUADMACAPP7_QUAD_MAC_APP_CRC_STRIP_OFFSET (C_MODEL_BASE + 0x00380050)
#define QUADMACAPP7_QUAD_MAC_APP_TP_ID_OFFSET (C_MODEL_BASE + 0x00380054)
#define QUADMACAPP7_QUAD_MAC_APP_BUF_STORE_STALL_MASK_OFFSET (C_MODEL_BASE + 0x00380060)
#define QUADMACAPP7_QUAD_MAC_APP_KEEP_BAY_HDR_OFFSET (C_MODEL_BASE + 0x00380064)
#define QUADMACAPP7_QUAD_MAC_APP_STALL_RECORD_OFFSET (C_MODEL_BASE + 0x00380068)
#define QUADMACAPP7_QUAD_MAC_APP_PAUSE_TIMER_OUT_OFFSET (C_MODEL_BASE + 0x00380070)
#define QUADMACAPP7_QUAD_MAC_APP_VLAN_CTRL_OFFSET (C_MODEL_BASE + 0x00380080)
#define QUADMACAPP7_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_OFFSET (C_MODEL_BASE + 0x003800a0)
#define QUADMACAPP7_QUAD_MAC_APP_STAT_SEL_OFFSET (C_MODEL_BASE + 0x003801b0)
#define QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x00380200)
#define QUADMACAPP8_QUAD_MAC_APP_INTERRUPT_FATAL_OFFSET (C_MODEL_BASE + 0x00390000)
#define QUADMACAPP8_QUAD_MAC_APP_PACKET_LEN_MTU1_OFFSET (C_MODEL_BASE + 0x00390018)
#define QUADMACAPP8_QUAD_MAC_APP_PACKET_LEN_MTU2_OFFSET (C_MODEL_BASE + 0x0039001c)
#define QUADMACAPP8_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_OFFSET (C_MODEL_BASE + 0x00390020)
#define QUADMACAPP8_QUAD_MAC_APP_INIT_OFFSET (C_MODEL_BASE + 0x00390024)
#define QUADMACAPP8_QUAD_MAC_APP_INIT_DONE_OFFSET (C_MODEL_BASE + 0x00390028)
#define QUADMACAPP8_QUAD_MAC_APP_STATS_UPDATE_CTRL_OFFSET (C_MODEL_BASE + 0x0039002c)
#define QUADMACAPP8_QUAD_MAC_APP_PARITY_ENABLE_OFFSET (C_MODEL_BASE + 0x00390030)
#define QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_OFFSET (C_MODEL_BASE + 0x00390034)
#define QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_OFFSET (C_MODEL_BASE + 0x00390038)
#define QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_OFFSET (C_MODEL_BASE + 0x0039003c)
#define QUADMACAPP8_QUAD_MAC_APP_MAX_INIT_CNT_OFFSET (C_MODEL_BASE + 0x00390040)
#define QUADMACAPP8_QUAD_MAC_APP_PAUSE_FRAME_CTL_OFFSET (C_MODEL_BASE + 0x00390044)
#define QUADMACAPP8_QUAD_MAC_APP_PKT_ERR_MASK_OUT_OFFSET (C_MODEL_BASE + 0x00390048)
#define QUADMACAPP8_QUAD_MAC_APP_PKT_ERR_INV_OFFSET (C_MODEL_BASE + 0x0039004c)
#define QUADMACAPP8_QUAD_MAC_APP_CRC_STRIP_OFFSET (C_MODEL_BASE + 0x00390050)
#define QUADMACAPP8_QUAD_MAC_APP_TP_ID_OFFSET (C_MODEL_BASE + 0x00390054)
#define QUADMACAPP8_QUAD_MAC_APP_BUF_STORE_STALL_MASK_OFFSET (C_MODEL_BASE + 0x00390060)
#define QUADMACAPP8_QUAD_MAC_APP_KEEP_BAY_HDR_OFFSET (C_MODEL_BASE + 0x00390064)
#define QUADMACAPP8_QUAD_MAC_APP_STALL_RECORD_OFFSET (C_MODEL_BASE + 0x00390068)
#define QUADMACAPP8_QUAD_MAC_APP_PAUSE_TIMER_OUT_OFFSET (C_MODEL_BASE + 0x00390070)
#define QUADMACAPP8_QUAD_MAC_APP_VLAN_CTRL_OFFSET (C_MODEL_BASE + 0x00390080)
#define QUADMACAPP8_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_OFFSET (C_MODEL_BASE + 0x003900a0)
#define QUADMACAPP8_QUAD_MAC_APP_STAT_SEL_OFFSET (C_MODEL_BASE + 0x003901b0)
#define QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x00390200)
#define QUADMACAPP9_QUAD_MAC_APP_INTERRUPT_FATAL_OFFSET (C_MODEL_BASE + 0x003a0000)
#define QUADMACAPP9_QUAD_MAC_APP_PACKET_LEN_MTU1_OFFSET (C_MODEL_BASE + 0x003a0018)
#define QUADMACAPP9_QUAD_MAC_APP_PACKET_LEN_MTU2_OFFSET (C_MODEL_BASE + 0x003a001c)
#define QUADMACAPP9_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_OFFSET (C_MODEL_BASE + 0x003a0020)
#define QUADMACAPP9_QUAD_MAC_APP_INIT_OFFSET (C_MODEL_BASE + 0x003a0024)
#define QUADMACAPP9_QUAD_MAC_APP_INIT_DONE_OFFSET (C_MODEL_BASE + 0x003a0028)
#define QUADMACAPP9_QUAD_MAC_APP_STATS_UPDATE_CTRL_OFFSET (C_MODEL_BASE + 0x003a002c)
#define QUADMACAPP9_QUAD_MAC_APP_PARITY_ENABLE_OFFSET (C_MODEL_BASE + 0x003a0030)
#define QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_OFFSET (C_MODEL_BASE + 0x003a0034)
#define QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_OFFSET (C_MODEL_BASE + 0x003a0038)
#define QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_OFFSET (C_MODEL_BASE + 0x003a003c)
#define QUADMACAPP9_QUAD_MAC_APP_MAX_INIT_CNT_OFFSET (C_MODEL_BASE + 0x003a0040)
#define QUADMACAPP9_QUAD_MAC_APP_PAUSE_FRAME_CTL_OFFSET (C_MODEL_BASE + 0x003a0044)
#define QUADMACAPP9_QUAD_MAC_APP_PKT_ERR_MASK_OUT_OFFSET (C_MODEL_BASE + 0x003a0048)
#define QUADMACAPP9_QUAD_MAC_APP_PKT_ERR_INV_OFFSET (C_MODEL_BASE + 0x003a004c)
#define QUADMACAPP9_QUAD_MAC_APP_CRC_STRIP_OFFSET (C_MODEL_BASE + 0x003a0050)
#define QUADMACAPP9_QUAD_MAC_APP_TP_ID_OFFSET (C_MODEL_BASE + 0x003a0054)
#define QUADMACAPP9_QUAD_MAC_APP_BUF_STORE_STALL_MASK_OFFSET (C_MODEL_BASE + 0x003a0060)
#define QUADMACAPP9_QUAD_MAC_APP_KEEP_BAY_HDR_OFFSET (C_MODEL_BASE + 0x003a0064)
#define QUADMACAPP9_QUAD_MAC_APP_STALL_RECORD_OFFSET (C_MODEL_BASE + 0x003a0068)
#define QUADMACAPP9_QUAD_MAC_APP_PAUSE_TIMER_OUT_OFFSET (C_MODEL_BASE + 0x003a0070)
#define QUADMACAPP9_QUAD_MAC_APP_VLAN_CTRL_OFFSET (C_MODEL_BASE + 0x003a0080)
#define QUADMACAPP9_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_OFFSET (C_MODEL_BASE + 0x003a00a0)
#define QUADMACAPP9_QUAD_MAC_APP_STAT_SEL_OFFSET (C_MODEL_BASE + 0x003a01b0)
#define QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x003a0200)
#define SGMAC0_SGMAC_MDIO_CMD_OFFSET (C_MODEL_BASE + 0x004e0080)
#define SGMAC0_SGMAC_CONFIG1_OFFSET (C_MODEL_BASE + 0x004e0000)
#define SGMAC0_SGMAC_CONFIG2_OFFSET (C_MODEL_BASE + 0x004e0004)
#define SGMAC0_SGMAC_CONFIG3_OFFSET (C_MODEL_BASE + 0x004e0008)
#define SGMAC0_SGMAC_CONFIG4_OFFSET (C_MODEL_BASE + 0x004e000c)
#define SGMAC0_SGMAC_SOFT_RST_OFFSET (C_MODEL_BASE + 0x004e0010)
#define SGMAC0_SGMAC_DBG1_OFFSET (C_MODEL_BASE + 0x004e0014)
#define SGMAC0_SGMAC_MDIO_RD_DATA_OFFSET (C_MODEL_BASE + 0x004e0018)
#define SGMAC0_SGMAC_STRETCH_MODE_OFFSET (C_MODEL_BASE + 0x004e001c)
#define SGMAC0_SGMAC_STATS_MTU1_OFFSET (C_MODEL_BASE + 0x004e0020)
#define SGMAC0_SGMAC_STATS_MTU2_OFFSET (C_MODEL_BASE + 0x004e0024)
#define SGMAC0_SGMAC_STATS_CONFIG_OFFSET (C_MODEL_BASE + 0x004e0028)
#define SGMAC0_SGMAC_STATS_INIT_OFFSET (C_MODEL_BASE + 0x004e002c)
#define SGMAC0_SGMAC_STATS_INIT_DONE_OFFSET (C_MODEL_BASE + 0x004e0030)
#define SGMAC0_SGMAC_DESKEW_FIFO_CONFIG_OFFSET (C_MODEL_BASE + 0x004e0034)
#define SGMAC0_SGMAC_CONFIG5_OFFSET (C_MODEL_BASE + 0x004e0038)
#define SGMAC0_SGMAC_CONFIG6_OFFSET (C_MODEL_BASE + 0x004e003c)
#define SGMAC0_SGMAC_INTERRUPT_STATUS_SET_OFFSET (C_MODEL_BASE + 0x004e0040)
#define SGMAC0_SGMAC_INTERRUPT_STATUS_RESET_OFFSET (C_MODEL_BASE + 0x004e0044)
#define SGMAC0_SGMAC_INTERRUPT_MASK_SET_OFFSET (C_MODEL_BASE + 0x004e0048)
#define SGMAC0_SGMAC_INTERRUPT_MASK_RESET_OFFSET (C_MODEL_BASE + 0x004e004c)
#define SGMAC0_SGMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x004e0050)
#define SGMAC0_SGMAC_PRBS_ERR_CNT0_OFFSET (C_MODEL_BASE + 0x004e0054)
#define SGMAC0_SGMAC_PRBS_ERR_CNT1_OFFSET (C_MODEL_BASE + 0x004e0058)
#define SGMAC0_SGMAC_PRBS_ERR_CNT2_OFFSET (C_MODEL_BASE + 0x004e005c)
#define SGMAC0_SGMAC_PRBS_ERR_CNT3_OFFSET (C_MODEL_BASE + 0x004e0060)
#define SGMAC0_SGMAC8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x004e0068)
#define SGMAC0_SGMAC_TP_ID_OFFSET (C_MODEL_BASE + 0x004e006c)
#define SGMAC0_SGMAC_USE_ORGINAL_COS_OFFSET (C_MODEL_BASE + 0x004e0070)
#define SGMAC0_SGMAC_PRIORITY_MAP_OFFSET (C_MODEL_BASE + 0x004e0200)
#define SGMAC0_SGMAC_GEN_PKT_OFFSET (C_MODEL_BASE + 0x004e0240)
#define SGMAC0_SGMAC_PAYLOAD_OFFSET (C_MODEL_BASE + 0x004e0280)
#define SGMAC0_SGMAC_DRAIN_EN_OFFSET (C_MODEL_BASE + 0x004e02c0)
#define SGMAC0_SGMAC_MDIO_CMD_STATUS_OFFSET (C_MODEL_BASE + 0x004e02c4)
#define SGMAC0_SGMAC_MDIO_CFG_OFFSET (C_MODEL_BASE + 0x004e02c8)
#define SGMAC0_SGMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x004e0300)
#define SGMAC0_SGMAC_MODE_OFFSET (C_MODEL_BASE + 0x004e0304)
#define SGMAC0_SGMAC_CT_SUPERG_TX_CFG_OFFSET (C_MODEL_BASE + 0x004e0308)
#define SGMAC0_SGMAC_CT_SUPERG_RX_CFG_OFFSET (C_MODEL_BASE + 0x004e030c)
#define SGMAC0_SGMAC_CT_SUPERG_MON_STATS_OFFSET (C_MODEL_BASE + 0x004e0310)
#define SGMAC0_SGMAC_TS_STATUS_OFFSET (C_MODEL_BASE + 0x004e031c)
#define SGMAC0_SGMAC_CTL_OFFSET (C_MODEL_BASE + 0x004e0320)
#define SGMAC1_SGMAC_MDIO_CMD_OFFSET (C_MODEL_BASE + 0x004f0080)
#define SGMAC1_SGMAC_CONFIG1_OFFSET (C_MODEL_BASE + 0x004f0000)
#define SGMAC1_SGMAC_CONFIG2_OFFSET (C_MODEL_BASE + 0x004f0004)
#define SGMAC1_SGMAC_CONFIG3_OFFSET (C_MODEL_BASE + 0x004f0008)
#define SGMAC1_SGMAC_CONFIG4_OFFSET (C_MODEL_BASE + 0x004f000c)
#define SGMAC1_SGMAC_SOFT_RST_OFFSET (C_MODEL_BASE + 0x004f0010)
#define SGMAC1_SGMAC_DBG1_OFFSET (C_MODEL_BASE + 0x004f0014)
#define SGMAC1_SGMAC_MDIO_RD_DATA_OFFSET (C_MODEL_BASE + 0x004f0018)
#define SGMAC1_SGMAC_STRETCH_MODE_OFFSET (C_MODEL_BASE + 0x004f001c)
#define SGMAC1_SGMAC_STATS_MTU1_OFFSET (C_MODEL_BASE + 0x004f0020)
#define SGMAC1_SGMAC_STATS_MTU2_OFFSET (C_MODEL_BASE + 0x004f0024)
#define SGMAC1_SGMAC_STATS_CONFIG_OFFSET (C_MODEL_BASE + 0x004f0028)
#define SGMAC1_SGMAC_STATS_INIT_OFFSET (C_MODEL_BASE + 0x004f002c)
#define SGMAC1_SGMAC_STATS_INIT_DONE_OFFSET (C_MODEL_BASE + 0x004f0030)
#define SGMAC1_SGMAC_DESKEW_FIFO_CONFIG_OFFSET (C_MODEL_BASE + 0x004f0034)
#define SGMAC1_SGMAC_CONFIG5_OFFSET (C_MODEL_BASE + 0x004f0038)
#define SGMAC1_SGMAC_CONFIG6_OFFSET (C_MODEL_BASE + 0x004f003c)
#define SGMAC1_SGMAC_INTERRUPT_STATUS_SET_OFFSET (C_MODEL_BASE + 0x004f0040)
#define SGMAC1_SGMAC_INTERRUPT_STATUS_RESET_OFFSET (C_MODEL_BASE + 0x004f0044)
#define SGMAC1_SGMAC_INTERRUPT_MASK_SET_OFFSET (C_MODEL_BASE + 0x004f0048)
#define SGMAC1_SGMAC_INTERRUPT_MASK_RESET_OFFSET (C_MODEL_BASE + 0x004f004c)
#define SGMAC1_SGMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x004f0050)
#define SGMAC1_SGMAC_PRBS_ERR_CNT0_OFFSET (C_MODEL_BASE + 0x004f0054)
#define SGMAC1_SGMAC_PRBS_ERR_CNT1_OFFSET (C_MODEL_BASE + 0x004f0058)
#define SGMAC1_SGMAC_PRBS_ERR_CNT2_OFFSET (C_MODEL_BASE + 0x004f005c)
#define SGMAC1_SGMAC_PRBS_ERR_CNT3_OFFSET (C_MODEL_BASE + 0x004f0060)
#define SGMAC1_SGMAC8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x004f0068)
#define SGMAC1_SGMAC_TP_ID_OFFSET (C_MODEL_BASE + 0x004f006c)
#define SGMAC1_SGMAC_USE_ORGINAL_COS_OFFSET (C_MODEL_BASE + 0x004f0070)
#define SGMAC1_SGMAC_PRIORITY_MAP_OFFSET (C_MODEL_BASE + 0x004f0200)
#define SGMAC1_SGMAC_GEN_PKT_OFFSET (C_MODEL_BASE + 0x004f0240)
#define SGMAC1_SGMAC_PAYLOAD_OFFSET (C_MODEL_BASE + 0x004f0280)
#define SGMAC1_SGMAC_DRAIN_EN_OFFSET (C_MODEL_BASE + 0x004f02c0)
#define SGMAC1_SGMAC_MDIO_CMD_STATUS_OFFSET (C_MODEL_BASE + 0x004f02c4)
#define SGMAC1_SGMAC_MDIO_CFG_OFFSET (C_MODEL_BASE + 0x004f02c8)
#define SGMAC1_SGMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x004f0300)
#define SGMAC1_SGMAC_MODE_OFFSET (C_MODEL_BASE + 0x004f0304)
#define SGMAC1_SGMAC_CT_SUPERG_TX_CFG_OFFSET (C_MODEL_BASE + 0x004f0308)
#define SGMAC1_SGMAC_CT_SUPERG_RX_CFG_OFFSET (C_MODEL_BASE + 0x004f030c)
#define SGMAC1_SGMAC_CT_SUPERG_MON_STATS_OFFSET (C_MODEL_BASE + 0x004f0310)
#define SGMAC1_SGMAC_TS_STATUS_OFFSET (C_MODEL_BASE + 0x004f031c)
#define SGMAC1_SGMAC_CTL_OFFSET (C_MODEL_BASE + 0x004f0320)
#define SGMAC2_SGMAC_MDIO_CMD_OFFSET (C_MODEL_BASE + 0x00500080)
#define SGMAC2_SGMAC_CONFIG1_OFFSET (C_MODEL_BASE + 0x00500000)
#define SGMAC2_SGMAC_CONFIG2_OFFSET (C_MODEL_BASE + 0x00500004)
#define SGMAC2_SGMAC_CONFIG3_OFFSET (C_MODEL_BASE + 0x00500008)
#define SGMAC2_SGMAC_CONFIG4_OFFSET (C_MODEL_BASE + 0x0050000c)
#define SGMAC2_SGMAC_SOFT_RST_OFFSET (C_MODEL_BASE + 0x00500010)
#define SGMAC2_SGMAC_DBG1_OFFSET (C_MODEL_BASE + 0x00500014)
#define SGMAC2_SGMAC_MDIO_RD_DATA_OFFSET (C_MODEL_BASE + 0x00500018)
#define SGMAC2_SGMAC_STRETCH_MODE_OFFSET (C_MODEL_BASE + 0x0050001c)
#define SGMAC2_SGMAC_STATS_MTU1_OFFSET (C_MODEL_BASE + 0x00500020)
#define SGMAC2_SGMAC_STATS_MTU2_OFFSET (C_MODEL_BASE + 0x00500024)
#define SGMAC2_SGMAC_STATS_CONFIG_OFFSET (C_MODEL_BASE + 0x00500028)
#define SGMAC2_SGMAC_STATS_INIT_OFFSET (C_MODEL_BASE + 0x0050002c)
#define SGMAC2_SGMAC_STATS_INIT_DONE_OFFSET (C_MODEL_BASE + 0x00500030)
#define SGMAC2_SGMAC_DESKEW_FIFO_CONFIG_OFFSET (C_MODEL_BASE + 0x00500034)
#define SGMAC2_SGMAC_CONFIG5_OFFSET (C_MODEL_BASE + 0x00500038)
#define SGMAC2_SGMAC_CONFIG6_OFFSET (C_MODEL_BASE + 0x0050003c)
#define SGMAC2_SGMAC_INTERRUPT_STATUS_SET_OFFSET (C_MODEL_BASE + 0x00500040)
#define SGMAC2_SGMAC_INTERRUPT_STATUS_RESET_OFFSET (C_MODEL_BASE + 0x00500044)
#define SGMAC2_SGMAC_INTERRUPT_MASK_SET_OFFSET (C_MODEL_BASE + 0x00500048)
#define SGMAC2_SGMAC_INTERRUPT_MASK_RESET_OFFSET (C_MODEL_BASE + 0x0050004c)
#define SGMAC2_SGMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x00500050)
#define SGMAC2_SGMAC_PRBS_ERR_CNT0_OFFSET (C_MODEL_BASE + 0x00500054)
#define SGMAC2_SGMAC_PRBS_ERR_CNT1_OFFSET (C_MODEL_BASE + 0x00500058)
#define SGMAC2_SGMAC_PRBS_ERR_CNT2_OFFSET (C_MODEL_BASE + 0x0050005c)
#define SGMAC2_SGMAC_PRBS_ERR_CNT3_OFFSET (C_MODEL_BASE + 0x00500060)
#define SGMAC2_SGMAC8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00500068)
#define SGMAC2_SGMAC_TP_ID_OFFSET (C_MODEL_BASE + 0x0050006c)
#define SGMAC2_SGMAC_USE_ORGINAL_COS_OFFSET (C_MODEL_BASE + 0x00500070)
#define SGMAC2_SGMAC_PRIORITY_MAP_OFFSET (C_MODEL_BASE + 0x00500200)
#define SGMAC2_SGMAC_GEN_PKT_OFFSET (C_MODEL_BASE + 0x00500240)
#define SGMAC2_SGMAC_PAYLOAD_OFFSET (C_MODEL_BASE + 0x00500280)
#define SGMAC2_SGMAC_DRAIN_EN_OFFSET (C_MODEL_BASE + 0x005002c0)
#define SGMAC2_SGMAC_MDIO_CMD_STATUS_OFFSET (C_MODEL_BASE + 0x005002c4)
#define SGMAC2_SGMAC_MDIO_CFG_OFFSET (C_MODEL_BASE + 0x005002c8)
#define SGMAC2_SGMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x00500300)
#define SGMAC2_SGMAC_MODE_OFFSET (C_MODEL_BASE + 0x00500304)
#define SGMAC2_SGMAC_CT_SUPERG_TX_CFG_OFFSET (C_MODEL_BASE + 0x00500308)
#define SGMAC2_SGMAC_CT_SUPERG_RX_CFG_OFFSET (C_MODEL_BASE + 0x0050030c)
#define SGMAC2_SGMAC_CT_SUPERG_MON_STATS_OFFSET (C_MODEL_BASE + 0x00500310)
#define SGMAC2_SGMAC_TS_STATUS_OFFSET (C_MODEL_BASE + 0x0050031c)
#define SGMAC2_SGMAC_CTL_OFFSET (C_MODEL_BASE + 0x00500320)
#define SGMAC3_SGMAC_MDIO_CMD_OFFSET (C_MODEL_BASE + 0x00510080)
#define SGMAC3_SGMAC_CONFIG1_OFFSET (C_MODEL_BASE + 0x00510000)
#define SGMAC3_SGMAC_CONFIG2_OFFSET (C_MODEL_BASE + 0x00510004)
#define SGMAC3_SGMAC_CONFIG3_OFFSET (C_MODEL_BASE + 0x00510008)
#define SGMAC3_SGMAC_CONFIG4_OFFSET (C_MODEL_BASE + 0x0051000c)
#define SGMAC3_SGMAC_SOFT_RST_OFFSET (C_MODEL_BASE + 0x00510010)
#define SGMAC3_SGMAC_DBG1_OFFSET (C_MODEL_BASE + 0x00510014)
#define SGMAC3_SGMAC_MDIO_RD_DATA_OFFSET (C_MODEL_BASE + 0x00510018)
#define SGMAC3_SGMAC_STRETCH_MODE_OFFSET (C_MODEL_BASE + 0x0051001c)
#define SGMAC3_SGMAC_STATS_MTU1_OFFSET (C_MODEL_BASE + 0x00510020)
#define SGMAC3_SGMAC_STATS_MTU2_OFFSET (C_MODEL_BASE + 0x00510024)
#define SGMAC3_SGMAC_STATS_CONFIG_OFFSET (C_MODEL_BASE + 0x00510028)
#define SGMAC3_SGMAC_STATS_INIT_OFFSET (C_MODEL_BASE + 0x0051002c)
#define SGMAC3_SGMAC_STATS_INIT_DONE_OFFSET (C_MODEL_BASE + 0x00510030)
#define SGMAC3_SGMAC_DESKEW_FIFO_CONFIG_OFFSET (C_MODEL_BASE + 0x00510034)
#define SGMAC3_SGMAC_CONFIG5_OFFSET (C_MODEL_BASE + 0x00510038)
#define SGMAC3_SGMAC_CONFIG6_OFFSET (C_MODEL_BASE + 0x0051003c)
#define SGMAC3_SGMAC_INTERRUPT_STATUS_SET_OFFSET (C_MODEL_BASE + 0x00510040)
#define SGMAC3_SGMAC_INTERRUPT_STATUS_RESET_OFFSET (C_MODEL_BASE + 0x00510044)
#define SGMAC3_SGMAC_INTERRUPT_MASK_SET_OFFSET (C_MODEL_BASE + 0x00510048)
#define SGMAC3_SGMAC_INTERRUPT_MASK_RESET_OFFSET (C_MODEL_BASE + 0x0051004c)
#define SGMAC3_SGMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x00510050)
#define SGMAC3_SGMAC_PRBS_ERR_CNT0_OFFSET (C_MODEL_BASE + 0x00510054)
#define SGMAC3_SGMAC_PRBS_ERR_CNT1_OFFSET (C_MODEL_BASE + 0x00510058)
#define SGMAC3_SGMAC_PRBS_ERR_CNT2_OFFSET (C_MODEL_BASE + 0x0051005c)
#define SGMAC3_SGMAC_PRBS_ERR_CNT3_OFFSET (C_MODEL_BASE + 0x00510060)
#define SGMAC3_SGMAC8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x00510068)
#define SGMAC3_SGMAC_TP_ID_OFFSET (C_MODEL_BASE + 0x0051006c)
#define SGMAC3_SGMAC_USE_ORGINAL_COS_OFFSET (C_MODEL_BASE + 0x00510070)
#define SGMAC3_SGMAC_PRIORITY_MAP_OFFSET (C_MODEL_BASE + 0x00510200)
#define SGMAC3_SGMAC_GEN_PKT_OFFSET (C_MODEL_BASE + 0x00510240)
#define SGMAC3_SGMAC_PAYLOAD_OFFSET (C_MODEL_BASE + 0x00510280)
#define SGMAC3_SGMAC_DRAIN_EN_OFFSET (C_MODEL_BASE + 0x005102c0)
#define SGMAC3_SGMAC_MDIO_CMD_STATUS_OFFSET (C_MODEL_BASE + 0x005102c4)
#define SGMAC3_SGMAC_MDIO_CFG_OFFSET (C_MODEL_BASE + 0x005102c8)
#define SGMAC3_SGMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x00510300)
#define SGMAC3_SGMAC_MODE_OFFSET (C_MODEL_BASE + 0x00510304)
#define SGMAC3_SGMAC_CT_SUPERG_TX_CFG_OFFSET (C_MODEL_BASE + 0x00510308)
#define SGMAC3_SGMAC_CT_SUPERG_RX_CFG_OFFSET (C_MODEL_BASE + 0x0051030c)
#define SGMAC3_SGMAC_CT_SUPERG_MON_STATS_OFFSET (C_MODEL_BASE + 0x00510310)
#define SGMAC3_SGMAC_TS_STATUS_OFFSET (C_MODEL_BASE + 0x0051031c)
#define SGMAC3_SGMAC_CTL_OFFSET (C_MODEL_BASE + 0x00510320)
#define SHARED_DS_INTERRUPT_OFFSET (C_MODEL_BASE + 0x0c400000)
#define SHARED_DS_PARITY_ENABLE_OFFSET (C_MODEL_BASE + 0x0c400010)
#define SHARED_DS_THRESHOLD_OFFSET (C_MODEL_BASE + 0x0c400020)
#define SHARED_DS_PARITY_FAIL_RECORD_OFFSET (C_MODEL_BASE + 0x0c400030)
#define SHARED_DS_INIT_OFFSET (C_MODEL_BASE + 0x0c400040)
#define SHARED_DS_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x0c400100)
#define STATISTICS_SATU_ADDR_OFFSET (C_MODEL_BASE + 0x00481000)
#define STATISTICS_CTL_OFFSET (C_MODEL_BASE + 0x00480000)
#define STATISTICS_INIT_OFFSET (C_MODEL_BASE + 0x00480004)
#define STATISTICS_INIT_DONE_OFFSET (C_MODEL_BASE + 0x00480008)
#define STATISTICS_EPE_ACL_CREDIT_OFFSET (C_MODEL_BASE + 0x0048000c)
#define STATISTICS_IPE_FWD_CREDIT_OFFSET (C_MODEL_BASE + 0x00480010)
#define STATISTICS_POLICING_CREDIT_OFFSET (C_MODEL_BASE + 0x00480014)
#define STATISTICSQ_MGR_CREDIT_OFFSET (C_MODEL_BASE + 0x00480018)
#define STATISTICS_TABLE_QDR_ACCESS_OFFSET (C_MODEL_BASE + 0x0048001c)
#define STATISTICS_TABLE_QDR_WR00_OFFSET (C_MODEL_BASE + 0x00480020)
#define STATISTICS_TABLE_QDR_WR01_OFFSET (C_MODEL_BASE + 0x00480024)
#define STATISTICS_TABLE_QDR_WR02_OFFSET (C_MODEL_BASE + 0x00480028)
#define STATISTICS_TABLE_QDR_WR03_OFFSET (C_MODEL_BASE + 0x0048002c)
#define STATISTICS_TABLE_QDR_RD00_OFFSET (C_MODEL_BASE + 0x00480030)
#define STATISTICS_TABLE_QDR_RD01_OFFSET (C_MODEL_BASE + 0x00480034)
#define STATISTICS_TABLE_QDR_RD02_OFFSET (C_MODEL_BASE + 0x00480038)
#define STATISTICS_TABLE_QDR_RD03_OFFSET (C_MODEL_BASE + 0x0048003c)
#define STATISTICS_INTERNAL_BASE_PTR_OFFSET (C_MODEL_BASE + 0x00480040)
#define STATISTICS_INTR_VALUE_SET_OFFSET (C_MODEL_BASE + 0x00480044)
#define STATISTICS_INTR_VALUE_RESET_OFFSET (C_MODEL_BASE + 0x00480048)
#define STATISTICS_INTR_MASK_SET_OFFSET (C_MODEL_BASE + 0x0048004c)
#define STATISTICS_INTR_MASK_RESET_OFFSET (C_MODEL_BASE + 0x00480050)
#define STATISTICS_TABLE_QDR_ARB_RD_CREDIT_OFFSET (C_MODEL_BASE + 0x00480054)
#define STATISTICS_RUNNING_RD_CREDIT_OFFSET (C_MODEL_BASE + 0x00480058)
#define STATISTICS_TABLE_QDR_ARB_WR_CREDIT_OFFSET (C_MODEL_BASE + 0x0048005c)
#define STATISTICS_RUNNING_WR_CREDIT_OFFSET (C_MODEL_BASE + 0x00480060)
#define STATISTICS_EPE_DROP_COUNT_OFFSET (C_MODEL_BASE + 0x00480064)
#define STATISTICS_IPE_DROP_COUNT_OFFSET (C_MODEL_BASE + 0x00480068)
#define STATISTICS_POLICING_DROP_COUNT_OFFSET (C_MODEL_BASE + 0x0048006c)
#define STATISTICSQ_MGR_DROP_COUNT_OFFSET (C_MODEL_BASE + 0x00480070)
#define STATISTICS_BYTE_COUNT_THRESHOLD_OFFSET (C_MODEL_BASE + 0x00480074)
#define STATISTICS_PACKET_COUNT_THRESHOLD_OFFSET (C_MODEL_BASE + 0x00480078)
#define STATISTICS_THRESHOLD_FIFO_DEPTH_OFFSET (C_MODEL_BASE + 0x0048007c)
#define STATISTICS_FIFO_DEPTH_THRESHOLD_OFFSET (C_MODEL_BASE + 0x00480080)
#define STATISTICS_INTR_VALUE_SET_NORMAL_OFFSET (C_MODEL_BASE + 0x00480084)
#define STATISTICS_INTR_VALUE_RESET_NORMAL_OFFSET (C_MODEL_BASE + 0x00480088)
#define STATISTICS_INTR_MASK_SET_NORMAL_OFFSET (C_MODEL_BASE + 0x0048008c)
#define STATISTICS_INTR_MASK_RESET_NORMAL_OFFSET (C_MODEL_BASE + 0x00480090)
#define STATISTICS_STATS_EPE_BASE_PTR_OFFSET (C_MODEL_BASE + 0x00480094)
#define STATISTICS_STATS_IPE_BASE_PTR_OFFSET (C_MODEL_BASE + 0x00480098)
#define STP_STATE_INTR_VALUE_SET_OFFSET (C_MODEL_BASE + 0x00492000)
#define STP_STATE_INTR_VALUE_RESET_OFFSET (C_MODEL_BASE + 0x00492004)
#define STP_STATE_INTR_MASK_SET_OFFSET (C_MODEL_BASE + 0x00492008)
#define STP_STATE_INTR_MASK_RESET_OFFSET (C_MODEL_BASE + 0x0049200c)
#define TB_INFO_ARB_INTERRUPT0_OFFSET (C_MODEL_BASE + 0x04000000)
#define TB_INFO_ARB_INTERRUPT1_OFFSET (C_MODEL_BASE + 0x04000010)
#define TB_INFO_ARB_INT_SRAM_PARITY_ENABLE_OFFSET (C_MODEL_BASE + 0x04000020)
#define TB_INFO_ARB_PARITY_FAIL_RECORD_OFFSET (C_MODEL_BASE + 0x04000024)
#define TB_INFO_ARB_INT_SRAM_DELAY_CFG_OFFSET (C_MODEL_BASE + 0x04000028)
#define TB_INFO_ARB_THRESHOLD_CFG_OFFSET (C_MODEL_BASE + 0x0400002c)
#define TB_INFO_ARB_WRR_CFG_OFFSET (C_MODEL_BASE + 0x04000040)
#define TB_INFO_ARB_REQ_FIFO_THRESHOLD_OFFSET (C_MODEL_BASE + 0x04000060)
#define TB_INFO_ARB_TRACK_FIFO_THRESHOLD_OFFSET (C_MODEL_BASE + 0x04000080)
#define TB_INFO_ARB_INTIF_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x04000100)
#define TB_INFO_ARB_SRAMIF_DEBUG_STATS_OFFSET (C_MODEL_BASE + 0x04000200)
#define TB_INFO_EXT_DDR_CONTROL_OFFSET (C_MODEL_BASE + 0x0cc00000)
#define TB_INFO_EXT_DDR_PARITY_ERROR_COUNT_OFFSET (C_MODEL_BASE + 0x0cc00004)
#define TB_INFO_EXT_DDR_BIST_CONTROL_OFFSET (C_MODEL_BASE + 0x0cc00008)
#define TB_INFO_EXT_DDR_BIST_POINTERS_OFFSET (C_MODEL_BASE + 0x0cc0000c)
#define TB_INFO_EXT_DDR_CAPTURE_RESULT_OFFSET (C_MODEL_BASE + 0x0cc00010)
#define TB_INFO_EXT_DDR_ADR_MATCH_MASK_OFFSET (C_MODEL_BASE + 0x0cc00014)
#define TB_INFO_EXT_DDR_ADR_MATCH_VALUE_OFFSET (C_MODEL_BASE + 0x0cc00018)
#define TB_INFO_EXT_DDR_INIT_CTL_OFFSET (C_MODEL_BASE + 0x0cc00020)
#define TB_INFO_EXT_DDR_REQ_FIFO_THRESHOLD_OFFSET (C_MODEL_BASE + 0x0cc00028)
#define TB_INFO_EXT_DDR_CTL_INTERRUPT_OFFSET (C_MODEL_BASE + 0x0cc00030)
#define TB_INFO_EXT_DDR_CTL_PARITY_FAIL_RECORD_OFFSET (C_MODEL_BASE + 0x0cc00040)
#define TCAM_ARB_CONFIG_OFFSET (C_MODEL_BASE + 0x0b400000)
#define TCAM_ARB_EXT_INDEX_BASE_OFFSET (C_MODEL_BASE + 0x0b400010)
#define TCAM_ARB_INTERRUPT_OFFSET (C_MODEL_BASE + 0x0b400020)
#define TCAM_ARB_WEIGHT_OFFSET (C_MODEL_BASE + 0x0b400030)
#define TCAM_CTL_EXT_SETUP_OFFSET (C_MODEL_BASE + 0x0b800000)
#define TCAM_CTL_EXT_ACCESS_OFFSET (C_MODEL_BASE + 0x0b800004)
#define TCAM_CTL_EXT_CASCADE_CTL_OFFSET (C_MODEL_BASE + 0x0b800008)
#define TCAM_CTL_EXT_WRITE_DATA_OFFSET (C_MODEL_BASE + 0x0b800010)
#define TCAM_CTL_EXT_WRITE_MASK_OFFSET (C_MODEL_BASE + 0x0b800020)
#define TCAM_CTL_EXT_READ_DATA_OFFSET (C_MODEL_BASE + 0x0b800030)
#define TCAM_CTL_EXT_BIST_POINTERS_OFFSET (C_MODEL_BASE + 0x0b800044)
#define TCAM_CTL_EXT_CAPTURE_RESULT_OFFSET (C_MODEL_BASE + 0x0b800048)
#define TCAM_CTL_EXT_INIT_CTL_OFFSET (C_MODEL_BASE + 0x0b800050)
#define TCAM_CTL_EXT_DEBUG_OFFSET (C_MODEL_BASE + 0x0b800058)
#define TCAM_CTL_EXT_INTR_OFFSET (C_MODEL_BASE + 0x0b800060)
#define TCAM_CTL_EXT_BIST_CTL_OFFSET (C_MODEL_BASE + 0x0b800070)
#define TCAM_CTL_INT_SETUP_OFFSET (C_MODEL_BASE + 0x0bc00000)
#define TCAM_CTL_INT_ACCESS_OFFSET (C_MODEL_BASE + 0x0bc00004)
#define TCAM_CTL_INT_CPU_RD_DATA_OFFSET (C_MODEL_BASE + 0x0bc00030)
#define TCAM_CTL_INT_BIST_CTL_OFFSET (C_MODEL_BASE + 0x0bc00040)
#define TCAM_CTL_INT_BIST_POINTERS_OFFSET (C_MODEL_BASE + 0x0bc00044)
#define TCAM_CTL_INT_CAPTURE_RESULT_OFFSET (C_MODEL_BASE + 0x0bc00048)
#define TCAM_CTL_INT_INIT_CTRL_OFFSET (C_MODEL_BASE + 0x0bc00050)
#define TCAM_CTL_INT_DEBUG_OFFSET (C_MODEL_BASE + 0x0bc00058)
#define TCAM_CTL_INT_INTR_OFFSET (C_MODEL_BASE + 0x0bc00060)
#define TCAM_CTL_INT_STATE_OFFSET (C_MODEL_BASE + 0x0bc00070)
#define TCAM_CTL_INT_CPU_WR_DATA_OFFSET (C_MODEL_BASE + 0x0bc00010)
#define TCAM_CTL_INT_CPU_WR_MASK_OFFSET (C_MODEL_BASE + 0x0bc00020)
#define TCAM_CTL_INT_MISC_CTRL_OFFSET (C_MODEL_BASE + 0x0bc001a0)
#define TCAM_CTL_INT_KEY_SIZE_CFG_OFFSET (C_MODEL_BASE + 0x0bc001b0)
#define TCAM_CTL_INT_KEY_TYPE_CFG_OFFSET (C_MODEL_BASE + 0x0bc001c0)
#define XGMAC0_XGMAC_MDIO_CMD_OFFSET (C_MODEL_BASE + 0x004a0080)
#define XGMAC0_XGMAC_CONFIG1_OFFSET (C_MODEL_BASE + 0x004a0000)
#define XGMAC0_XGMAC_CONFIG2_OFFSET (C_MODEL_BASE + 0x004a0004)
#define XGMAC0_XGMAC_CONFIG3_OFFSET (C_MODEL_BASE + 0x004a0008)
#define XGMAC0_XGMAC_CONFIG4_OFFSET (C_MODEL_BASE + 0x004a000c)
#define XGMAC0_XGMAC_SOFT_RST_OFFSET (C_MODEL_BASE + 0x004a0010)
#define XGMAC0_XGMAC_DBG1_OFFSET (C_MODEL_BASE + 0x004a0014)
#define XGMAC0_XGMAC_MDIO_RD_DATA_OFFSET (C_MODEL_BASE + 0x004a0018)
#define XGMAC0_XGMAC_STRETCH_MODE_OFFSET (C_MODEL_BASE + 0x004a001c)
#define XGMAC0_XGMAC_STATS_MTU1_OFFSET (C_MODEL_BASE + 0x004a0020)
#define XGMAC0_XGMAC_STATS_MTU2_OFFSET (C_MODEL_BASE + 0x004a0024)
#define XGMAC0_XGMAC_STATS_CONFIG_OFFSET (C_MODEL_BASE + 0x004a0028)
#define XGMAC0_XGMAC_STATS_INIT_OFFSET (C_MODEL_BASE + 0x004a002c)
#define XGMAC0_XGMAC_STATS_INIT_DONE_OFFSET (C_MODEL_BASE + 0x004a0030)
#define XGMAC0_XGMAC_DESKEW_FIFO_CONFIG_OFFSET (C_MODEL_BASE + 0x004a0034)
#define XGMAC0_XGMAC_CONFIG5_OFFSET (C_MODEL_BASE + 0x004a0038)
#define XGMAC0_XGMAC_INTERRUPT_STATUS_SET_OFFSET (C_MODEL_BASE + 0x004a0040)
#define XGMAC0_XGMAC_INTERRUPT_STATUS_RESET_OFFSET (C_MODEL_BASE + 0x004a0044)
#define XGMAC0_XGMAC_INTERRUPT_MASK_SET_OFFSET (C_MODEL_BASE + 0x004a0048)
#define XGMAC0_XGMAC_INTERRUPT_MASK_RESET_OFFSET (C_MODEL_BASE + 0x004a004c)
#define XGMAC0_XGMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x004a0050)
#define XGMAC0_XGMAC_PRBS_ERR_CNT0_OFFSET (C_MODEL_BASE + 0x004a0054)
#define XGMAC0_XGMAC_PRBS_ERR_CNT1_OFFSET (C_MODEL_BASE + 0x004a0058)
#define XGMAC0_XGMAC_PRBS_ERR_CNT2_OFFSET (C_MODEL_BASE + 0x004a005c)
#define XGMAC0_XGMAC_PRBS_ERR_CNT3_OFFSET (C_MODEL_BASE + 0x004a0060)
#define XGMAC0_XGMAC8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x004a0068)
#define XGMAC0_XGMAC_TP_ID_OFFSET (C_MODEL_BASE + 0x004a006c)
#define XGMAC0_XGMAC_USE_ORGINAL_COS_OFFSET (C_MODEL_BASE + 0x004a0070)
#define XGMAC0_XGMAC_PRIORITY_MAP_OFFSET (C_MODEL_BASE + 0x004a0200)
#define XGMAC0_XGMAC_GEN_PKT_OFFSET (C_MODEL_BASE + 0x004a0240)
#define XGMAC0_XGMAC_PAYLOAD_OFFSET (C_MODEL_BASE + 0x004a0280)
#define XGMAC0_XGMAC_DRAIN_EN_OFFSET (C_MODEL_BASE + 0x004a02c0)
#define XGMAC0_XGMAC_MDIO_CMD_STATUS_OFFSET (C_MODEL_BASE + 0x004a02c4)
#define XGMAC0_XGMAC_MDIO_CFG_OFFSET (C_MODEL_BASE + 0x004a02c8)
#define XGMAC0_XGMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x004a02cc)
#define XGMAC0_XGMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x004a02d0)
#define XGMAC1_XGMAC_MDIO_CMD_OFFSET (C_MODEL_BASE + 0x004b0080)
#define XGMAC1_XGMAC_CONFIG1_OFFSET (C_MODEL_BASE + 0x004b0000)
#define XGMAC1_XGMAC_CONFIG2_OFFSET (C_MODEL_BASE + 0x004b0004)
#define XGMAC1_XGMAC_CONFIG3_OFFSET (C_MODEL_BASE + 0x004b0008)
#define XGMAC1_XGMAC_CONFIG4_OFFSET (C_MODEL_BASE + 0x004b000c)
#define XGMAC1_XGMAC_SOFT_RST_OFFSET (C_MODEL_BASE + 0x004b0010)
#define XGMAC1_XGMAC_DBG1_OFFSET (C_MODEL_BASE + 0x004b0014)
#define XGMAC1_XGMAC_MDIO_RD_DATA_OFFSET (C_MODEL_BASE + 0x004b0018)
#define XGMAC1_XGMAC_STRETCH_MODE_OFFSET (C_MODEL_BASE + 0x004b001c)
#define XGMAC1_XGMAC_STATS_MTU1_OFFSET (C_MODEL_BASE + 0x004b0020)
#define XGMAC1_XGMAC_STATS_MTU2_OFFSET (C_MODEL_BASE + 0x004b0024)
#define XGMAC1_XGMAC_STATS_CONFIG_OFFSET (C_MODEL_BASE + 0x004b0028)
#define XGMAC1_XGMAC_STATS_INIT_OFFSET (C_MODEL_BASE + 0x004b002c)
#define XGMAC1_XGMAC_STATS_INIT_DONE_OFFSET (C_MODEL_BASE + 0x004b0030)
#define XGMAC1_XGMAC_DESKEW_FIFO_CONFIG_OFFSET (C_MODEL_BASE + 0x004b0034)
#define XGMAC1_XGMAC_CONFIG5_OFFSET (C_MODEL_BASE + 0x004b0038)
#define XGMAC1_XGMAC_INTERRUPT_STATUS_SET_OFFSET (C_MODEL_BASE + 0x004b0040)
#define XGMAC1_XGMAC_INTERRUPT_STATUS_RESET_OFFSET (C_MODEL_BASE + 0x004b0044)
#define XGMAC1_XGMAC_INTERRUPT_MASK_SET_OFFSET (C_MODEL_BASE + 0x004b0048)
#define XGMAC1_XGMAC_INTERRUPT_MASK_RESET_OFFSET (C_MODEL_BASE + 0x004b004c)
#define XGMAC1_XGMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x004b0050)
#define XGMAC1_XGMAC_PRBS_ERR_CNT0_OFFSET (C_MODEL_BASE + 0x004b0054)
#define XGMAC1_XGMAC_PRBS_ERR_CNT1_OFFSET (C_MODEL_BASE + 0x004b0058)
#define XGMAC1_XGMAC_PRBS_ERR_CNT2_OFFSET (C_MODEL_BASE + 0x004b005c)
#define XGMAC1_XGMAC_PRBS_ERR_CNT3_OFFSET (C_MODEL_BASE + 0x004b0060)
#define XGMAC1_XGMAC8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x004b0068)
#define XGMAC1_XGMAC_TP_ID_OFFSET (C_MODEL_BASE + 0x004b006c)
#define XGMAC1_XGMAC_USE_ORGINAL_COS_OFFSET (C_MODEL_BASE + 0x004b0070)
#define XGMAC1_XGMAC_PRIORITY_MAP_OFFSET (C_MODEL_BASE + 0x004b0200)
#define XGMAC1_XGMAC_GEN_PKT_OFFSET (C_MODEL_BASE + 0x004b0240)
#define XGMAC1_XGMAC_PAYLOAD_OFFSET (C_MODEL_BASE + 0x004b0280)
#define XGMAC1_XGMAC_DRAIN_EN_OFFSET (C_MODEL_BASE + 0x004b02c0)
#define XGMAC1_XGMAC_MDIO_CMD_STATUS_OFFSET (C_MODEL_BASE + 0x004b02c4)
#define XGMAC1_XGMAC_MDIO_CFG_OFFSET (C_MODEL_BASE + 0x004b02c8)
#define XGMAC1_XGMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x004b02cc)
#define XGMAC1_XGMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x004b02d0)
#define XGMAC2_XGMAC_MDIO_CMD_OFFSET (C_MODEL_BASE + 0x004c0080)
#define XGMAC2_XGMAC_CONFIG1_OFFSET (C_MODEL_BASE + 0x004c0000)
#define XGMAC2_XGMAC_CONFIG2_OFFSET (C_MODEL_BASE + 0x004c0004)
#define XGMAC2_XGMAC_CONFIG3_OFFSET (C_MODEL_BASE + 0x004c0008)
#define XGMAC2_XGMAC_CONFIG4_OFFSET (C_MODEL_BASE + 0x004c000c)
#define XGMAC2_XGMAC_SOFT_RST_OFFSET (C_MODEL_BASE + 0x004c0010)
#define XGMAC2_XGMAC_DBG1_OFFSET (C_MODEL_BASE + 0x004c0014)
#define XGMAC2_XGMAC_MDIO_RD_DATA_OFFSET (C_MODEL_BASE + 0x004c0018)
#define XGMAC2_XGMAC_STRETCH_MODE_OFFSET (C_MODEL_BASE + 0x004c001c)
#define XGMAC2_XGMAC_STATS_MTU1_OFFSET (C_MODEL_BASE + 0x004c0020)
#define XGMAC2_XGMAC_STATS_MTU2_OFFSET (C_MODEL_BASE + 0x004c0024)
#define XGMAC2_XGMAC_STATS_CONFIG_OFFSET (C_MODEL_BASE + 0x004c0028)
#define XGMAC2_XGMAC_STATS_INIT_OFFSET (C_MODEL_BASE + 0x004c002c)
#define XGMAC2_XGMAC_STATS_INIT_DONE_OFFSET (C_MODEL_BASE + 0x004c0030)
#define XGMAC2_XGMAC_DESKEW_FIFO_CONFIG_OFFSET (C_MODEL_BASE + 0x004c0034)
#define XGMAC2_XGMAC_CONFIG5_OFFSET (C_MODEL_BASE + 0x004c0038)
#define XGMAC2_XGMAC_INTERRUPT_STATUS_SET_OFFSET (C_MODEL_BASE + 0x004c0040)
#define XGMAC2_XGMAC_INTERRUPT_STATUS_RESET_OFFSET (C_MODEL_BASE + 0x004c0044)
#define XGMAC2_XGMAC_INTERRUPT_MASK_SET_OFFSET (C_MODEL_BASE + 0x004c0048)
#define XGMAC2_XGMAC_INTERRUPT_MASK_RESET_OFFSET (C_MODEL_BASE + 0x004c004c)
#define XGMAC2_XGMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x004c0050)
#define XGMAC2_XGMAC_PRBS_ERR_CNT0_OFFSET (C_MODEL_BASE + 0x004c0054)
#define XGMAC2_XGMAC_PRBS_ERR_CNT1_OFFSET (C_MODEL_BASE + 0x004c0058)
#define XGMAC2_XGMAC_PRBS_ERR_CNT2_OFFSET (C_MODEL_BASE + 0x004c005c)
#define XGMAC2_XGMAC_PRBS_ERR_CNT3_OFFSET (C_MODEL_BASE + 0x004c0060)
#define XGMAC2_XGMAC8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x004c0068)
#define XGMAC2_XGMAC_TP_ID_OFFSET (C_MODEL_BASE + 0x004c006c)
#define XGMAC2_XGMAC_USE_ORGINAL_COS_OFFSET (C_MODEL_BASE + 0x004c0070)
#define XGMAC2_XGMAC_PRIORITY_MAP_OFFSET (C_MODEL_BASE + 0x004c0200)
#define XGMAC2_XGMAC_GEN_PKT_OFFSET (C_MODEL_BASE + 0x004c0240)
#define XGMAC2_XGMAC_PAYLOAD_OFFSET (C_MODEL_BASE + 0x004c0280)
#define XGMAC2_XGMAC_DRAIN_EN_OFFSET (C_MODEL_BASE + 0x004c02c0)
#define XGMAC2_XGMAC_MDIO_CMD_STATUS_OFFSET (C_MODEL_BASE + 0x004c02c4)
#define XGMAC2_XGMAC_MDIO_CFG_OFFSET (C_MODEL_BASE + 0x004c02c8)
#define XGMAC2_XGMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x004c02cc)
#define XGMAC2_XGMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x004c02d0)
#define XGMAC3_XGMAC_MDIO_CMD_OFFSET (C_MODEL_BASE + 0x004d0080)
#define XGMAC3_XGMAC_CONFIG1_OFFSET (C_MODEL_BASE + 0x004d0000)
#define XGMAC3_XGMAC_CONFIG2_OFFSET (C_MODEL_BASE + 0x004d0004)
#define XGMAC3_XGMAC_CONFIG3_OFFSET (C_MODEL_BASE + 0x004d0008)
#define XGMAC3_XGMAC_CONFIG4_OFFSET (C_MODEL_BASE + 0x004d000c)
#define XGMAC3_XGMAC_SOFT_RST_OFFSET (C_MODEL_BASE + 0x004d0010)
#define XGMAC3_XGMAC_DBG1_OFFSET (C_MODEL_BASE + 0x004d0014)
#define XGMAC3_XGMAC_MDIO_RD_DATA_OFFSET (C_MODEL_BASE + 0x004d0018)
#define XGMAC3_XGMAC_STRETCH_MODE_OFFSET (C_MODEL_BASE + 0x004d001c)
#define XGMAC3_XGMAC_STATS_MTU1_OFFSET (C_MODEL_BASE + 0x004d0020)
#define XGMAC3_XGMAC_STATS_MTU2_OFFSET (C_MODEL_BASE + 0x004d0024)
#define XGMAC3_XGMAC_STATS_CONFIG_OFFSET (C_MODEL_BASE + 0x004d0028)
#define XGMAC3_XGMAC_STATS_INIT_OFFSET (C_MODEL_BASE + 0x004d002c)
#define XGMAC3_XGMAC_STATS_INIT_DONE_OFFSET (C_MODEL_BASE + 0x004d0030)
#define XGMAC3_XGMAC_DESKEW_FIFO_CONFIG_OFFSET (C_MODEL_BASE + 0x004d0034)
#define XGMAC3_XGMAC_CONFIG5_OFFSET (C_MODEL_BASE + 0x004d0038)
#define XGMAC3_XGMAC_INTERRUPT_STATUS_SET_OFFSET (C_MODEL_BASE + 0x004d0040)
#define XGMAC3_XGMAC_INTERRUPT_STATUS_RESET_OFFSET (C_MODEL_BASE + 0x004d0044)
#define XGMAC3_XGMAC_INTERRUPT_MASK_SET_OFFSET (C_MODEL_BASE + 0x004d0048)
#define XGMAC3_XGMAC_INTERRUPT_MASK_RESET_OFFSET (C_MODEL_BASE + 0x004d004c)
#define XGMAC3_XGMAC_PRBS_CFG_OFFSET (C_MODEL_BASE + 0x004d0050)
#define XGMAC3_XGMAC_PRBS_ERR_CNT0_OFFSET (C_MODEL_BASE + 0x004d0054)
#define XGMAC3_XGMAC_PRBS_ERR_CNT1_OFFSET (C_MODEL_BASE + 0x004d0058)
#define XGMAC3_XGMAC_PRBS_ERR_CNT2_OFFSET (C_MODEL_BASE + 0x004d005c)
#define XGMAC3_XGMAC_PRBS_ERR_CNT3_OFFSET (C_MODEL_BASE + 0x004d0060)
#define XGMAC3_XGMAC8_B10B_ERR_CNT_OFFSET (C_MODEL_BASE + 0x004d0068)
#define XGMAC3_XGMAC_TP_ID_OFFSET (C_MODEL_BASE + 0x004d006c)
#define XGMAC3_XGMAC_USE_ORGINAL_COS_OFFSET (C_MODEL_BASE + 0x004d0070)
#define XGMAC3_XGMAC_PRIORITY_MAP_OFFSET (C_MODEL_BASE + 0x004d0200)
#define XGMAC3_XGMAC_GEN_PKT_OFFSET (C_MODEL_BASE + 0x004d0240)
#define XGMAC3_XGMAC_PAYLOAD_OFFSET (C_MODEL_BASE + 0x004d0280)
#define XGMAC3_XGMAC_DRAIN_EN_OFFSET (C_MODEL_BASE + 0x004d02c0)
#define XGMAC3_XGMAC_MDIO_CMD_STATUS_OFFSET (C_MODEL_BASE + 0x004d02c4)
#define XGMAC3_XGMAC_MDIO_CFG_OFFSET (C_MODEL_BASE + 0x004d02c8)
#define XGMAC3_XGMAC_PTP_EN_OFFSET (C_MODEL_BASE + 0x004d02cc)
#define XGMAC3_XGMAC_PTP_STATUS_OFFSET (C_MODEL_BASE + 0x004d02d0)

/* NL9K_CTL_REG */
#define NL9K_CTL_REG_LTR_OFFSET (C_MODEL_BASE + 0x19002000)
#define NL9K_CTL_REG_BCR_OFFSET (C_MODEL_BASE + 0x19004000)

#define NL9K_CTL_REG_BMR0_OFFSET (C_MODEL_BASE + 0x19008000)
#define NL9K_CTL_REG_BMR1_OFFSET (C_MODEL_BASE + 0x19888000)

#endif /*end of _DRV_CFG_H*/

