MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  134.70ps 134.70ps 134.70ps 134.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  143.10ps 143.10ps 143.10ps 143.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  148.80ps 148.80ps 148.80ps 148.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  146.20ps 146.20ps 146.20ps 146.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][9]/CLK  133.40ps 133.40ps 133.40ps 133.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  144.90ps 144.90ps 144.90ps 144.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  135.60ps 135.60ps 135.60ps 135.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  136.60ps 136.60ps 136.60ps 136.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  141.70ps 141.70ps 141.70ps 141.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  129.10ps 129.10ps 129.10ps 129.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  142.70ps 142.70ps 142.70ps 142.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  142.50ps 142.50ps 142.50ps 142.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  140.00ps 140.00ps 140.00ps 140.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  124.80ps 124.80ps 124.80ps 124.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  123.30ps 123.30ps 123.30ps 123.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  142.20ps 142.20ps 142.20ps 142.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  135.20ps 135.20ps 135.20ps 135.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  140.50ps 140.50ps 140.50ps 140.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  123.80ps 123.80ps 123.80ps 123.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  143.50ps 143.50ps 143.50ps 143.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  141.30ps 141.30ps 141.30ps 141.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  131.00ps 131.00ps 131.00ps 131.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  125.40ps 125.40ps 125.40ps 125.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  142.90ps 142.90ps 142.90ps 142.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  131.60ps 131.60ps 131.60ps 131.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  134.20ps 134.20ps 134.20ps 134.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  147.10ps 147.10ps 147.10ps 147.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  126.50ps 126.50ps 126.50ps 126.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  143.00ps 143.00ps 143.00ps 143.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  132.00ps 132.00ps 132.00ps 132.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  134.80ps 134.80ps 134.80ps 134.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  134.30ps 134.30ps 134.30ps 134.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][3]/CLK  137.50ps 137.50ps 137.50ps 137.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  137.30ps 137.30ps 137.30ps 137.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  147.60ps 147.60ps 147.60ps 147.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  148.20ps 148.20ps 148.20ps 148.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  140.50ps 140.50ps 140.50ps 140.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  135.10ps 135.10ps 135.10ps 135.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  146.00ps 146.00ps 146.00ps 146.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  129.70ps 129.70ps 129.70ps 129.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][13]/CLK  139.40ps 139.40ps 139.40ps 139.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  132.30ps 132.30ps 132.30ps 132.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  132.80ps 132.80ps 132.80ps 132.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  131.50ps 131.50ps 131.50ps 131.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][2]/CLK  131.00ps 131.00ps 131.00ps 131.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  133.10ps 133.10ps 133.10ps 133.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  143.90ps 143.90ps 143.90ps 143.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  129.10ps 129.10ps 129.10ps 129.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  131.70ps 131.70ps 131.70ps 131.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  115.50ps 115.50ps 115.50ps 115.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][8]/CLK  102.10ps 102.10ps 102.10ps 102.10ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  122.60ps 122.60ps 122.60ps 122.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  131.90ps 131.90ps 131.90ps 131.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][3]/CLK  132.20ps 132.20ps 132.20ps 132.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  131.50ps 131.50ps 131.50ps 131.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  120.80ps 120.80ps 120.80ps 120.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  137.20ps 137.20ps 137.20ps 137.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][13]/CLK  132.10ps 132.10ps 132.10ps 132.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][11]/CLK  113.00ps 113.00ps 113.00ps 113.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][9]/CLK  115.00ps 115.00ps 115.00ps 115.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][8]/CLK  113.10ps 113.10ps 113.10ps 113.10ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[5]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[0]/CLK  149.70ps 149.70ps 149.70ps 149.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][4]/CLK  128.40ps 128.40ps 128.40ps 128.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][17]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][6]/CLK  124.50ps 124.50ps 124.50ps 124.50ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[1]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  132.30ps 132.30ps 132.30ps 132.30ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][12]/CLK  143.70ps 143.70ps 143.70ps 143.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][15]/CLK  111.00ps 111.00ps 111.00ps 111.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][14]/CLK  123.00ps 123.00ps 123.00ps 123.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][8]/CLK  121.30ps 121.30ps 121.30ps 121.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][10]/CLK  126.10ps 126.10ps 126.10ps 126.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][4]/CLK  127.40ps 127.40ps 127.40ps 127.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][10]/CLK  125.30ps 125.30ps 125.30ps 125.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][7]/CLK  110.10ps 110.10ps 110.10ps 110.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][6]/CLK  125.10ps 125.10ps 125.10ps 125.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][6]/CLK  126.20ps 126.20ps 126.20ps 126.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][14]/CLK  124.80ps 124.80ps 124.80ps 124.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][14]/CLK  123.00ps 123.00ps 123.00ps 123.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][2]/CLK  123.30ps 123.30ps 123.30ps 123.30ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][5]/CLK  125.50ps 125.50ps 125.50ps 125.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][12]/CLK  136.70ps 136.70ps 136.70ps 136.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][16]/CLK  108.80ps 108.80ps 108.80ps 108.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][16]/CLK  108.20ps 108.20ps 108.20ps 108.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][17]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][1]/CLK  125.40ps 125.40ps 125.40ps 125.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][16]/CLK  111.00ps 111.00ps 111.00ps 111.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][17]/CLK  129.00ps 129.00ps 129.00ps 129.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][12]/CLK  139.30ps 139.30ps 139.30ps 139.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  133.70ps 133.70ps 133.70ps 133.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][11]/CLK  116.20ps 116.20ps 116.20ps 116.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][15]/CLK  104.00ps 104.00ps 104.00ps 104.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][11]/CLK  113.60ps 113.60ps 113.60ps 113.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][0]/CLK  125.30ps 125.30ps 125.30ps 125.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][18]/CLK  110.30ps 110.30ps 110.30ps 110.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][0]/CLK  128.10ps 128.10ps 128.10ps 128.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][9]/CLK  101.50ps 101.50ps 101.50ps 101.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][20]/CLK  119.00ps 119.00ps 119.00ps 119.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][22]/CLK  117.30ps 117.30ps 117.30ps 117.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][21]/CLK  119.30ps 119.30ps 119.30ps 119.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][22]/CLK  115.90ps 115.90ps 115.90ps 115.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][18]/CLK  100.60ps 100.60ps 100.60ps 100.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][15]/CLK  100.10ps 100.10ps 100.10ps 100.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][10]/CLK  125.20ps 125.20ps 125.20ps 125.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][20]/CLK  117.60ps 117.60ps 117.60ps 117.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][21]/CLK  116.90ps 116.90ps 116.90ps 116.90ps 0pf view_tc
MacroModel pin core_e_reg_reg[2]/CLK  64.10ps 64.10ps 64.10ps 64.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][19]/CLK  106.30ps 106.30ps 106.30ps 106.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][19]/CLK  106.30ps 106.30ps 106.30ps 106.30ps 0pf view_tc
MacroModel pin core_e_reg_reg[17]/CLK  11.00ps 11.00ps 11.00ps 11.00ps 0pf view_tc
MacroModel pin core_e_reg_reg[13]/CLK  14.40ps 14.40ps 14.40ps 14.40ps 0pf view_tc
MacroModel pin core_e_reg_reg[9]/CLK  16.10ps 16.10ps 16.10ps 16.10ps 0pf view_tc
MacroModel pin core_e_reg_reg[14]/CLK  11.40ps 11.40ps 11.40ps 11.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][25]/CLK  92.20ps 92.20ps 92.20ps 92.20ps 0pf view_tc
MacroModel pin core_a_reg_reg[3]/CLK  43.30ps 43.30ps 43.30ps 43.30ps 0pf view_tc
MacroModel pin core_e_reg_reg[3]/CLK  44.20ps 44.20ps 44.20ps 44.20ps 0pf view_tc
MacroModel pin core_e_reg_reg[8]/CLK  18.50ps 18.50ps 18.50ps 18.50ps 0pf view_tc
MacroModel pin core_e_reg_reg[4]/CLK  40.40ps 40.40ps 40.40ps 40.40ps 0pf view_tc
MacroModel pin core_e_reg_reg[12]/CLK  13.70ps 13.70ps 13.70ps 13.70ps 0pf view_tc
MacroModel pin core_e_reg_reg[10]/CLK  15.80ps 15.80ps 15.80ps 15.80ps 0pf view_tc
MacroModel pin core_e_reg_reg[7]/CLK  34.70ps 34.70ps 34.70ps 34.70ps 0pf view_tc
MacroModel pin core_e_reg_reg[11]/CLK  10.40ps 10.40ps 10.40ps 10.40ps 0pf view_tc
MacroModel pin core_e_reg_reg[6]/CLK  37.40ps 37.40ps 37.40ps 37.40ps 0pf view_tc
