CLK_WIZ_IP_clk_wiz.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/CLK_WIZ_IP/CLK_WIZ_IP_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
CLK_WIZ_IP.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/CLK_WIZ_IP/CLK_WIZ_IP.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
