<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:50:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 131072 has been inferred" OldID="for.inc.load.22, for.inc.load.27, for.inc.load.32, for.inc.load.37, for.inc.load.42, for.inc.load.47, for.inc.load.52, for.inc.load.57, for.inc.load.62, for.inc.load.67, for.inc.load.72, for.inc.load.77, for.inc.load.82, for.inc.load.87, for.inc.load.92, for.inc.load.97," ID="inseq" BundleName="gmem0" VarName="in" LoopLoc="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:50:19" LoopName="VITIS_LOOP_50_1" ParentFunc="alveo_hls4ml" Length="131072" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:65:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 40960 has been inferred" OldID="for.inc64.store.7, for.inc64.store.14, for.inc64.store.21, for.inc64.store.28, for.inc64.store.35," ID="outseq" BundleName="gmem1" VarName="out" LoopLoc="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:65:26" LoopName="VITIS_LOOP_65_4" ParentFunc="alveo_hls4ml" Length="40960" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:50:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 131072 and bit width 16 in loop 'VITIS_LOOP_50_1'(/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:50:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:50:19" LoopName="VITIS_LOOP_50_1" Length="131072" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:65:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 40960 and bit width 16 in loop 'VITIS_LOOP_65_4'(/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:65:26) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:65:26" LoopName="VITIS_LOOP_65_4" Length="40960" Width="16" Direction="write"/>
</VitisHLS:BurstInfo>

