TimeQuest Timing Analyzer report for radioberry
Sun Nov 12 13:53:13 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'spi_sck'
 14. Slow 1200mV 85C Model Setup: 'spi_ce0'
 15. Slow 1200mV 85C Model Setup: 'ad9866_clk'
 16. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 17. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 18. Slow 1200mV 85C Model Setup: 'virt_ad9866_rxclk'
 19. Slow 1200mV 85C Model Setup: 'clk_10mhz'
 20. Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Setup: 'spi_ce1'
 22. Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Hold: 'spi_sck'
 24. Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 26. Slow 1200mV 85C Model Hold: 'clk_10mhz'
 27. Slow 1200mV 85C Model Hold: 'spi_ce1'
 28. Slow 1200mV 85C Model Hold: 'ad9866_clk'
 29. Slow 1200mV 85C Model Hold: 'spi_ce0'
 30. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 31. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 32. Slow 1200mV 85C Model Hold: 'virt_ad9866_rxclk'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_clk'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_rxclk'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_txclk'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_sck'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_10mhz'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'
 39. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'
 40. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce1'
 41. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce0'
 42. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Propagation Delay
 49. Minimum Propagation Delay
 50. MTBF Summary
 51. Synchronizer Summary
 52. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
 68. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
 69. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
 70. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
 71. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
 72. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
 73. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
 74. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
 75. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
 76. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
 77. Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
 78. Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
 79. Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
 80. Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
 81. Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
 82. Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
 83. Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
 84. Slow 1200mV 0C Model Fmax Summary
 85. Slow 1200mV 0C Model Setup Summary
 86. Slow 1200mV 0C Model Hold Summary
 87. Slow 1200mV 0C Model Recovery Summary
 88. Slow 1200mV 0C Model Removal Summary
 89. Slow 1200mV 0C Model Minimum Pulse Width Summary
 90. Slow 1200mV 0C Model Setup: 'spi_ce0'
 91. Slow 1200mV 0C Model Setup: 'spi_sck'
 92. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 93. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 94. Slow 1200mV 0C Model Setup: 'ad9866_clk'
 95. Slow 1200mV 0C Model Setup: 'virt_ad9866_rxclk'
 96. Slow 1200mV 0C Model Setup: 'clk_10mhz'
 97. Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 98. Slow 1200mV 0C Model Setup: 'spi_ce1'
 99. Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
100. Slow 1200mV 0C Model Hold: 'spi_sck'
101. Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
102. Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
103. Slow 1200mV 0C Model Hold: 'clk_10mhz'
104. Slow 1200mV 0C Model Hold: 'spi_ce1'
105. Slow 1200mV 0C Model Hold: 'ad9866_clk'
106. Slow 1200mV 0C Model Hold: 'spi_ce0'
107. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
108. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
109. Slow 1200mV 0C Model Hold: 'virt_ad9866_rxclk'
110. Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'
111. Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_rxclk'
112. Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_txclk'
113. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_sck'
114. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'
115. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'
116. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce0'
117. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'
118. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce1'
119. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
120. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
121. Setup Times
122. Hold Times
123. Clock to Output Times
124. Minimum Clock to Output Times
125. Propagation Delay
126. Minimum Propagation Delay
127. MTBF Summary
128. Synchronizer Summary
129. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
130. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
131. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
132. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
133. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
134. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
135. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
136. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
140. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
141. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
143. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
144. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
145. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
146. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
147. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
148. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
149. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
150. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
151. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
152. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
153. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
154. Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
155. Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
156. Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
157. Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
158. Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
159. Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
160. Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
161. Fast 1200mV 0C Model Setup Summary
162. Fast 1200mV 0C Model Hold Summary
163. Fast 1200mV 0C Model Recovery Summary
164. Fast 1200mV 0C Model Removal Summary
165. Fast 1200mV 0C Model Minimum Pulse Width Summary
166. Fast 1200mV 0C Model Setup: 'spi_sck'
167. Fast 1200mV 0C Model Setup: 'ad9866_clk'
168. Fast 1200mV 0C Model Setup: 'spi_ce0'
169. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
170. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
171. Fast 1200mV 0C Model Setup: 'virt_ad9866_rxclk'
172. Fast 1200mV 0C Model Setup: 'clk_10mhz'
173. Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
174. Fast 1200mV 0C Model Setup: 'spi_ce1'
175. Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
176. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
177. Fast 1200mV 0C Model Hold: 'spi_sck'
178. Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
179. Fast 1200mV 0C Model Hold: 'spi_ce1'
180. Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
181. Fast 1200mV 0C Model Hold: 'clk_10mhz'
182. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
183. Fast 1200mV 0C Model Hold: 'spi_ce0'
184. Fast 1200mV 0C Model Hold: 'ad9866_clk'
185. Fast 1200mV 0C Model Hold: 'virt_ad9866_rxclk'
186. Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'
187. Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_rxclk'
188. Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_txclk'
189. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_sck'
190. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'
191. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce0'
192. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce1'
193. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'
194. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'
195. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
196. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
197. Setup Times
198. Hold Times
199. Clock to Output Times
200. Minimum Clock to Output Times
201. Propagation Delay
202. Minimum Propagation Delay
203. MTBF Summary
204. Synchronizer Summary
205. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
206. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
207. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
208. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
209. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
210. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
211. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
212. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
213. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
214. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
215. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
216. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
217. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
218. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
219. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
220. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
221. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
222. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
223. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
224. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
225. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
226. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
227. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
228. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
229. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
230. Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
231. Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
232. Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
233. Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
234. Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
235. Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
236. Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
237. Multicorner Timing Analysis Summary
238. Setup Times
239. Hold Times
240. Clock to Output Times
241. Minimum Clock to Output Times
242. Propagation Delay
243. Minimum Propagation Delay
244. Board Trace Model Assignments
245. Input Transition Times
246. Slow Corner Signal Integrity Metrics
247. Fast Corner Signal Integrity Metrics
248. Setup Transfers
249. Hold Transfers
250. Recovery Transfers
251. Removal Transfers
252. Report TCCS
253. Report RSKM
254. Unconstrained Paths
255. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; radioberry                                         ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C25E144C8                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; radioberry.sdc ; OK     ; Sun Nov 12 13:52:52 2017 ;
+----------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; Clock Name                                                  ; Type      ; Period    ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                        ; Targets                                                         ;
+-------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; ad9866_clk                                                  ; Base      ; 13.563    ; 73.73 MHz ; 0.000 ; 6.781     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866_clk }                                                  ;
; ad9866_rxclk                                                ; Base      ; 13.563    ; 73.73 MHz ; 0.000 ; 6.781     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866_rxclk }                                                ;
; ad9866_txclk                                                ; Base      ; 13.563    ; 73.73 MHz ; 0.000 ; 6.781     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866_txclk }                                                ;
; clk_10mhz                                                   ; Base      ; 100.000   ; 10.0 MHz  ; 0.000 ; 50.000    ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { clk_10mhz }                                                   ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 5208.333  ; 0.19 MHz  ; 0.000 ; 2604.166  ; 50.00      ; 625       ; 12          ;       ;        ;           ;            ; false    ; clk_10mhz ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 33333.333 ; 0.03 MHz  ; 0.000 ; 16666.666 ; 50.00      ; 1000      ; 3           ;       ;        ;           ;            ; false    ; clk_10mhz ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; spi_ce0                                                     ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_ce[0] }                                                   ;
; spi_ce1                                                     ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_ce[1] }                                                   ;
; spi_sck                                                     ; Base      ; 64.000    ; 15.63 MHz ; 0.000 ; 32.000    ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_sck }                                                     ;
; spi_slave:spi_slave_rx2_inst|done                           ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_slave:spi_slave_rx2_inst|done }                           ;
; spi_slave:spi_slave_rx_inst|done                            ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_slave:spi_slave_rx_inst|done }                            ;
; virt_ad9866_clk                                             ; Virtual   ; 13.563    ; 73.73 MHz ; 0.000 ; 6.781     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { }                                                             ;
; virt_ad9866_rxclk                                           ; Virtual   ; 13.563    ; 73.73 MHz ; 0.000 ; 6.781     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { }                                                             ;
+-------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                             ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                              ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; 20.96 MHz  ; 20.96 MHz       ; spi_sck                                                     ;                                                   ;
; 78.2 MHz   ; 78.2 MHz        ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                   ;
; 86.24 MHz  ; 63.75 MHz       ; ad9866_clk                                                  ; limit due to minimum port rate restriction (tmin) ;
; 163.16 MHz ; 163.16 MHz      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                   ;
; 177.59 MHz ; 177.59 MHz      ; spi_ce0                                                     ;                                                   ;
; 180.93 MHz ; 180.93 MHz      ; clk_10mhz                                                   ;                                                   ;
; 253.49 MHz ; 238.04 MHz      ; spi_ce1                                                     ; limit due to minimum period restriction (tmin)    ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; spi_sck                                                     ; 0.216     ; 0.000         ;
; spi_ce0                                                     ; 0.333     ; 0.000         ;
; ad9866_clk                                                  ; 0.871     ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1.031     ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1.273     ; 0.000         ;
; virt_ad9866_rxclk                                           ; 23.345    ; 0.000         ;
; clk_10mhz                                                   ; 94.473    ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1038.007  ; 0.000         ;
; spi_ce1                                                     ; 2496.055  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33327.204 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                   ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; spi_sck                                                     ; 0.382  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.454  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.454  ; 0.000         ;
; clk_10mhz                                                   ; 0.454  ; 0.000         ;
; spi_ce1                                                     ; 0.455  ; 0.000         ;
; ad9866_clk                                                  ; 0.485  ; 0.000         ;
; spi_ce0                                                     ; 0.485  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 0.694  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.922  ; 0.000         ;
; virt_ad9866_rxclk                                           ; 14.851 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                       ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; ad9866_clk                                                  ; -2.123    ; -4.246        ;
; ad9866_rxclk                                                ; -2.123    ; -2.123        ;
; ad9866_txclk                                                ; -2.123    ; -2.123        ;
; spi_sck                                                     ; 31.645    ; 0.000         ;
; clk_10mhz                                                   ; 49.758    ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1249.495  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1249.575  ; 0.000         ;
; spi_ce1                                                     ; 1249.630  ; 0.000         ;
; spi_ce0                                                     ; 1249.672  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2603.864  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 16666.360 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_sck'                                                                                          ;
+-------+-----------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.216 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[15]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.483      ; 6.258      ;
; 0.216 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.483      ; 6.258      ;
; 0.216 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.483      ; 6.258      ;
; 0.216 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[12]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.483      ; 6.258      ;
; 0.216 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.483      ; 6.258      ;
; 0.216 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.483      ; 6.258      ;
; 0.216 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.483      ; 6.258      ;
; 0.216 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[8]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.483      ; 6.258      ;
; 0.216 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[7]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.483      ; 6.258      ;
; 0.216 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[6]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.483      ; 6.258      ;
; 0.216 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[5]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.483      ; 6.258      ;
; 0.216 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[4]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.483      ; 6.258      ;
; 0.216 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[3]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.483      ; 6.258      ;
; 0.216 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[2]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.483      ; 6.258      ;
; 0.216 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.483      ; 6.258      ;
; 0.216 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[0]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.483      ; 6.258      ;
; 0.278 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[15] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.376      ; 6.089      ;
; 0.278 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[14] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.376      ; 6.089      ;
; 0.278 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[13] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.376      ; 6.089      ;
; 0.278 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[12] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.376      ; 6.089      ;
; 0.278 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[11] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.376      ; 6.089      ;
; 0.278 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.376      ; 6.089      ;
; 0.278 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[9]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.376      ; 6.089      ;
; 0.278 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[8]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.376      ; 6.089      ;
; 0.278 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.376      ; 6.089      ;
; 0.278 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[6]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.376      ; 6.089      ;
; 0.278 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.376      ; 6.089      ;
; 0.278 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.376      ; 6.089      ;
; 0.278 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.376      ; 6.089      ;
; 0.278 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[2]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.376      ; 6.089      ;
; 0.278 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[1]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.376      ; 6.089      ;
; 0.278 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[0]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.376      ; 6.089      ;
; 0.316 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[47]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.281      ; 5.956      ;
; 0.316 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[46]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.281      ; 5.956      ;
; 0.316 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[45]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.281      ; 5.956      ;
; 0.316 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[44]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.281      ; 5.956      ;
; 0.316 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[43]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.281      ; 5.956      ;
; 0.316 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.281      ; 5.956      ;
; 0.316 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[41]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.281      ; 5.956      ;
; 0.316 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.281      ; 5.956      ;
; 0.316 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.281      ; 5.956      ;
; 0.316 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.281      ; 5.956      ;
; 0.316 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[37]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.281      ; 5.956      ;
; 0.316 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[36]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.281      ; 5.956      ;
; 0.316 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[32]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.281      ; 5.956      ;
; 0.342 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[47] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.401      ; 6.050      ;
; 0.342 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[43] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.401      ; 6.050      ;
; 0.342 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.401      ; 6.050      ;
; 0.342 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[36] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.401      ; 6.050      ;
; 0.342 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.401      ; 6.050      ;
; 0.342 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.401      ; 6.050      ;
; 0.342 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[33] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.401      ; 6.050      ;
; 0.342 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[30] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.401      ; 6.050      ;
; 0.342 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[28] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.401      ; 6.050      ;
; 0.342 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[27] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.401      ; 6.050      ;
; 0.342 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.401      ; 6.050      ;
; 0.342 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[25] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.401      ; 6.050      ;
; 0.342 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[19] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.401      ; 6.050      ;
; 0.342 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[18] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.401      ; 6.050      ;
; 0.342 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[17] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.401      ; 6.050      ;
; 0.342 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.401      ; 6.050      ;
; 0.364 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[35]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.305      ; 5.932      ;
; 0.364 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.305      ; 5.932      ;
; 0.364 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.305      ; 5.932      ;
; 0.448 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.467      ; 6.010      ;
; 0.448 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.467      ; 6.010      ;
; 0.448 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[44] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.467      ; 6.010      ;
; 0.448 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[41] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.467      ; 6.010      ;
; 0.448 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[40] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.467      ; 6.010      ;
; 0.448 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.467      ; 6.010      ;
; 0.448 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[38] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.467      ; 6.010      ;
; 0.448 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[37] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.467      ; 6.010      ;
; 0.448 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[32] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.467      ; 6.010      ;
; 0.448 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[31] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.467      ; 6.010      ;
; 0.448 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[29] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.467      ; 6.010      ;
; 0.448 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[24] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.467      ; 6.010      ;
; 0.448 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.467      ; 6.010      ;
; 0.448 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[22] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.467      ; 6.010      ;
; 0.448 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[21] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.467      ; 6.010      ;
; 0.448 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.467      ; 6.010      ;
; 0.455 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[35]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.305      ; 5.841      ;
; 0.455 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.305      ; 5.841      ;
; 0.455 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.305      ; 5.841      ;
; 0.456 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[47]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.281      ; 5.816      ;
; 0.456 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[46]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.281      ; 5.816      ;
; 0.456 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[45]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.281      ; 5.816      ;
; 0.456 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[44]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.281      ; 5.816      ;
; 0.456 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[43]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.281      ; 5.816      ;
; 0.456 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.281      ; 5.816      ;
; 0.456 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[41]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.281      ; 5.816      ;
; 0.456 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.281      ; 5.816      ;
; 0.456 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.281      ; 5.816      ;
; 0.456 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.281      ; 5.816      ;
; 0.456 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[37]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.281      ; 5.816      ;
; 0.456 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[36]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.281      ; 5.816      ;
; 0.456 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[32]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.281      ; 5.816      ;
; 0.501 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[15]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.483      ; 5.973      ;
; 0.501 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.483      ; 5.973      ;
; 0.501 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.483      ; 5.973      ;
; 0.501 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[12]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.483      ; 5.973      ;
+-------+-----------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                          ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                    ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.333    ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.829      ; 2.534      ;
; 0.409    ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.931      ; 2.560      ;
; 0.439    ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.884      ; 2.483      ;
; 0.452    ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.948      ; 2.534      ;
; 0.454    ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.829      ; 2.413      ;
; 0.474    ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.829      ; 2.393      ;
; 0.522    ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.884      ; 2.400      ;
; 0.544    ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.903      ; 2.397      ;
; 0.545    ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.903      ; 2.396      ;
; 0.549    ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.948      ; 2.437      ;
; 0.554    ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.970      ; 2.454      ;
; 0.555    ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.835      ; 2.318      ;
; 0.572    ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.925      ; 2.391      ;
; 0.572    ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.970      ; 2.436      ;
; 0.576    ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.964      ; 2.426      ;
; 0.582    ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.897      ; 2.353      ;
; 0.597    ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.006      ; 2.447      ;
; 0.612    ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.925      ; 2.351      ;
; 0.622    ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.948      ; 2.364      ;
; 0.663    ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.403      ; 1.778      ;
; 0.673    ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.906      ; 2.271      ;
; 0.727    ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.418      ; 1.729      ;
; 0.824    ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.948      ; 2.162      ;
; 0.827    ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.878      ; 2.089      ;
; 0.838    ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.945      ; 2.145      ;
; 0.892    ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.878      ; 2.024      ;
; 0.904    ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.925      ; 2.059      ;
; 0.969    ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.003      ; 2.072      ;
; 0.972    ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.948      ; 2.014      ;
; 0.982    ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.006      ; 2.062      ;
; 0.988    ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.970      ; 2.020      ;
; 1.042    ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.948      ; 1.944      ;
; 2494.369 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.106     ; 5.546      ;
; 2494.379 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.368      ; 6.010      ;
; 2494.447 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.213     ; 5.361      ;
; 2494.473 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.277      ; 5.825      ;
; 2494.571 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.106     ; 5.344      ;
; 2494.581 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.368      ; 5.808      ;
; 2494.774 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.108     ; 5.139      ;
; 2494.842 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.108     ; 5.071      ;
; 2494.855 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.212     ; 4.954      ;
; 2494.923 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.212     ; 4.886      ;
; 2494.976 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.108     ; 4.937      ;
; 2495.009 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.227     ; 4.785      ;
; 2495.010 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.227     ; 4.784      ;
; 2495.040 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.203      ; 5.231      ;
; 2495.044 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.108     ; 4.869      ;
; 2495.146 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.322      ; 5.244      ;
; 2495.164 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.299      ; 5.203      ;
; 2495.206 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.407      ; 5.269      ;
; 2495.312 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.526      ; 5.282      ;
; 2495.330 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.503      ; 5.241      ;
; 2495.335 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.213     ; 4.473      ;
; 2495.361 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.277      ; 4.937      ;
; 2495.433 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.227     ; 4.361      ;
; 2495.434 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.227     ; 4.360      ;
; 2495.461 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.227     ; 4.333      ;
; 2495.465 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.221      ; 4.824      ;
; 2495.479 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.249      ; 4.838      ;
; 2495.508 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.271      ; 4.831      ;
; 2495.562 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.213     ; 4.246      ;
; 2495.570 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.338      ; 4.836      ;
; 2495.583 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.313      ; 4.798      ;
; 2495.588 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.277      ; 4.710      ;
; 2495.633 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.371      ; 4.806      ;
; 2495.665 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.898     ; 3.458      ;
; 2495.674 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.475      ; 4.869      ;
; 2495.724 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.213     ; 4.084      ;
; 2495.736 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.542      ; 4.874      ;
; 2495.743 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.212     ; 4.066      ;
; 2495.749 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.517      ; 4.836      ;
; 2495.750 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.277      ; 4.548      ;
; 2495.778 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.221      ; 4.511      ;
; 2495.792 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.249      ; 4.525      ;
; 2495.794 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.106     ; 4.121      ;
; 2495.799 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.575      ; 4.844      ;
; 2495.811 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.212     ; 3.998      ;
; 2495.872 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.213     ; 3.936      ;
; 2495.899 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.252      ; 4.421      ;
; 2495.933 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.691     ; 3.397      ;
; 2495.933 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.058     ; 4.030      ;
; 2495.934 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.058     ; 4.029      ;
; 2495.948 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.358      ; 4.478      ;
; 2495.970 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.212     ; 3.839      ;
; 2495.980 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.249      ; 4.337      ;
; 2495.996 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.106     ; 3.919      ;
; 2496.038 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.212     ; 3.771      ;
; 2496.065 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.456      ; 4.459      ;
; 2496.065 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.535      ; 4.491      ;
; 2496.066 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.535      ; 4.490      ;
; 2496.126 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.302      ; 4.244      ;
; 2496.132 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.212     ; 3.677      ;
; 2496.171 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.779     ; 3.071      ;
; 2496.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.212     ; 3.609      ;
; 2496.233 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.058     ; 3.730      ;
; 2496.234 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.058     ; 3.729      ;
; 2496.257 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.058     ; 3.706      ;
; 2496.261 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.358      ; 4.165      ;
; 2496.341 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.058     ; 3.622      ;
; 2496.345 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.058     ; 3.618      ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ad9866_clk'                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                      ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; 0.871 ; ad9866_adio[8]                                                                                                                    ; agc_nearclip                                                 ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.056      ; 5.749      ;
; 0.937 ; ad9866_adio[9]                                                                                                                    ; agc_nearclip                                                 ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.056      ; 5.683      ;
; 1.072 ; ad9866_adio[11]                                                                                                                   ; agc_nearclip                                                 ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.056      ; 5.548      ;
; 1.160 ; ad9866_clk                                                                                                                        ; ad9866_rxclk                                                 ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 4.622      ;
; 1.160 ; ad9866_clk                                                                                                                        ; ad9866_txclk                                                 ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 4.622      ;
; 1.207 ; ad9866_adio[9]                                                                                                                    ; agc_goodlvl                                                  ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.078      ; 5.435      ;
; 1.236 ; ad9866_adio[10]                                                                                                                   ; agc_nearclip                                                 ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.056      ; 5.384      ;
; 1.325 ; ad9866_adio[11]                                                                                                                   ; agc_goodlvl                                                  ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.078      ; 5.317      ;
; 1.328 ; ad9866_adio[5]                                                                                                                    ; adcpipe[1][5]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.844      ; 5.517      ;
; 1.415 ; ad9866_adio[7]                                                                                                                    ; adcpipe[0][7]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.963      ; 5.549      ;
; 1.428 ; ad9866_adio[5]                                                                                                                    ; adcpipe[0][5]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.927      ; 5.500      ;
; 1.458 ; ad9866_adio[1]                                                                                                                    ; adcpipe[1][1]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.855      ; 5.398      ;
; 1.470 ; ad9866_adio[2]                                                                                                                    ; adcpipe[1][2]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.898      ; 5.429      ;
; 1.470 ; ad9866_adio[2]                                                                                                                    ; adcpipe[0][2]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.898      ; 5.429      ;
; 1.491 ; ad9866_adio[4]                                                                                                                    ; adcpipe[1][4]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.966      ; 5.476      ;
; 1.499 ; ad9866_adio[0]                                                                                                                    ; adcpipe[0][0]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.966      ; 5.468      ;
; 1.505 ; ad9866_adio[10]                                                                                                                   ; agc_goodlvl                                                  ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.078      ; 5.137      ;
; 1.508 ; ad9866_adio[7]                                                                                                                    ; adcpipe[1][7]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.282      ; 5.775      ;
; 1.668 ; ad9866_adio[9]                                                                                                                    ; adcpipe[1][9]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.012      ; 5.345      ;
; 1.690 ; ad9866_adio[4]                                                                                                                    ; adcpipe[0][4]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.568      ; 5.879      ;
; 1.690 ; ad9866_adio[6]                                                                                                                    ; adcpipe[1][6]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.184      ; 5.495      ;
; 1.691 ; ad9866_adio[6]                                                                                                                    ; adcpipe[0][6]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.184      ; 5.494      ;
; 1.695 ; ad9866_adio[0]                                                                                                                    ; adcpipe[1][0]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.144      ; 5.450      ;
; 1.717 ; ad9866_adio[1]                                                                                                                    ; adcpipe[0][1]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.905      ; 5.189      ;
; 1.785 ; ad9866_adio[11]                                                                                                                   ; adcpipe[1][11]                                               ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.928      ; 5.144      ;
; 1.900 ; ad9866_adio[3]                                                                                                                    ; adcpipe[0][3]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.963      ; 5.064      ;
; 1.903 ; ad9866_adio[3]                                                                                                                    ; adcpipe[1][3]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.963      ; 5.061      ;
; 1.967 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.521      ; 12.138     ;
; 2.007 ; ad9866_adio[8]                                                                                                                    ; adcpipe[1][8]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.844      ; 4.838      ;
; 2.012 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.484      ; 12.056     ;
; 2.022 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.530      ; 12.092     ;
; 2.030 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[4]                                                  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.036     ; 6.497      ;
; 2.041 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[5]                                                  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.036     ; 6.486      ;
; 2.066 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.535      ; 12.053     ;
; 2.070 ; ad9866_adio[10]                                                                                                                   ; adcpipe[0][10]                                               ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.012      ; 4.943      ;
; 2.112 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.564      ; 12.036     ;
; 2.119 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[3]                                                  ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.112     ; 6.332      ;
; 2.156 ; spi_slave:spi_slave_rx2_inst|treg[47]                                                                                             ; spi_miso                                                     ; spi_sck         ; ad9866_clk  ; 15.000       ; -3.536     ; 8.278      ;
; 2.160 ; ad9866_adio[11]                                                                                                                   ; adcpipe[0][11]                                               ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.078      ; 4.919      ;
; 2.172 ; ad9866_adio[9]                                                                                                                    ; adcpipe[0][9]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.948      ; 4.777      ;
; 2.211 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[11]                                                 ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.979     ; 6.373      ;
; 2.226 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.530      ; 11.888     ;
; 2.249 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.521      ; 11.856     ;
; 2.255 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                              ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.178     ; 6.130      ;
; 2.276 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.484      ; 11.792     ;
; 2.279 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.535      ; 11.840     ;
; 2.286 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[7]                                                ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.007     ; 6.270      ;
; 2.294 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.484      ; 11.774     ;
; 2.304 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.530      ; 11.810     ;
; 2.306 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.484      ; 11.762     ;
; 2.307 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[6]                                                  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.979     ; 6.277      ;
; 2.308 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[0]                                                  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.036     ; 6.219      ;
; 2.311 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.535      ; 11.808     ;
; 2.315 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.535      ; 11.804     ;
; 2.316 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.521      ; 11.789     ;
; 2.318 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[7]                                                  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.979     ; 6.266      ;
; 2.320 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[6]                                                  ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.076     ; 6.167      ;
; 2.326 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[5]                                                  ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.982     ; 6.255      ;
; 2.331 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[8]                                                  ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.989     ; 6.243      ;
; 2.333 ; ad9866_adio[8]                                                                                                                    ; adcpipe[0][8]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.032      ; 4.700      ;
; 2.338 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.535      ; 11.781     ;
; 2.348 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.535      ; 11.771     ;
; 2.349 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[1]                                                  ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.027     ; 6.187      ;
; 2.359 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.535      ; 11.760     ;
; 2.361 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.484      ; 11.707     ;
; 2.365 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.535      ; 11.754     ;
; 2.366 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[1]                                                ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.040     ; 6.157      ;
; 2.371 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.530      ; 11.743     ;
; 2.373 ; ad9866_adio[10]                                                                                                                   ; adcpipe[1][10]                                               ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.078      ; 4.706      ;
; 2.379 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.521      ; 11.726     ;
; 2.385 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.530      ; 11.729     ;
; 2.394 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.564      ; 11.754     ;
; 2.396 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                              ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.951     ; 6.216      ;
; 2.405 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.530      ; 11.709     ;
; 2.405 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.564      ; 11.743     ;
; 2.407 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[5] ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.991     ; 6.165      ;
; 2.411 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.564      ; 11.737     ;
; 2.415 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.535      ; 11.704     ;
; 2.423 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[2]                                                  ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.112     ; 6.028      ;
; 2.427 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[4] ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.991     ; 6.145      ;
; 2.430 ; spi_slave:spi_slave_rx_inst|treg[47]                                                                                              ; spi_miso                                                     ; spi_sck         ; ad9866_clk  ; 15.000       ; -3.410     ; 8.130      ;
; 2.434 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.530      ; 11.680     ;
; 2.434 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[13]                                                                 ; transmitter:transmitter_inst|out_data[13]                    ; ad9866_clk      ; ad9866_clk  ; 6.781        ; -0.125     ; 4.243      ;
; 2.437 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.484      ; 11.631     ;
; 2.441 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.535      ; 11.678     ;
; 2.444 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.564      ; 11.704     ;
; 2.454 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[8]                                                  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.979     ; 6.130      ;
; 2.461 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.564      ; 11.687     ;
; 2.465 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.484      ; 11.603     ;
; 2.466 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[9]                                                  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.979     ; 6.118      ;
; 2.475 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                              ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.184     ; 5.904      ;
; 2.483 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.484      ; 11.585     ;
; 2.490 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.588      ; 11.682     ;
; 2.496 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.535      ; 11.623     ;
; 2.498 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[10]                                                 ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.979     ; 6.086      ;
; 2.508 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.530      ; 11.606     ;
; 2.510 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.521      ; 11.595     ;
; 2.511 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.530      ; 11.603     ;
; 2.520 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.530      ; 11.594     ;
; 2.520 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[9]                                                  ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.982     ; 6.061      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                       ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 1.031 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.092      ; 2.803      ;
; 1.067 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.092      ; 2.767      ;
; 1.090 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.092      ; 2.744      ;
; 1.134 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.092      ; 2.700      ;
; 1.141 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.094      ; 2.695      ;
; 1.141 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.094      ; 2.695      ;
; 1.144 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.092      ; 2.690      ;
; 1.242 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.094      ; 2.594      ;
; 1.362 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.065     ; 2.564      ;
; 1.365 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.092      ; 2.469      ;
; 1.372 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.092      ; 2.462      ;
; 1.379 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.092      ; 2.455      ;
; 1.394 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.094      ; 2.442      ;
; 1.406 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.109      ; 2.445      ;
; 1.410 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.109      ; 2.441      ;
; 1.413 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.100      ; 2.429      ;
; 1.420 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.094      ; 2.416      ;
; 1.420 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.108      ; 2.430      ;
; 1.425 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.110      ; 2.427      ;
; 1.435 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.108      ; 2.415      ;
; 1.435 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.108      ; 2.415      ;
; 1.435 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.108      ; 2.415      ;
; 1.444 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.062     ; 2.485      ;
; 1.446 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.099      ; 2.395      ;
; 1.448 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.108      ; 2.402      ;
; 1.452 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.110      ; 2.400      ;
; 1.453 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.110      ; 2.399      ;
; 1.462 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.110      ; 2.390      ;
; 1.469 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.110      ; 2.383      ;
; 1.473 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.099      ; 2.368      ;
; 1.478 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.421      ; 2.934      ;
; 1.480 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.110      ; 2.372      ;
; 1.482 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.113      ; 2.373      ;
; 1.484 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.231     ; 2.027      ;
; 1.487 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.115      ; 2.370      ;
; 1.487 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.099      ; 2.354      ;
; 1.489 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.117      ; 2.370      ;
; 1.497 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.094      ; 2.339      ;
; 1.497 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.092      ; 2.337      ;
; 1.500 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.110      ; 2.352      ;
; 1.505 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.108      ; 2.345      ;
; 1.506 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.100      ; 2.336      ;
; 1.507 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.101      ; 2.336      ;
; 1.512 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.099      ; 2.329      ;
; 1.517 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.097      ; 2.322      ;
; 1.522 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.116      ; 2.336      ;
; 1.522 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.115      ; 2.335      ;
; 1.523 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.100      ; 2.319      ;
; 1.524 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.113      ; 2.331      ;
; 1.526 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.101      ; 2.317      ;
; 1.526 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.051     ; 2.414      ;
; 1.535 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.117      ; 2.324      ;
; 1.535 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.100      ; 2.307      ;
; 1.539 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.100      ; 2.303      ;
; 1.544 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.099      ; 2.297      ;
; 1.551 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.101      ; 2.292      ;
; 1.551 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.231     ; 1.960      ;
; 1.552 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.097      ; 2.287      ;
; 1.552 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.100      ; 2.290      ;
; 1.553 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.099      ; 2.288      ;
; 1.560 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.110      ; 2.292      ;
; 1.567 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.097      ; 2.272      ;
; 1.569 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.097      ; 2.270      ;
; 1.571 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.100      ; 2.271      ;
; 1.572 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.062     ; 2.357      ;
; 1.572 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.215     ; 1.955      ;
; 1.573 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.231     ; 1.938      ;
; 1.581 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.097      ; 2.258      ;
; 1.583 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.118      ; 2.277      ;
; 1.583 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.231     ; 1.928      ;
; 1.587 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.215     ; 1.940      ;
; 1.596 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.231     ; 1.915      ;
; 1.600 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.102      ; 2.244      ;
; 1.603 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.102      ; 2.241      ;
; 1.612 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.101      ; 2.231      ;
; 1.615 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.118      ; 2.245      ;
; 1.617 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.046     ; 2.328      ;
; 1.618 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.117      ; 2.241      ;
; 1.644 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.102      ; 2.200      ;
; 1.656 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.062     ; 2.273      ;
; 1.660 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.102      ; 2.184      ;
; 1.713 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.062     ; 2.216      ;
; 1.713 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.046     ; 2.232      ;
; 1.739 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.062     ; 2.190      ;
; 1.740 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.046     ; 2.205      ;
; 1.754 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.099      ; 2.087      ;
; 1.764 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.115      ; 2.093      ;
; 1.767 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.109      ; 2.084      ;
; 1.786 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.062     ; 2.143      ;
; 1.789 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.099      ; 2.052      ;
; 1.792 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.116      ; 2.066      ;
; 1.797 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.116      ; 2.061      ;
; 1.800 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.097      ; 2.039      ;
; 1.801 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.046     ; 2.144      ;
; 1.805 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.046     ; 2.140      ;
; 1.806 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.115      ; 2.051      ;
; 1.806 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.116      ; 2.052      ;
; 1.808 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.115      ; 2.049      ;
; 1.811 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.100      ; 2.031      ;
; 1.818 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.117      ; 2.041      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 1.273 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.698      ; 3.167      ;
; 1.416 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.181      ; 2.507      ;
; 1.501 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.702      ; 2.943      ;
; 1.523 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.183      ; 2.402      ;
; 1.535 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.704      ; 2.911      ;
; 1.587 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.710      ; 2.865      ;
; 1.599 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.713      ; 2.856      ;
; 1.601 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.704      ; 2.845      ;
; 1.605 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.704      ; 2.841      ;
; 1.610 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.704      ; 2.836      ;
; 1.639 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.704      ; 2.807      ;
; 1.646 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.710      ; 2.806      ;
; 1.646 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.713      ; 2.809      ;
; 1.655 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.710      ; 2.797      ;
; 1.676 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.710      ; 2.776      ;
; 1.682 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.704      ; 2.764      ;
; 1.697 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.704      ; 2.749      ;
; 1.705 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.708      ; 2.745      ;
; 1.713 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.713      ; 2.742      ;
; 1.714 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.710      ; 2.738      ;
; 1.719 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.704      ; 2.727      ;
; 1.721 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.711      ; 2.732      ;
; 1.732 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.700      ; 2.710      ;
; 1.743 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.711      ; 2.710      ;
; 1.745 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.874      ; 3.120      ;
; 1.747 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.698      ; 2.693      ;
; 1.750 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.711      ; 2.703      ;
; 1.764 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.708      ; 2.686      ;
; 1.764 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.110      ; 2.088      ;
; 1.786 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.713      ; 2.669      ;
; 1.795 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.108      ; 2.055      ;
; 1.801 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.698      ; 2.639      ;
; 1.816 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.700      ; 2.626      ;
; 1.850 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.704      ; 2.596      ;
; 1.896 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.702      ; 2.548      ;
; 1.915 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.872      ; 2.948      ;
; 1.956 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.706      ; 2.492      ;
; 1.957 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.880      ; 2.914      ;
; 1.971 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.713      ; 2.484      ;
; 1.983 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.708      ; 2.467      ;
; 1.995 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.704      ; 2.451      ;
; 2.006 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.700      ; 2.436      ;
; 2.007 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.706      ; 2.441      ;
; 2.008 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.702      ; 2.436      ;
; 2.014 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.711      ; 2.439      ;
; 2.024 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.698      ; 2.416      ;
; 2.025 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.702      ; 2.419      ;
; 2.025 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.706      ; 2.423      ;
; 2.028 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.706      ; 2.420      ;
; 2.028 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.706      ; 2.420      ;
; 2.029 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.704      ; 2.417      ;
; 2.031 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.880      ; 2.840      ;
; 2.036 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.698      ; 2.404      ;
; 2.039 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.698      ; 2.401      ;
; 2.040 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.700      ; 2.402      ;
; 2.046 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.698      ; 2.394      ;
; 2.046 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.883      ; 2.828      ;
; 2.051 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.708      ; 2.399      ;
; 2.054 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.708      ; 2.396      ;
; 2.060 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.700      ; 2.382      ;
; 2.061 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.704      ; 2.385      ;
; 2.061 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.706      ; 2.387      ;
; 2.063 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.700      ; 2.379      ;
; 2.084 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.700      ; 2.358      ;
; 2.096 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.702      ; 2.348      ;
; 2.100 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.880      ; 2.771      ;
; 2.101 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.880      ; 2.770      ;
; 2.114 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.702      ; 2.330      ;
; 2.115 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.698      ; 2.325      ;
; 2.128 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.877      ; 2.740      ;
; 2.140 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.700      ; 2.302      ;
; 2.141 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.711      ; 2.312      ;
; 2.149 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.868      ; 2.710      ;
; 2.178 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.878      ; 2.691      ;
; 2.250 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.878      ; 2.619      ;
; 2.281 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.878      ; 2.588      ;
; 2.395 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.878      ; 2.474      ;
; 2.444 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.878      ; 2.425      ;
; 2.482 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.881      ; 2.390      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'virt_ad9866_rxclk'                                                                                                 ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 23.345 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.561     ; 7.074      ;
; 25.082 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.558     ; 5.340      ;
; 25.918 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.383     ; 4.679      ;
; 26.306 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.474     ; 4.200      ;
; 26.371 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.517     ; 4.092      ;
; 26.615 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.517     ; 3.848      ;
; 26.638 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.468     ; 3.874      ;
; 26.642 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.380     ; 3.958      ;
; 26.948 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.568     ; 3.464      ;
; 27.171 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.561     ; 3.248      ;
; 27.176 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.561     ; 3.243      ;
; 27.195 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.539     ; 3.246      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_10mhz'                                                                                                                                               ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 94.473 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.449      ;
; 94.473 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.449      ;
; 94.473 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.449      ;
; 94.473 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.449      ;
; 94.473 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.449      ;
; 94.473 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.449      ;
; 94.473 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.449      ;
; 94.473 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.449      ;
; 94.473 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.449      ;
; 94.473 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.449      ;
; 94.475 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.447      ;
; 94.475 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.447      ;
; 94.475 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.447      ;
; 94.475 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.447      ;
; 94.475 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.447      ;
; 94.475 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.447      ;
; 94.475 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.447      ;
; 94.475 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.447      ;
; 94.475 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.447      ;
; 94.475 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.447      ;
; 94.581 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.341      ;
; 94.581 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.341      ;
; 94.581 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.341      ;
; 94.581 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.341      ;
; 94.581 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.341      ;
; 94.581 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.341      ;
; 94.581 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.341      ;
; 94.581 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.341      ;
; 94.581 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.341      ;
; 94.581 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.341      ;
; 94.681 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.241      ;
; 94.681 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.241      ;
; 94.681 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.241      ;
; 94.681 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.241      ;
; 94.681 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.241      ;
; 94.681 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.241      ;
; 94.681 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.241      ;
; 94.681 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.241      ;
; 94.681 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.241      ;
; 94.681 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.241      ;
; 94.692 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.229      ;
; 94.692 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.229      ;
; 94.692 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.229      ;
; 94.692 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.229      ;
; 94.692 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.229      ;
; 94.692 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.229      ;
; 94.694 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.227      ;
; 94.694 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.227      ;
; 94.694 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.227      ;
; 94.694 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.227      ;
; 94.694 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.227      ;
; 94.694 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.227      ;
; 94.729 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.193      ;
; 94.729 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.193      ;
; 94.729 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.193      ;
; 94.729 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.193      ;
; 94.729 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.193      ;
; 94.729 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.193      ;
; 94.729 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.193      ;
; 94.729 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.193      ;
; 94.729 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.193      ;
; 94.729 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.193      ;
; 94.794 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.125      ;
; 94.794 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.125      ;
; 94.794 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.125      ;
; 94.794 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.125      ;
; 94.794 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.125      ;
; 94.794 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.125      ;
; 94.794 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.125      ;
; 94.794 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.125      ;
; 94.794 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.125      ;
; 94.794 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.125      ;
; 94.794 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.125      ;
; 94.795 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.124      ;
; 94.795 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.124      ;
; 94.795 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.124      ;
; 94.795 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.124      ;
; 94.795 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.124      ;
; 94.795 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.124      ;
; 94.795 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.124      ;
; 94.795 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.124      ;
; 94.795 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.124      ;
; 94.795 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.124      ;
; 94.795 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.124      ;
; 94.800 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.121      ;
; 94.800 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.121      ;
; 94.800 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.121      ;
; 94.800 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.121      ;
; 94.800 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.121      ;
; 94.800 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.121      ;
; 94.868 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.054      ;
; 94.868 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.054      ;
; 94.868 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.054      ;
; 94.868 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.054      ;
; 94.868 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.054      ;
; 94.868 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.054      ;
; 94.868 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.054      ;
; 94.868 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.054      ;
; 94.868 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.054      ;
; 94.868 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.054      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 1038.007 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.199     ; 3.458      ;
; 1038.007 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.199     ; 3.458      ;
; 1038.007 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.199     ; 3.458      ;
; 1038.007 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.199     ; 3.458      ;
; 1038.007 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.199     ; 3.458      ;
; 1038.007 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.199     ; 3.458      ;
; 1038.221 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.200     ; 3.243      ;
; 1038.221 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.200     ; 3.243      ;
; 1038.221 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.200     ; 3.243      ;
; 1038.221 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.200     ; 3.243      ;
; 1039.229 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0100  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.200     ; 2.235      ;
; 1039.235 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.200     ; 2.229      ;
; 1040.009 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0000  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.200     ; 1.455      ;
; 1040.010 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|char_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.200     ; 1.454      ;
; 2597.773 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.121     ; 6.273      ;
; 2597.773 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.121     ; 6.273      ;
; 2597.773 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.121     ; 6.273      ;
; 2597.773 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.121     ; 6.273      ;
; 2597.773 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.121     ; 6.273      ;
; 2597.773 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.121     ; 6.273      ;
; 2597.773 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.121     ; 6.273      ;
; 2597.773 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.121     ; 6.273      ;
; 2597.773 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.121     ; 6.273      ;
; 2598.352 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[17]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.142     ; 5.673      ;
; 2598.352 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[16]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.142     ; 5.673      ;
; 2598.352 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.142     ; 5.673      ;
; 2598.352 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.142     ; 5.673      ;
; 2598.352 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.142     ; 5.673      ;
; 2598.352 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.142     ; 5.673      ;
; 2598.352 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.142     ; 5.673      ;
; 2598.352 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.142     ; 5.673      ;
; 2598.352 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.142     ; 5.673      ;
; 2600.201 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.121     ; 3.845      ;
; 2602.028 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.121     ; 2.018      ;
; 2602.029 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.121     ; 2.017      ;
; 5201.983 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.272      ;
; 5201.983 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.272      ;
; 5201.983 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.272      ;
; 5201.983 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.272      ;
; 5201.983 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.272      ;
; 5201.983 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.272      ;
; 5202.197 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.057      ;
; 5202.197 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.057      ;
; 5202.197 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.057      ;
; 5202.197 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.057      ;
; 5202.328 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.926      ;
; 5202.328 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.926      ;
; 5202.328 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.926      ;
; 5202.328 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.926      ;
; 5202.328 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.926      ;
; 5202.328 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.926      ;
; 5202.542 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.711      ;
; 5202.542 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.711      ;
; 5202.542 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.711      ;
; 5202.542 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.711      ;
; 5202.574 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.680      ;
; 5202.574 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.680      ;
; 5202.574 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.680      ;
; 5202.574 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.680      ;
; 5202.574 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.680      ;
; 5202.574 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.680      ;
; 5202.593 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.662      ;
; 5202.593 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.662      ;
; 5202.593 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.662      ;
; 5202.593 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.662      ;
; 5202.593 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.662      ;
; 5202.593 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.662      ;
; 5202.788 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.465      ;
; 5202.788 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.465      ;
; 5202.788 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.465      ;
; 5202.788 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.465      ;
; 5202.807 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.447      ;
; 5202.807 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.447      ;
; 5202.807 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.447      ;
; 5202.807 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.447      ;
; 5202.867 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.387      ;
; 5202.867 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.387      ;
; 5202.867 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.387      ;
; 5202.867 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.387      ;
; 5202.867 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.387      ;
; 5202.867 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.387      ;
; 5202.915 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.340      ;
; 5202.915 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.340      ;
; 5202.915 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.340      ;
; 5202.915 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.340      ;
; 5202.915 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.340      ;
; 5202.915 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.340      ;
; 5202.916 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.338      ;
; 5202.916 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.338      ;
; 5202.916 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.338      ;
; 5202.916 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.338      ;
; 5202.916 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.338      ;
; 5202.916 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.338      ;
; 5202.977 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.278      ;
; 5202.977 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.278      ;
; 5202.977 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.278      ;
; 5202.977 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.278      ;
; 5202.977 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.278      ;
; 5202.977 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.278      ;
; 5203.029 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.225      ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                                 ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2496.055 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.280      ; 4.273      ;
; 2496.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.280      ; 4.131      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.575 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.280      ; 3.753      ;
; 2496.633 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.280      ; 3.695      ;
; 2496.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 3.268      ;
; 2496.655 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 3.267      ;
; 2496.704 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 3.218      ;
; 2496.722 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.280      ; 3.606      ;
; 2496.770 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.280      ; 3.558      ;
; 2496.797 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.280      ; 3.531      ;
; 2496.833 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 3.089      ;
; 2496.834 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 3.088      ;
; 2496.885 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 3.036      ;
; 2496.890 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 3.032      ;
; 2496.912 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.280      ; 3.416      ;
; 2496.930 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.280      ; 3.398      ;
; 2496.939 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.280      ; 3.389      ;
; 2497.079 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.843      ;
; 2497.100 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.822      ;
; 2497.103 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 2.818      ;
; 2497.260 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.662      ;
; 2497.279 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.643      ;
; 2497.298 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.280      ; 3.030      ;
; 2497.350 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.572      ;
; 2497.352 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.570      ;
; 2497.387 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.280      ; 2.941      ;
; 2497.388 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.534      ;
; 2497.400 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.280      ; 2.928      ;
; 2497.403 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.280      ; 2.925      ;
; 2497.411 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.280      ; 2.917      ;
; 2497.414 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.280      ; 2.914      ;
; 2497.416 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.280      ; 2.912      ;
; 2497.419 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.280      ; 2.909      ;
; 2497.446 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.280      ; 2.882      ;
; 2497.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.280      ; 2.837      ;
; 2497.498 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.424      ;
; 2497.502 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.420      ;
; 2497.529 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.393      ;
; 2497.530 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.392      ;
; 2497.530 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.078     ; 2.393      ;
; 2497.532 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.078     ; 2.391      ;
; 2497.568 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.078     ; 2.355      ;
; 2497.581 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.341      ;
; 2497.599 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.280      ; 2.729      ;
; 2497.605 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.280      ; 2.723      ;
; 2497.684 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.238      ;
; 2497.688 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.234      ;
; 2497.742 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.281      ; 2.587      ;
; 2497.744 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.281      ; 2.585      ;
; 2497.744 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.281      ; 2.585      ;
; 2497.763 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.280      ; 2.565      ;
; 2497.763 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.159      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                           ;
+-----------+------------------------------+--------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                    ; To Node                              ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------+--------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33327.204 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 6.039      ;
; 33327.204 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 6.039      ;
; 33327.204 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 6.039      ;
; 33327.204 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 6.039      ;
; 33327.204 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 6.039      ;
; 33327.204 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 6.039      ;
; 33327.204 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 6.039      ;
; 33327.204 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[7]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 6.039      ;
; 33327.204 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[3]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 6.039      ;
; 33327.283 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 5.960      ;
; 33327.283 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 5.960      ;
; 33327.283 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 5.960      ;
; 33327.283 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 5.960      ;
; 33327.283 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 5.960      ;
; 33327.283 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 5.960      ;
; 33327.283 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 5.960      ;
; 33327.283 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[7]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 5.960      ;
; 33327.283 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[3]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 5.960      ;
; 33327.315 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 5.928      ;
; 33327.315 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 5.928      ;
; 33327.315 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 5.928      ;
; 33327.315 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 5.928      ;
; 33327.315 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 5.928      ;
; 33327.315 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 5.928      ;
; 33327.315 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 5.928      ;
; 33327.315 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[7]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 5.928      ;
; 33327.315 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[3]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 5.928      ;
; 33327.528 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[17]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 5.726      ;
; 33327.528 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[9]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 5.726      ;
; 33327.528 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[10]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 5.726      ;
; 33327.528 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[11]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 5.726      ;
; 33327.528 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[12]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 5.726      ;
; 33327.528 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[13]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 5.726      ;
; 33327.528 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[14]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 5.726      ;
; 33327.528 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[15]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 5.726      ;
; 33327.528 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[16]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 5.726      ;
; 33327.593 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|key_state.PREDASH ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.085     ; 5.656      ;
; 33327.607 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[17]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 5.647      ;
; 33327.607 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[9]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 5.647      ;
; 33327.607 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[10]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 5.647      ;
; 33327.607 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[11]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 5.647      ;
; 33327.607 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[12]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 5.647      ;
; 33327.607 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[13]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 5.647      ;
; 33327.607 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[14]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 5.647      ;
; 33327.607 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[15]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 5.647      ;
; 33327.607 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[16]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 5.647      ;
; 33327.635 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.620      ;
; 33327.635 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.620      ;
; 33327.635 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.620      ;
; 33327.635 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.620      ;
; 33327.635 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.620      ;
; 33327.635 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.620      ;
; 33327.635 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.620      ;
; 33327.635 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[7]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.620      ;
; 33327.635 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[3]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.620      ;
; 33327.639 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[17]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 5.615      ;
; 33327.639 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[9]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 5.615      ;
; 33327.639 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[10]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 5.615      ;
; 33327.639 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[11]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 5.615      ;
; 33327.639 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[12]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 5.615      ;
; 33327.639 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[13]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 5.615      ;
; 33327.639 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[14]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 5.615      ;
; 33327.639 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[15]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 5.615      ;
; 33327.639 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[16]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 5.615      ;
; 33327.647 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.608      ;
; 33327.647 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.608      ;
; 33327.647 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.608      ;
; 33327.647 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.608      ;
; 33327.647 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.608      ;
; 33327.647 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.608      ;
; 33327.647 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.608      ;
; 33327.647 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[7]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.608      ;
; 33327.647 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[3]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.608      ;
; 33327.672 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|key_state.PREDASH ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.085     ; 5.577      ;
; 33327.704 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|key_state.PREDASH ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.085     ; 5.545      ;
; 33327.865 ; iambic:iambic_inst|delay[10] ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 5.378      ;
; 33327.865 ; iambic:iambic_inst|delay[10] ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 5.378      ;
; 33327.865 ; iambic:iambic_inst|delay[10] ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 5.378      ;
; 33327.865 ; iambic:iambic_inst|delay[10] ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 5.378      ;
; 33327.865 ; iambic:iambic_inst|delay[10] ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 5.378      ;
; 33327.865 ; iambic:iambic_inst|delay[10] ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 5.378      ;
; 33327.865 ; iambic:iambic_inst|delay[10] ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 5.378      ;
; 33327.865 ; iambic:iambic_inst|delay[10] ; iambic:iambic_inst|delay[7]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 5.378      ;
; 33327.865 ; iambic:iambic_inst|delay[10] ; iambic:iambic_inst|delay[3]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.091     ; 5.378      ;
; 33327.873 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.382      ;
; 33327.873 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.382      ;
; 33327.873 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.382      ;
; 33327.873 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.382      ;
; 33327.873 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.382      ;
; 33327.873 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.382      ;
; 33327.873 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.382      ;
; 33327.873 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[7]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.382      ;
; 33327.873 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[3]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.382      ;
; 33327.904 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.351      ;
; 33327.904 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.351      ;
; 33327.904 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.351      ;
; 33327.904 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.351      ;
; 33327.904 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.351      ;
; 33327.904 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.351      ;
; 33327.904 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.351      ;
+-----------+------------------------------+--------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_sck'                                                                                                                        ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.382 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.653      ; 3.277      ;
; 0.382 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[17] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.653      ; 3.277      ;
; 0.382 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[16] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.653      ; 3.277      ;
; 0.382 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.653      ; 3.277      ;
; 0.382 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.653      ; 3.277      ;
; 0.382 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[13] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.653      ; 3.277      ;
; 0.382 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[12] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.653      ; 3.277      ;
; 0.382 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[11] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.653      ; 3.277      ;
; 0.382 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.653      ; 3.277      ;
; 0.382 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.653      ; 3.277      ;
; 0.382 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.653      ; 3.277      ;
; 0.382 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.653      ; 3.277      ;
; 0.382 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.653      ; 3.277      ;
; 0.382 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[20] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.653      ; 3.277      ;
; 0.382 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.653      ; 3.277      ;
; 0.382 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.653      ; 3.277      ;
; 0.385 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.646      ; 1.243      ;
; 0.419 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_ce0      ; spi_sck     ; 0.000        ; 3.186      ; 3.847      ;
; 0.420 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.360      ; 0.992      ;
; 0.433 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[10]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.259      ; 3.934      ;
; 0.436 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.637      ; 3.315      ;
; 0.436 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.637      ; 3.315      ;
; 0.436 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.637      ; 3.315      ;
; 0.436 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.637      ; 3.315      ;
; 0.436 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.637      ; 3.315      ;
; 0.436 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.637      ; 3.315      ;
; 0.436 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.637      ; 3.315      ;
; 0.436 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.637      ; 3.315      ;
; 0.436 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.637      ; 3.315      ;
; 0.436 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.637      ; 3.315      ;
; 0.436 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.637      ; 3.315      ;
; 0.436 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.637      ; 3.315      ;
; 0.436 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.637      ; 3.315      ;
; 0.436 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.637      ; 3.315      ;
; 0.436 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.637      ; 3.315      ;
; 0.442 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.665      ; 3.349      ;
; 0.442 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[28]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.665      ; 3.349      ;
; 0.442 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[27]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.665      ; 3.349      ;
; 0.442 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[25]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.665      ; 3.349      ;
; 0.442 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[23]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.665      ; 3.349      ;
; 0.442 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[21]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.665      ; 3.349      ;
; 0.442 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[20]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.665      ; 3.349      ;
; 0.442 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[19]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.665      ; 3.349      ;
; 0.442 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[18]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.665      ; 3.349      ;
; 0.442 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[17]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.665      ; 3.349      ;
; 0.442 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[16]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.665      ; 3.349      ;
; 0.442 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[15]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.665      ; 3.349      ;
; 0.442 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[14]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.665      ; 3.349      ;
; 0.442 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[12]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.665      ; 3.349      ;
; 0.442 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[0]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.665      ; 3.349      ;
; 0.442 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.665      ; 3.349      ;
; 0.473 ; spi_slave:spi_slave_rx_inst|rreg[39]  ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.116      ; 0.801      ;
; 0.491 ; spi_slave:spi_slave_rx_inst|rreg[8]   ; spi_slave:spi_slave_rx_inst|rdata[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.116      ; 0.819      ;
; 0.492 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rdata[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.116      ; 0.820      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|rreg[25] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_sck      ; spi_sck     ; 0.000        ; 0.116      ; 0.821      ;
; 0.506 ; spi_slave:spi_slave_rx_inst|treg[7]   ; spi_slave:spi_slave_rx_inst|treg[8]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.777      ;
; 0.510 ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.779      ;
; 0.523 ; spi_slave:spi_slave_rx_inst|treg[4]   ; spi_slave:spi_slave_rx_inst|treg[5]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.794      ;
; 0.523 ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_slave:spi_slave_rx_inst|treg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.794      ;
; 0.523 ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.792      ;
; 0.523 ; spi_slave:spi_slave_rx2_inst|treg[44] ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.792      ;
; 0.524 ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.793      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|treg[24]  ; spi_slave:spi_slave_rx_inst|treg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|treg[3]   ; spi_slave:spi_slave_rx_inst|treg[4]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.796      ;
; 0.525 ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; spi_slave:spi_slave_rx2_inst|treg[31] ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; spi_slave:spi_slave_rx2_inst|treg[12] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; spi_slave:spi_slave_rx2_inst|treg[11] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; spi_slave:spi_slave_rx2_inst|treg[1]  ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.794      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[43]  ; spi_slave:spi_slave_rx_inst|treg[44]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_slave:spi_slave_rx_inst|treg[40]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_slave:spi_slave_rx_inst|treg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[19]  ; spi_slave:spi_slave_rx_inst|treg[20]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[25] ; spi_slave:spi_slave_rx2_inst|treg[26]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[18] ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[21] ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[0]  ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.527 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.793      ;
; 0.527 ; spi_slave:spi_slave_rx2_inst|rreg[33] ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.793      ;
; 0.527 ; spi_slave:spi_slave_rx_inst|treg[44]  ; spi_slave:spi_slave_rx_inst|treg[45]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.796      ;
; 0.527 ; spi_slave:spi_slave_rx_inst|treg[20]  ; spi_slave:spi_slave_rx_inst|treg[21]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; spi_slave:spi_slave_rx_inst|treg[16]  ; spi_slave:spi_slave_rx_inst|treg[17]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; spi_slave:spi_slave_rx2_inst|treg[40] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.796      ;
; 0.527 ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.796      ;
; 0.527 ; spi_slave:spi_slave_rx2_inst|treg[2]  ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.796      ;
; 0.528 ; spi_slave:spi_slave_rx2_inst|rreg[32] ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.794      ;
; 0.528 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[8]    ; spi_ce0      ; spi_sck     ; 0.000        ; 2.622      ; 3.392      ;
; 0.528 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[5]    ; spi_ce0      ; spi_sck     ; 0.000        ; 2.622      ; 3.392      ;
; 0.528 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[1]    ; spi_ce0      ; spi_sck     ; 0.000        ; 2.622      ; 3.392      ;
; 0.528 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[0]    ; spi_ce0      ; spi_sck     ; 0.000        ; 2.622      ; 3.392      ;
; 0.528 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[36]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.622      ; 3.392      ;
; 0.528 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.622      ; 3.392      ;
; 0.528 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[38]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.622      ; 3.392      ;
; 0.528 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[37]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.622      ; 3.392      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.454 ; profile:profile_CW|enable_hang      ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; profile:profile_CW|char_PTT         ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; profile:profile_CW|hang_PTT         ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.457 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.188      ;
; 0.464 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.185      ;
; 0.495 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.786      ;
; 0.498 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.229      ;
; 0.503 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.505 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.236      ;
; 0.545 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.276      ;
; 0.568 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[5]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.860      ;
; 0.569 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[7]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.861      ;
; 0.580 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[1]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.872      ;
; 0.583 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[9]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.875      ;
; 0.585 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.877      ;
; 0.729 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.461      ;
; 0.731 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.453      ;
; 0.747 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.748 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.040      ;
; 0.750 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.041      ;
; 0.754 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.476      ;
; 0.757 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.479      ;
; 0.761 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.052      ;
; 0.764 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.496      ;
; 0.764 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.774 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.065      ;
; 0.789 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.510      ;
; 0.791 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.512      ;
; 0.794 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.525      ;
; 0.794 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.086      ;
; 0.795 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.516      ;
; 0.809 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[3]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.102      ;
; 0.810 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[8]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.103      ;
; 0.811 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[6]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.104      ;
; 0.811 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[0]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.104      ;
; 0.811 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.533      ;
; 0.811 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[9]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.103      ;
; 0.813 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.534      ;
; 0.814 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.106      ;
; 0.823 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[7]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.115      ;
; 0.833 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[1]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.125      ;
; 0.840 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.561      ;
; 0.849 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[5]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.141      ;
; 0.869 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.161      ;
; 0.925 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[2]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.218      ;
; 0.925 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[3]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.218      ;
; 0.926 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[8]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.219      ;
; 0.927 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[4]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.220      ;
; 0.943 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.009       ; 0.190      ; 1.356      ;
; 0.947 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.009       ; 0.190      ; 1.360      ;
; 1.006 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.738      ;
; 1.012 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.744      ;
; 1.027 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[0]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.320      ;
; 1.040 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.771      ;
; 1.048 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[6]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.341      ;
; 1.069 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[2]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.362      ;
; 1.071 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[4]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.364      ;
; 1.101 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.392      ;
; 1.102 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.393      ;
; 1.103 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.394      ;
; 1.103 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.394      ;
; 1.109 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.400      ;
; 1.109 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.400      ;
; 1.110 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.401      ;
; 1.110 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.401      ;
; 1.110 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.401      ;
; 1.111 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.402      ;
; 1.112 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.403      ;
; 1.118 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.409      ;
; 1.118 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.409      ;
; 1.118 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.409      ;
; 1.119 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.410      ;
; 1.120 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.411      ;
; 1.121 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.412      ;
; 1.122 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.413      ;
; 1.146 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.416      ;
; 1.155 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.425      ;
; 1.210 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.502      ;
; 1.210 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.502      ;
; 1.232 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.523      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                        ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.454 ; iambic:iambic_inst|keyer_out             ; iambic:iambic_inst|keyer_out             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; iambic:iambic_inst|key_state.DASHDELAY   ; iambic:iambic_inst|key_state.DASHDELAY   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; iambic:iambic_inst|key_state.DOTDELAY    ; iambic:iambic_inst|key_state.DOTDELAY    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; iambic:iambic_inst|key_state.SENDDOT     ; iambic:iambic_inst|key_state.SENDDOT     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; iambic:iambic_inst|key_state.LETTERSPACE ; iambic:iambic_inst|key_state.LETTERSPACE ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.502 ; iambic:iambic_inst|delay[17]             ; iambic:iambic_inst|delay[17]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.527 ; iambic:iambic_inst|key_state.DOTDELAY    ; iambic:iambic_inst|dash_memory           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.819      ;
; 0.533 ; iambic:iambic_inst|dot_memory            ; iambic:iambic_inst|key_state.DASHHELD    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.825      ;
; 0.747 ; iambic:iambic_inst|delay[15]             ; iambic:iambic_inst|delay[15]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; iambic:iambic_inst|delay[13]             ; iambic:iambic_inst|delay[13]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; iambic:iambic_inst|delay[1]              ; iambic:iambic_inst|delay[1]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; iambic:iambic_inst|delay[14]             ; iambic:iambic_inst|delay[14]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.041      ;
; 0.750 ; iambic:iambic_inst|delay[2]              ; iambic:iambic_inst|delay[2]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.041      ;
; 0.751 ; iambic:iambic_inst|delay[16]             ; iambic:iambic_inst|delay[16]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.043      ;
; 0.752 ; iambic:iambic_inst|dash_memory           ; iambic:iambic_inst|key_state.DOTHELD     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.044      ;
; 0.756 ; iambic:iambic_inst|delay[7]              ; iambic:iambic_inst|delay[7]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.047      ;
; 0.762 ; iambic:iambic_inst|delay[9]              ; iambic:iambic_inst|delay[9]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; iambic:iambic_inst|delay[11]             ; iambic:iambic_inst|delay[11]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; iambic:iambic_inst|delay[10]             ; iambic:iambic_inst|delay[10]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; iambic:iambic_inst|delay[4]              ; iambic:iambic_inst|delay[4]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; iambic:iambic_inst|delay[5]              ; iambic:iambic_inst|delay[5]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; iambic:iambic_inst|key_state.SENDDOT     ; iambic:iambic_inst|key_state.DOTDELAY    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; iambic:iambic_inst|key_state.PREDOT      ; iambic:iambic_inst|key_state.SENDDOT     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; iambic:iambic_inst|delay[3]              ; iambic:iambic_inst|delay[3]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.058      ;
; 0.770 ; iambic:iambic_inst|dash_memory           ; iambic:iambic_inst|key_state.PREDASH     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.062      ;
; 0.772 ; iambic:iambic_inst|delay[6]              ; iambic:iambic_inst|delay[6]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.063      ;
; 0.772 ; iambic:iambic_inst|dash_memory           ; iambic:iambic_inst|key_state.00000       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.064      ;
; 0.774 ; iambic:iambic_inst|delay[0]              ; iambic:iambic_inst|delay[0]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.065      ;
; 0.781 ; iambic:iambic_inst|delay[8]              ; iambic:iambic_inst|delay[8]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.072      ;
; 0.787 ; iambic:iambic_inst|delay[12]             ; iambic:iambic_inst|delay[12]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.079      ;
; 0.817 ; iambic:iambic_inst|key_state.DOTDELAY    ; iambic:iambic_inst|key_state.DOTHELD     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.109      ;
; 0.822 ; iambic:iambic_inst|key_state.LETTERSPACE ; iambic:iambic_inst|dot_memory            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.110      ;
; 0.857 ; iambic:iambic_inst|dot_memory            ; iambic:iambic_inst|key_state.00000       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.149      ;
; 0.936 ; iambic:iambic_inst|key_state.PREDASH     ; iambic:iambic_inst|key_state.SENDDASH    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.232      ;
; 0.951 ; iambic:iambic_inst|key_state.SENDDASH    ; iambic:iambic_inst|key_state.DASHDELAY   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.243      ;
; 1.060 ; iambic:iambic_inst|key_state.00000       ; iambic:iambic_inst|key_state.00000       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.352      ;
; 1.066 ; iambic:iambic_inst|key_state.DASHDELAY   ; iambic:iambic_inst|key_state.DASHHELD    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.354      ;
; 1.078 ; iambic:iambic_inst|key_state.DOTHELD     ; iambic:iambic_inst|key_state.PREDOT      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.370      ;
; 1.088 ; iambic:iambic_inst|key_state.SENDDASH    ; iambic:iambic_inst|keyer_out             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.381      ;
; 1.102 ; iambic:iambic_inst|delay[13]             ; iambic:iambic_inst|delay[14]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.394      ;
; 1.102 ; iambic:iambic_inst|delay[15]             ; iambic:iambic_inst|delay[16]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.394      ;
; 1.103 ; iambic:iambic_inst|delay[1]              ; iambic:iambic_inst|delay[2]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.394      ;
; 1.105 ; iambic:iambic_inst|key_state.DASHDELAY   ; iambic:iambic_inst|dot_memory            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.393      ;
; 1.110 ; iambic:iambic_inst|delay[14]             ; iambic:iambic_inst|delay[15]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.402      ;
; 1.110 ; iambic:iambic_inst|delay[7]              ; iambic:iambic_inst|delay[8]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.401      ;
; 1.111 ; iambic:iambic_inst|delay[2]              ; iambic:iambic_inst|delay[3]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.402      ;
; 1.112 ; iambic:iambic_inst|delay[16]             ; iambic:iambic_inst|delay[17]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.404      ;
; 1.112 ; iambic:iambic_inst|delay[0]              ; iambic:iambic_inst|delay[1]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.403      ;
; 1.116 ; iambic:iambic_inst|delay[9]              ; iambic:iambic_inst|delay[10]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.408      ;
; 1.117 ; iambic:iambic_inst|delay[11]             ; iambic:iambic_inst|delay[12]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.409      ;
; 1.119 ; iambic:iambic_inst|delay[5]              ; iambic:iambic_inst|delay[6]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; iambic:iambic_inst|delay[14]             ; iambic:iambic_inst|delay[16]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.411      ;
; 1.120 ; iambic:iambic_inst|delay[2]              ; iambic:iambic_inst|delay[4]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.411      ;
; 1.121 ; iambic:iambic_inst|delay[0]              ; iambic:iambic_inst|delay[2]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.412      ;
; 1.121 ; iambic:iambic_inst|delay[3]              ; iambic:iambic_inst|delay[4]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.412      ;
; 1.125 ; iambic:iambic_inst|delay[10]             ; iambic:iambic_inst|delay[11]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.417      ;
; 1.126 ; iambic:iambic_inst|delay[4]              ; iambic:iambic_inst|delay[5]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.417      ;
; 1.130 ; iambic:iambic_inst|delay[8]              ; iambic:iambic_inst|delay[9]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.433      ;
; 1.133 ; iambic:iambic_inst|delay[6]              ; iambic:iambic_inst|delay[7]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.424      ;
; 1.134 ; iambic:iambic_inst|delay[10]             ; iambic:iambic_inst|delay[12]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.426      ;
; 1.135 ; iambic:iambic_inst|delay[4]              ; iambic:iambic_inst|delay[6]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.426      ;
; 1.139 ; iambic:iambic_inst|delay[8]              ; iambic:iambic_inst|delay[10]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.442      ;
; 1.142 ; iambic:iambic_inst|delay[6]              ; iambic:iambic_inst|delay[8]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.433      ;
; 1.148 ; iambic:iambic_inst|delay[12]             ; iambic:iambic_inst|delay[13]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.440      ;
; 1.157 ; iambic:iambic_inst|delay[12]             ; iambic:iambic_inst|delay[14]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.449      ;
; 1.175 ; iambic:iambic_inst|key_state.LETTERSPACE ; iambic:iambic_inst|dash_memory           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.463      ;
; 1.182 ; iambic:iambic_inst|dot_memory            ; iambic:iambic_inst|key_state.PREDASH     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.474      ;
; 1.191 ; iambic:iambic_inst|dot_memory            ; iambic:iambic_inst|key_state.PREDOT      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.483      ;
; 1.193 ; iambic:iambic_inst|key_state.DOTHELD     ; iambic:iambic_inst|key_state.PREDASH     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.485      ;
; 1.204 ; iambic:iambic_inst|key_state.SENDDASH    ; iambic:iambic_inst|key_state.SENDDASH    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.496      ;
; 1.229 ; iambic:iambic_inst|delay[7]              ; iambic:iambic_inst|delay[9]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.532      ;
; 1.233 ; iambic:iambic_inst|delay[13]             ; iambic:iambic_inst|delay[15]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.525      ;
; 1.233 ; iambic:iambic_inst|delay[15]             ; iambic:iambic_inst|delay[17]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.525      ;
; 1.234 ; iambic:iambic_inst|delay[1]              ; iambic:iambic_inst|delay[3]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.525      ;
; 1.238 ; iambic:iambic_inst|delay[7]              ; iambic:iambic_inst|delay[10]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.541      ;
; 1.242 ; iambic:iambic_inst|delay[13]             ; iambic:iambic_inst|delay[16]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.534      ;
; 1.243 ; iambic:iambic_inst|delay[1]              ; iambic:iambic_inst|delay[4]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.534      ;
; 1.247 ; iambic:iambic_inst|delay[9]              ; iambic:iambic_inst|delay[11]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.539      ;
; 1.248 ; iambic:iambic_inst|delay[11]             ; iambic:iambic_inst|delay[13]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.540      ;
; 1.250 ; iambic:iambic_inst|delay[5]              ; iambic:iambic_inst|delay[7]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.541      ;
; 1.250 ; iambic:iambic_inst|delay[14]             ; iambic:iambic_inst|delay[17]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.542      ;
; 1.251 ; iambic:iambic_inst|delay[2]              ; iambic:iambic_inst|delay[5]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.542      ;
; 1.252 ; iambic:iambic_inst|delay[0]              ; iambic:iambic_inst|delay[3]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.543      ;
; 1.252 ; iambic:iambic_inst|delay[3]              ; iambic:iambic_inst|delay[5]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.543      ;
; 1.256 ; iambic:iambic_inst|delay[9]              ; iambic:iambic_inst|delay[12]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.548      ;
; 1.257 ; iambic:iambic_inst|delay[11]             ; iambic:iambic_inst|delay[14]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.549      ;
; 1.259 ; iambic:iambic_inst|delay[5]              ; iambic:iambic_inst|delay[8]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.550      ;
; 1.260 ; iambic:iambic_inst|delay[2]              ; iambic:iambic_inst|delay[6]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.551      ;
; 1.261 ; iambic:iambic_inst|delay[6]              ; iambic:iambic_inst|delay[9]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.564      ;
; 1.261 ; iambic:iambic_inst|delay[0]              ; iambic:iambic_inst|delay[4]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.552      ;
; 1.261 ; iambic:iambic_inst|delay[3]              ; iambic:iambic_inst|delay[6]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.552      ;
; 1.265 ; iambic:iambic_inst|delay[10]             ; iambic:iambic_inst|delay[13]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.557      ;
; 1.266 ; iambic:iambic_inst|delay[4]              ; iambic:iambic_inst|delay[7]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.557      ;
; 1.270 ; iambic:iambic_inst|delay[6]              ; iambic:iambic_inst|delay[10]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.573      ;
; 1.270 ; iambic:iambic_inst|delay[8]              ; iambic:iambic_inst|delay[11]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.573      ;
; 1.274 ; iambic:iambic_inst|delay[10]             ; iambic:iambic_inst|delay[14]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.566      ;
; 1.275 ; iambic:iambic_inst|delay[4]              ; iambic:iambic_inst|delay[8]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.566      ;
; 1.279 ; iambic:iambic_inst|delay[8]              ; iambic:iambic_inst|delay[12]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.582      ;
; 1.288 ; iambic:iambic_inst|delay[12]             ; iambic:iambic_inst|delay[15]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.580      ;
; 1.297 ; iambic:iambic_inst|delay[12]             ; iambic:iambic_inst|delay[16]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.589      ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_10mhz'                                                                                                                                               ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.466 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.758      ;
; 0.509 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.801      ;
; 0.553 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.845      ;
; 0.553 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.845      ;
; 0.555 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.847      ;
; 0.555 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.847      ;
; 0.566 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.858      ;
; 0.699 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.990      ;
; 0.699 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.991      ;
; 0.700 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.991      ;
; 0.700 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.991      ;
; 0.701 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.992      ;
; 0.701 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.992      ;
; 0.701 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.993      ;
; 0.702 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.993      ;
; 0.702 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.994      ;
; 0.737 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.737 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.737 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.738 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.029      ;
; 0.738 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.029      ;
; 0.739 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.740 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.741 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.742 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.033      ;
; 0.742 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.033      ;
; 0.742 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.033      ;
; 0.743 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.034      ;
; 0.746 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.040      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.041      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.764 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.058      ;
; 0.768 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.059      ;
; 0.773 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.065      ;
; 0.808 ; ad9866:ad9866_inst|sclk                            ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.100      ;
; 0.809 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.101      ;
; 0.811 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.103      ;
; 0.821 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.113      ;
; 0.825 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.117      ;
; 0.830 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut1_pc[0]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.122      ;
; 0.833 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.125      ;
; 0.905 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.196      ;
; 0.905 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.196      ;
; 0.908 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.081      ; 1.201      ;
; 0.916 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.208      ;
; 0.969 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sclk                            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.261      ;
; 1.010 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.081      ; 1.303      ;
; 1.015 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.307      ;
; 1.031 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.323      ;
; 1.067 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.358      ;
; 1.089 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.082      ; 1.383      ;
; 1.092 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.092 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.093 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.093 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.093 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.094 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.385      ;
; 1.094 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.385      ;
; 1.094 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.385      ;
; 1.095 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.386      ;
; 1.095 ; counter[21]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.386      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.776      ;
; 0.495 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.786      ;
; 0.510 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.801      ;
; 0.511 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.802      ;
; 0.528 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.819      ;
; 0.535 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.826      ;
; 0.537 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.828      ;
; 0.628 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.919      ;
; 0.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.941      ;
; 0.667 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.958      ;
; 0.745 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.036      ;
; 0.782 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.073      ;
; 0.785 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.076      ;
; 0.785 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.076      ;
; 0.786 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.077      ;
; 0.796 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.087      ;
; 0.834 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.125      ;
; 0.852 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.143      ;
; 0.969 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.260      ;
; 1.062 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.353      ;
; 1.063 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.354      ;
; 1.096 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.387      ;
; 1.156 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.447      ;
; 1.158 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.449      ;
; 1.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.477      ;
; 1.212 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.503      ;
; 1.213 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.504      ;
; 1.217 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.508      ;
; 1.249 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.541      ;
; 1.254 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.545      ;
; 1.260 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.552      ;
; 1.262 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.554      ;
; 1.267 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.088      ; 1.567      ;
; 1.277 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.089      ; 1.578      ;
; 1.278 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.570      ;
; 1.286 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.577      ;
; 1.294 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.585      ;
; 1.294 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.585      ;
; 1.304 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.089      ; 1.605      ;
; 1.328 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.089      ; 1.629      ;
; 1.330 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.621      ;
; 1.408 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.699      ;
; 1.527 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.819      ;
; 1.540 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.832      ;
; 1.542 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.833      ;
; 1.565 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.856      ;
; 1.576 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.867      ;
; 1.589 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.441      ; 2.284      ;
; 1.600 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.440      ; 2.294      ;
; 1.601 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.442      ; 2.297      ;
; 1.602 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.442      ; 2.298      ;
; 1.612 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.903      ;
; 1.613 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.904      ;
; 1.620 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.440      ; 2.314      ;
; 1.632 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.078      ; 1.922      ;
; 1.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.441      ; 2.344      ;
; 1.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.440      ; 2.366      ;
; 1.707 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.998      ;
; 1.709 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.441      ; 2.404      ;
; 1.721 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 2.012      ;
; 1.824 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 2.115      ;
; 1.826 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 2.117      ;
; 1.837 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.441      ; 2.532      ;
; 1.855 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.441      ; 2.550      ;
; 1.860 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 2.152      ;
; 1.882 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.441      ; 2.577      ;
; 1.894 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.441      ; 2.589      ;
; 1.895 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 2.186      ;
; 1.896 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.440      ; 2.590      ;
; 1.899 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.441      ; 2.594      ;
; 1.937 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.441      ; 2.632      ;
; 1.949 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 2.241      ;
; 1.951 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 2.243      ;
; 1.960 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 2.251      ;
; 1.961 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 2.252      ;
; 1.985 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.441      ; 2.680      ;
; 1.995 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 2.286      ;
; 1.997 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 2.288      ;
; 2.027 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 2.318      ;
; 2.028 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.441      ; 2.723      ;
; 2.043 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.441      ; 2.738      ;
; 2.048 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.440      ; 2.742      ;
; 2.116 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 2.407      ;
; 2.118 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 2.409      ;
; 2.198 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.440      ; 2.892      ;
; 2.206 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 2.497      ;
; 2.229 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 2.520      ;
; 2.240 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.441      ; 2.935      ;
; 2.256 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.441      ; 2.951      ;
; 2.298 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.078      ; 2.588      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.485 ; agc_nearclip                                                                                                                       ; agc_nearclip                                                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                      ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                      ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                       ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.486 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[4]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.716      ; 1.414      ;
; 0.497 ; agc_delaycnt[0]                                                                                                                    ; agc_delaycnt[0]                                                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.758      ;
; 0.498 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[1]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.117      ; 0.827      ;
; 0.504 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[2]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.117      ; 0.833      ;
; 0.505 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity6a[0]                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.105      ; 0.822      ;
; 0.511 ; receiver:receiver_inst|cordic:cordic_inst|Z[12][1]                                                                                 ; receiver:receiver_inst|cordic:cordic_inst|Z[13][2]                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.778      ;
; 0.511 ; receiver:receiver_inst|cordic:cordic_inst|Z[8][6]                                                                                  ; receiver:receiver_inst|cordic:cordic_inst|Z[9][6]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.778      ;
; 0.512 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity6a[0]                  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity5                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.778      ;
; 0.513 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[16][2]                                                                       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[17][2]                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.778      ;
; 0.518 ; transmitter:transmitter_inst|CicInterpM5:in2|dq1[20]                                                                               ; transmitter:transmitter_inst|CicInterpM5:in2|q2[21]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.785      ;
; 0.519 ; transmitter:transmitter_inst|CicInterpM5:in2|dx0[19]                                                                               ; transmitter:transmitter_inst|CicInterpM5:in2|x1[20]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.785      ;
; 0.520 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[1]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.105      ; 0.837      ;
; 0.520 ; transmitter:transmitter_inst|CicInterpM5:in2|dx2[21]                                                                               ; transmitter:transmitter_inst|CicInterpM5:in2|x3[22]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.785      ;
; 0.522 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.716      ; 1.450      ;
; 0.523 ; receiver:receiver_inst|cordic:cordic_inst|Z[3][0]                                                                                  ; receiver:receiver_inst|cordic:cordic_inst|Z[4][0]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.793      ;
; 0.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[2][0]                                                                              ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[3][0]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[5][0]                                                                              ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[6][0]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[1][0]                                                                              ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[2][0]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[6][0]                                                                        ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][0]                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[9] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[4][1]                                                                              ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[5][1]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.527 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.793      ;
; 0.527 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.794      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.508 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.777      ;
; 0.532 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.801      ;
; 0.673 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.942      ;
; 0.746 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.016      ;
; 0.751 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.989      ;
; 0.761 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.030      ;
; 0.788 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 1.055      ;
; 0.788 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.058      ;
; 0.797 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.067      ;
; 0.800 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.070      ;
; 0.808 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 1.079      ;
; 0.815 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.085      ;
; 0.815 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.085      ;
; 0.821 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.091      ;
; 0.824 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.094      ;
; 0.831 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.770      ; 1.855      ;
; 0.870 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.140      ;
; 0.901 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.073     ; 1.040      ;
; 0.910 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.205      ; 1.327      ;
; 0.913 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.136      ; 1.261      ;
; 0.938 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.208      ;
; 0.942 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.108      ; 1.262      ;
; 0.953 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.094      ; 1.259      ;
; 0.988 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.258      ;
; 0.992 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.262      ;
; 0.993 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.263      ;
; 1.037 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.070      ; 1.319      ;
; 1.042 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.136      ; 1.390      ;
; 1.055 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.202      ; 1.469      ;
; 1.080 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.350      ;
; 1.082 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.352      ;
; 1.098 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.004     ; 1.306      ;
; 1.102 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.207      ; 1.521      ;
; 1.102 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.898      ; 2.212      ;
; 1.105 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.062     ; 1.255      ;
; 1.130 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.006     ; 1.336      ;
; 1.143 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.002      ; 1.357      ;
; 1.147 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.210      ; 1.569      ;
; 1.165 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.171     ; 1.206      ;
; 1.168 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.002      ; 1.382      ;
; 1.169 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.002      ; 1.383      ;
; 1.172 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.167      ; 1.551      ;
; 1.173 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.753      ; 2.180      ;
; 1.177 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.729      ; 2.160      ;
; 1.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.708      ; 2.158      ;
; 1.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.475      ;
; 1.206 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.476      ;
; 1.210 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.106      ; 1.528      ;
; 1.214 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.106      ; 1.532      ;
; 1.225 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.495      ;
; 1.236 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.506      ;
; 1.240 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.708      ; 2.202      ;
; 1.241 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.779      ; 2.232      ;
; 1.268 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.205      ; 1.685      ;
; 1.283 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.147     ; 1.348      ;
; 1.302 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.004      ; 1.518      ;
; 1.367 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.680      ; 2.301      ;
; 1.406 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.002      ; 1.620      ;
; 1.406 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.676      ;
; 1.407 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.677      ;
; 1.417 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.620      ; 2.291      ;
; 1.423 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.006     ; 1.629      ;
; 1.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.002      ; 1.639      ;
; 1.436 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.832      ; 2.522      ;
; 1.448 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.620      ; 2.322      ;
; 1.450 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.727      ; 2.431      ;
; 1.453 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.656      ; 2.363      ;
; 1.454 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.724      ;
; 1.458 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.002      ; 1.672      ;
; 1.469 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.506      ; 2.229      ;
; 1.469 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.798      ; 2.521      ;
; 1.481 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.294     ; 1.399      ;
; 1.481 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.106     ; 1.587      ;
; 1.489 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.844      ; 2.545      ;
; 1.490 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.473     ; 1.229      ;
; 1.492 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.743      ; 2.489      ;
; 1.503 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.207      ; 1.922      ;
; 1.503 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.731      ; 2.488      ;
; 1.522 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.535     ; 1.199      ;
; 1.525 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.731      ; 2.510      ;
; 1.536 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.506      ; 2.296      ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.694 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.156      ; 2.092      ;
; 0.710 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.153      ; 2.105      ;
; 0.797 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.153      ; 2.192      ;
; 0.840 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.153      ; 2.235      ;
; 0.866 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.153      ; 2.261      ;
; 1.003 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.153      ; 2.398      ;
; 1.096 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.158      ; 2.496      ;
; 1.141 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.143      ; 2.526      ;
; 1.144 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.155      ; 2.541      ;
; 1.153 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.155      ; 2.550      ;
; 1.160 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.152      ; 2.554      ;
; 1.170 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.155      ; 2.567      ;
; 1.247 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.147      ; 2.636      ;
; 1.257 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.017      ; 2.083      ;
; 1.267 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.028      ; 2.104      ;
; 1.270 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.015      ; 2.094      ;
; 1.289 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.021      ; 2.119      ;
; 1.290 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.017      ; 2.116      ;
; 1.290 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.155      ; 2.687      ;
; 1.295 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.019      ; 2.123      ;
; 1.299 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.025      ; 2.133      ;
; 1.299 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.017      ; 2.125      ;
; 1.304 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.019      ; 2.132      ;
; 1.309 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.023      ; 2.141      ;
; 1.330 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.025      ; 2.164      ;
; 1.331 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.023      ; 2.163      ;
; 1.334 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.015      ; 2.158      ;
; 1.335 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.023      ; 2.167      ;
; 1.336 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.017      ; 2.162      ;
; 1.337 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.015      ; 2.161      ;
; 1.337 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.015      ; 2.161      ;
; 1.337 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.021      ; 2.167      ;
; 1.337 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.023      ; 2.169      ;
; 1.340 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.017      ; 2.166      ;
; 1.342 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.023      ; 2.174      ;
; 1.343 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.021      ; 2.173      ;
; 1.357 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.017      ; 2.183      ;
; 1.360 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.015      ; 2.184      ;
; 1.361 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.025      ; 2.195      ;
; 1.362 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.019      ; 2.190      ;
; 1.382 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.019      ; 2.210      ;
; 1.385 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.028      ; 2.222      ;
; 1.408 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.023      ; 2.240      ;
; 1.446 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.029      ; 2.284      ;
; 1.478 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.149      ; 2.869      ;
; 1.502 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.017      ; 2.328      ;
; 1.546 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.015      ; 2.370      ;
; 1.572 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.019      ; 2.400      ;
; 1.585 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.028      ; 2.422      ;
; 1.585 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.025      ; 2.419      ;
; 1.588 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.021      ; 2.418      ;
; 1.600 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.028      ; 2.437      ;
; 1.605 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.026      ; 2.440      ;
; 1.618 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.025      ; 2.452      ;
; 1.619 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.449      ; 1.877      ;
; 1.623 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.021      ; 2.453      ;
; 1.627 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.021      ; 2.457      ;
; 1.630 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.029      ; 2.468      ;
; 1.631 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.020      ; 2.460      ;
; 1.634 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.026      ; 2.469      ;
; 1.635 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.015      ; 2.459      ;
; 1.647 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.450      ; 1.906      ;
; 1.662 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.029      ; 2.500      ;
; 1.676 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.026      ; 2.511      ;
; 1.684 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.026      ; 2.519      ;
; 1.687 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.020      ; 2.516      ;
; 1.689 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.020      ; 2.518      ;
; 1.701 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.029      ; 2.539      ;
; 1.702 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.020      ; 2.531      ;
; 1.705 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.020      ; 2.534      ;
; 1.707 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.017      ; 2.533      ;
; 1.721 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.029      ; 2.559      ;
; 1.728 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.026      ; 2.563      ;
; 1.759 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.028      ; 2.596      ;
; 1.879 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.520      ; 2.208      ;
; 1.902 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.019      ; 2.730      ;
; 1.927 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.020      ; 2.756      ;
; 1.927 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.015      ; 2.751      ;
; 1.986 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.519      ; 2.314      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.922 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.174      ; 1.338      ;
; 1.106 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.174      ; 1.522      ;
; 1.106 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.174      ; 1.522      ;
; 1.108 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.174      ; 1.524      ;
; 1.115 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.189      ; 1.546      ;
; 1.150 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.189      ; 1.581      ;
; 1.158 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.188      ; 1.588      ;
; 1.158 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.189      ; 1.589      ;
; 1.164 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.174      ; 1.580      ;
; 1.165 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.174      ; 1.581      ;
; 1.185 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.187      ; 1.614      ;
; 1.247 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.188      ; 1.677      ;
; 1.300 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.188      ; 1.730      ;
; 1.357 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.188      ; 1.787      ;
; 1.369 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.188      ; 1.799      ;
; 1.385 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.172      ; 1.799      ;
; 1.406 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.174      ; 1.822      ;
; 1.406 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.172      ; 1.820      ;
; 1.410 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.188      ; 1.840      ;
; 1.438 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.187      ; 1.867      ;
; 1.460 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.391      ; 1.660      ;
; 1.470 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.407      ; 1.686      ;
; 1.473 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.407      ; 1.689      ;
; 1.484 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.407      ; 1.700      ;
; 1.501 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.392      ; 1.702      ;
; 1.509 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.187      ; 1.938      ;
; 1.523 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.407      ; 1.739      ;
; 1.524 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.172      ; 1.938      ;
; 1.530 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.407      ; 1.746      ;
; 1.536 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.187      ; 1.965      ;
; 1.544 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.407      ; 1.760      ;
; 1.545 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.406      ; 1.760      ;
; 1.547 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.391      ; 1.747      ;
; 1.549 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.392      ; 1.750      ;
; 1.552 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.406      ; 1.767      ;
; 1.554 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.402      ; 1.765      ;
; 1.558 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.172      ; 1.972      ;
; 1.561 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.060      ; 1.430      ;
; 1.563 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.406      ; 1.778      ;
; 1.569 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.402      ; 1.780      ;
; 1.572 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.406      ; 1.787      ;
; 1.578 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.172      ; 1.992      ;
; 1.578 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.406      ; 1.793      ;
; 1.580 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.187      ; 2.009      ;
; 1.580 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.172      ; 1.994      ;
; 1.581 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.405      ; 1.795      ;
; 1.582 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.402      ; 1.793      ;
; 1.592 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.402      ; 1.803      ;
; 1.596 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.406      ; 1.811      ;
; 1.598 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.404      ; 1.811      ;
; 1.602 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.406      ; 1.817      ;
; 1.610 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.060      ; 1.479      ;
; 1.610 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.389      ; 1.808      ;
; 1.612 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.402      ; 1.823      ;
; 1.616 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.187      ; 2.045      ;
; 1.616 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.390      ; 1.815      ;
; 1.618 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.060      ; 1.487      ;
; 1.619 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.402      ; 1.830      ;
; 1.620 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.060      ; 1.489      ;
; 1.622 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.405      ; 1.836      ;
; 1.623 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.187      ; 2.052      ;
; 1.623 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.406      ; 1.838      ;
; 1.623 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.405      ; 1.837      ;
; 1.624 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.061      ; 1.494      ;
; 1.624 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.405      ; 1.838      ;
; 1.624 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.045      ; 1.478      ;
; 1.625 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.061      ; 1.495      ;
; 1.634 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.405      ; 1.848      ;
; 1.634 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.045      ; 1.488      ;
; 1.640 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.405      ; 1.854      ;
; 1.642 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.405      ; 1.856      ;
; 1.642 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.405      ; 1.856      ;
; 1.647 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.172      ; 2.061      ;
; 1.649 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.404      ; 1.862      ;
; 1.651 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.390      ; 1.850      ;
; 1.655 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.404      ; 1.868      ;
; 1.660 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.404      ; 1.873      ;
; 1.663 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.387      ; 1.859      ;
; 1.663 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.389      ; 1.861      ;
; 1.667 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.045      ; 1.521      ;
; 1.671 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.061      ; 1.541      ;
; 1.674 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.182      ; 2.098      ;
; 1.675 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.045      ; 1.529      ;
; 1.709 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.389      ; 1.907      ;
; 1.722 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.392      ; 1.923      ;
; 1.731 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.392      ; 1.932      ;
; 1.742 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.392      ; 1.943      ;
; 1.753 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.398      ; 1.960      ;
; 1.755 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.407      ; 1.971      ;
; 1.762 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.392      ; 1.963      ;
; 1.771 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.406      ; 1.986      ;
; 1.780 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.391      ; 1.980      ;
; 1.786 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.407      ; 2.002      ;
; 1.789 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.674      ; 2.705      ;
; 1.812 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.172      ; 2.226      ;
; 1.812 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.387      ; 2.008      ;
; 1.815 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.390      ; 2.014      ;
; 1.826 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.387      ; 2.022      ;
; 1.827 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.399      ; 2.035      ;
; 1.829 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.387      ; 2.025      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'virt_ad9866_rxclk'                                                                                                  ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 14.851 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.365     ; 3.225      ;
; 14.858 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.386     ; 3.211      ;
; 14.860 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.386     ; 3.213      ;
; 15.038 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.393     ; 3.384      ;
; 15.280 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.213     ; 3.806      ;
; 15.309 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.297     ; 3.751      ;
; 15.316 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.344     ; 3.711      ;
; 15.561 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.344     ; 3.956      ;
; 15.595 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.303     ; 4.031      ;
; 15.948 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.215     ; 4.472      ;
; 16.701 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.383     ; 5.057      ;
; 18.537 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.386     ; 6.890      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_clk'                                                                                                         ;
+--------+--------------+----------------+-----------------+------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock      ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+-----------------+------------+------------+----------------------------------------------------------------------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate       ; ad9866_clk ; Rise       ; ad9866_rxclk                                                               ;
; -2.123 ; 13.563       ; 15.686         ; Port Rate       ; ad9866_clk ; Rise       ; ad9866_txclk                                                               ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[0]~_Duplicate_1  ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[10]~_Duplicate_1 ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[11]~_Duplicate_1 ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[12]~_Duplicate_1 ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[13]~_Duplicate_1 ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[14]~_Duplicate_1 ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[15]~_Duplicate_1 ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[16]~_Duplicate_1 ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[17]~_Duplicate_1 ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[1]~_Duplicate_1  ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[2]~_Duplicate_1  ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[3]~_Duplicate_1  ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[4]~_Duplicate_1  ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[5]~_Duplicate_1  ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[6]~_Duplicate_1  ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[7]~_Duplicate_1  ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[8]~_Duplicate_1  ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[9]~_Duplicate_1  ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[0]                  ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[10]                 ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[11]                 ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[12]                 ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[13]                 ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[14]                 ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[15]                 ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[16]                 ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[17]                 ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[1]                  ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[2]                  ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[3]                  ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[4]                  ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[5]                  ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[6]                  ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[7]                  ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[8]                  ;
; 6.202  ; 6.603        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[9]                  ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[0]~_Duplicate_1      ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[10]~_Duplicate_1     ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[11]~_Duplicate_1     ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[12]~_Duplicate_1     ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[13]~_Duplicate_1     ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[14]~_Duplicate_1     ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[15]~_Duplicate_1     ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[16]~_Duplicate_1     ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[17]~_Duplicate_1     ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[1]~_Duplicate_1      ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[2]~_Duplicate_1      ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[3]~_Duplicate_1      ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[4]~_Duplicate_1      ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[5]~_Duplicate_1      ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[6]~_Duplicate_1      ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[7]~_Duplicate_1      ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[8]~_Duplicate_1      ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[9]~_Duplicate_1      ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[0]                      ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[10]                     ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[11]                     ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[12]                     ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[13]                     ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[14]                     ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[15]                     ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[16]                     ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[17]                     ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[1]                      ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[2]                      ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[3]                      ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[4]                      ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[5]                      ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[6]                      ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[7]                      ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[8]                      ;
; 6.208  ; 6.609        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[9]                      ;
; 6.215  ; 6.616        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[0]                   ;
; 6.215  ; 6.616        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[10]                  ;
; 6.215  ; 6.616        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[11]                  ;
; 6.215  ; 6.616        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[12]                  ;
; 6.215  ; 6.616        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[13]                  ;
; 6.215  ; 6.616        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[14]                  ;
; 6.215  ; 6.616        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[15]                  ;
; 6.215  ; 6.616        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[16]                  ;
; 6.215  ; 6.616        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[17]                  ;
; 6.215  ; 6.616        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[1]                   ;
; 6.215  ; 6.616        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[2]                   ;
; 6.215  ; 6.616        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[3]                   ;
; 6.215  ; 6.616        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[4]                   ;
; 6.215  ; 6.616        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[5]                   ;
; 6.215  ; 6.616        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[6]                   ;
; 6.215  ; 6.616        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[7]                   ;
; 6.215  ; 6.616        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[8]                   ;
; 6.215  ; 6.616        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[9]                   ;
; 6.215  ; 6.616        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[18]                     ;
; 6.215  ; 6.616        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[19]                     ;
; 6.215  ; 6.616        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[20]                     ;
; 6.215  ; 6.616        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[21]                     ;
; 6.215  ; 6.616        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[22]                     ;
; 6.215  ; 6.616        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[23]                     ;
; 6.215  ; 6.616        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[24]                     ;
; 6.215  ; 6.616        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[25]                     ;
+--------+--------------+----------------+-----------------+------------+------------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_rxclk'                                     ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate ; ad9866_rxclk ; Rise       ; ad9866_rxclk ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_txclk'                                     ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate ; ad9866_txclk ; Rise       ; ad9866_txclk ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_sck'                                                                     ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+
; 31.645 ; 31.865       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[6]  ;
; 31.702 ; 31.922       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[10] ;
; 31.702 ; 31.922       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[0]   ;
; 31.702 ; 31.922       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[10]  ;
; 31.702 ; 31.922       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[11]  ;
; 31.702 ; 31.922       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[12]  ;
; 31.702 ; 31.922       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[13]  ;
; 31.702 ; 31.922       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[14]  ;
; 31.702 ; 31.922       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[15]  ;
; 31.702 ; 31.922       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[1]   ;
; 31.702 ; 31.922       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[2]   ;
; 31.702 ; 31.922       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[3]   ;
; 31.702 ; 31.922       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[4]   ;
; 31.702 ; 31.922       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[5]   ;
; 31.702 ; 31.922       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[6]   ;
; 31.702 ; 31.922       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[7]   ;
; 31.702 ; 31.922       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[8]   ;
; 31.702 ; 31.922       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[9]   ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[16]  ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[17]  ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[18]  ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[19]  ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[20]  ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[21]  ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[22]  ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[23]  ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[24]  ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[25]  ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[26]  ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[27]  ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[28]  ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[29]  ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[30]  ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[31]  ;
; 31.707 ; 31.927       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[20] ;
; 31.707 ; 31.927       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[21] ;
; 31.707 ; 31.927       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[22] ;
; 31.707 ; 31.927       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[23] ;
; 31.707 ; 31.927       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[24] ;
; 31.707 ; 31.927       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[29] ;
; 31.707 ; 31.927       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[31] ;
; 31.707 ; 31.927       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[32] ;
; 31.707 ; 31.927       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[37] ;
; 31.707 ; 31.927       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[38] ;
; 31.707 ; 31.927       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[39] ;
; 31.707 ; 31.927       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[40] ;
; 31.707 ; 31.927       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[41] ;
; 31.707 ; 31.927       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[44] ;
; 31.707 ; 31.927       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[45] ;
; 31.707 ; 31.927       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[46] ;
; 31.715 ; 31.935       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[4]  ;
; 31.716 ; 31.936       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[0]  ;
; 31.716 ; 31.936       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[10] ;
; 31.716 ; 31.936       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[11] ;
; 31.716 ; 31.936       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[12] ;
; 31.716 ; 31.936       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[13] ;
; 31.716 ; 31.936       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[14] ;
; 31.716 ; 31.936       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[15] ;
; 31.716 ; 31.936       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[16] ;
; 31.716 ; 31.936       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[17] ;
; 31.716 ; 31.936       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[18] ;
; 31.716 ; 31.936       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[19] ;
; 31.716 ; 31.936       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[1]  ;
; 31.716 ; 31.936       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[25] ;
; 31.716 ; 31.936       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[26] ;
; 31.716 ; 31.936       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[27] ;
; 31.716 ; 31.936       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[28] ;
; 31.716 ; 31.936       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[2]  ;
; 31.716 ; 31.936       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[30] ;
; 31.716 ; 31.936       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[33] ;
; 31.716 ; 31.936       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[34] ;
; 31.716 ; 31.936       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[35] ;
; 31.716 ; 31.936       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[36] ;
; 31.716 ; 31.936       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[3]  ;
; 31.716 ; 31.936       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[42] ;
; 31.716 ; 31.936       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[43] ;
; 31.716 ; 31.936       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[47] ;
; 31.716 ; 31.936       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[4]  ;
; 31.716 ; 31.936       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[5]  ;
; 31.716 ; 31.936       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[6]  ;
; 31.716 ; 31.936       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[7]  ;
; 31.716 ; 31.936       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[8]  ;
; 31.716 ; 31.936       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[9]  ;
; 31.718 ; 31.938       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[2]   ;
; 31.730 ; 31.950       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[19] ;
; 31.730 ; 31.950       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[1]  ;
; 31.730 ; 31.950       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[23] ;
; 31.730 ; 31.950       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[27] ;
; 31.730 ; 31.950       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[32] ;
; 31.730 ; 31.950       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[33] ;
; 31.730 ; 31.950       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[34] ;
; 31.730 ; 31.950       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[35] ;
; 31.730 ; 31.950       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[39] ;
; 31.749 ; 31.969       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[33]  ;
; 31.749 ; 31.969       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[34]  ;
; 31.749 ; 31.969       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[35]  ;
; 31.754 ; 31.974       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[32]  ;
; 31.754 ; 31.974       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[36]  ;
; 31.754 ; 31.974       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[37]  ;
; 31.754 ; 31.974       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[38]  ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_10mhz'                                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[0]              ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[1]              ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[2]              ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[3]              ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[0]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[10]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[11]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[1]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[2]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[3]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[4]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[5]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[6]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[7]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[8]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[9]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[4]              ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[5]              ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[6]              ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]  ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[0]                      ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[1]                      ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[2]                      ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[3]                      ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[4]                      ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[5]                      ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[0]                ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[1]                ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[2]                ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[3]                ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[0]                    ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[14]                   ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[15]                   ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[1]                    ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[2]                    ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[3]                    ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_state.1                    ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sclk                            ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sen_n                           ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[12]                                        ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[13]                                        ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[14]                                        ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[15]                                        ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[16]                                        ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[17]                                        ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[18]                                        ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[19]                                        ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[20]                                        ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[21]                                        ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[22]                                        ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[23]                                        ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[0]                                       ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[1]                                       ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[2]                                       ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[3]                                       ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[4]                                       ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[5]                                       ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset             ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12] ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13] ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14] ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15] ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16] ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17] ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18] ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19] ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20] ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21] ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22] ;
; 49.760 ; 49.948       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23] ;
; 49.761 ; 49.949       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[10]                   ;
; 49.761 ; 49.949       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[11]                   ;
; 49.761 ; 49.949       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[12]                   ;
; 49.761 ; 49.949       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[13]                   ;
; 49.761 ; 49.949       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[4]                    ;
; 49.761 ; 49.949       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[5]                    ;
; 49.761 ; 49.949       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[6]                    ;
; 49.761 ; 49.949       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[7]                    ;
; 49.761 ; 49.949       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[8]                    ;
; 49.761 ; 49.949       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[9]                    ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[0]                    ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[14]                   ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[15]                   ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[1]                    ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[2]                    ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[3]                    ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; prev_gain[0]                                       ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; prev_gain[1]                                       ;
; 49.829 ; 50.049       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; prev_gain[2]                                       ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'                                                          ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+
; Slack    ; Actual Width ; Required Width ; Type            ; Clock                             ; Clock Edge ; Target                    ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[0]                ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[10]               ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[11]               ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[12]               ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[13]               ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[14]               ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[15]               ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[16]               ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[17]               ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[1]                ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[2]                ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[3]                ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[4]                ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[5]                ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[6]                ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[7]                ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[8]                ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[9]                ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]~_Duplicate_1 ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]~_Duplicate_1 ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]~_Duplicate_1 ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]~_Duplicate_1 ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]~_Duplicate_1 ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]~_Duplicate_1 ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]~_Duplicate_1 ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]~_Duplicate_1 ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]~_Duplicate_1 ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]~_Duplicate_1 ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]~_Duplicate_1 ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]~_Duplicate_1 ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]~_Duplicate_1 ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[0]~_Duplicate_1   ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[10]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[11]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[12]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[13]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[14]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[15]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[16]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[17]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[18]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[18]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[19]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[19]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[1]~_Duplicate_1   ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[20]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[20]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[21]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[21]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[22]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[22]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[23]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[23]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[24]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[24]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[25]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[25]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[26]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[26]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[27]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[27]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[28]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[28]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[29]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[29]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[2]~_Duplicate_1   ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[30]               ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'                                                           ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                    ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; 1249.575 ; 1249.976     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]               ;
; 1249.575 ; 1249.976     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]              ;
; 1249.575 ; 1249.976     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]              ;
; 1249.575 ; 1249.976     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]              ;
; 1249.575 ; 1249.976     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]              ;
; 1249.575 ; 1249.976     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]              ;
; 1249.575 ; 1249.976     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]              ;
; 1249.575 ; 1249.976     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]              ;
; 1249.575 ; 1249.976     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]              ;
; 1249.575 ; 1249.976     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]              ;
; 1249.575 ; 1249.976     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]              ;
; 1249.575 ; 1249.976     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]               ;
; 1249.575 ; 1249.976     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]              ;
; 1249.575 ; 1249.976     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]              ;
; 1249.575 ; 1249.976     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]              ;
; 1249.575 ; 1249.976     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]              ;
; 1249.575 ; 1249.976     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]              ;
; 1249.575 ; 1249.976     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]              ;
; 1249.575 ; 1249.976     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]              ;
; 1249.575 ; 1249.976     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]              ;
; 1249.575 ; 1249.976     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]              ;
; 1249.575 ; 1249.976     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]              ;
; 1249.575 ; 1249.976     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]               ;
; 1249.575 ; 1249.976     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]              ;
; 1249.575 ; 1249.976     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]              ;
; 1249.575 ; 1249.976     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]               ;
; 1249.575 ; 1249.976     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]               ;
; 1249.575 ; 1249.976     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]               ;
; 1249.575 ; 1249.976     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]               ;
; 1249.575 ; 1249.976     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]               ;
; 1249.575 ; 1249.976     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]               ;
; 1249.575 ; 1249.976     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]               ;
; 1249.576 ; 1249.977     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1  ;
; 1249.576 ; 1249.977     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1 ;
; 1249.576 ; 1249.977     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1 ;
; 1249.576 ; 1249.977     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_1 ;
; 1249.576 ; 1249.977     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_1 ;
; 1249.576 ; 1249.977     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_1 ;
; 1249.576 ; 1249.977     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_1 ;
; 1249.576 ; 1249.977     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_1 ;
; 1249.576 ; 1249.977     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_1 ;
; 1249.576 ; 1249.977     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]~_Duplicate_1  ;
; 1249.576 ; 1249.977     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]~_Duplicate_1  ;
; 1249.576 ; 1249.977     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]~_Duplicate_1  ;
; 1249.576 ; 1249.977     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]~_Duplicate_1  ;
; 1249.576 ; 1249.977     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]~_Duplicate_1  ;
; 1249.576 ; 1249.977     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]~_Duplicate_1  ;
; 1249.576 ; 1249.977     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]~_Duplicate_1  ;
; 1249.576 ; 1249.977     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]~_Duplicate_1  ;
; 1249.576 ; 1249.977     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]~_Duplicate_1  ;
; 1249.577 ; 1249.978     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]~_Duplicate_1 ;
; 1249.577 ; 1249.978     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]~_Duplicate_1 ;
; 1249.577 ; 1249.978     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]~_Duplicate_1 ;
; 1249.577 ; 1249.978     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]~_Duplicate_1 ;
; 1249.577 ; 1249.978     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]~_Duplicate_1 ;
; 1249.577 ; 1249.978     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]~_Duplicate_1 ;
; 1249.577 ; 1249.978     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]~_Duplicate_1 ;
; 1249.577 ; 1249.978     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]~_Duplicate_1 ;
; 1249.577 ; 1249.978     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]~_Duplicate_1 ;
; 1249.577 ; 1249.978     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]~_Duplicate_1 ;
; 1249.577 ; 1249.978     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]~_Duplicate_1 ;
; 1249.577 ; 1249.978     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]~_Duplicate_1 ;
; 1249.577 ; 1249.978     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]~_Duplicate_1 ;
; 1249.577 ; 1249.978     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]~_Duplicate_1 ;
; 1249.600 ; 1250.001     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]~_Duplicate_1 ;
; 1249.600 ; 1250.001     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]~_Duplicate_1 ;
; 1249.600 ; 1250.001     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]~_Duplicate_1 ;
; 1249.600 ; 1250.001     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]~_Duplicate_1 ;
; 1249.600 ; 1250.001     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]~_Duplicate_1 ;
; 1249.600 ; 1250.001     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]~_Duplicate_1 ;
; 1249.600 ; 1250.001     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]~_Duplicate_1 ;
; 1249.600 ; 1250.001     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]~_Duplicate_1 ;
; 1249.600 ; 1250.001     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]~_Duplicate_1 ;
; 1249.600 ; 1250.001     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]~_Duplicate_1 ;
; 1249.600 ; 1250.001     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]~_Duplicate_1 ;
; 1249.600 ; 1250.001     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]~_Duplicate_1 ;
; 1249.600 ; 1250.001     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]~_Duplicate_1 ;
; 1249.600 ; 1250.001     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]~_Duplicate_1 ;
; 1249.602 ; 1250.003     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]               ;
; 1249.602 ; 1250.003     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1  ;
; 1249.602 ; 1250.003     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]              ;
; 1249.602 ; 1250.003     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1 ;
; 1249.602 ; 1250.003     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]              ;
; 1249.602 ; 1250.003     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1 ;
; 1249.602 ; 1250.003     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]              ;
; 1249.602 ; 1250.003     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_1 ;
; 1249.602 ; 1250.003     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]              ;
; 1249.602 ; 1250.003     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_1 ;
; 1249.602 ; 1250.003     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]              ;
; 1249.602 ; 1250.003     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_1 ;
; 1249.602 ; 1250.003     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]              ;
; 1249.602 ; 1250.003     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_1 ;
; 1249.602 ; 1250.003     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]              ;
; 1249.602 ; 1250.003     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_1 ;
; 1249.602 ; 1250.003     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]              ;
; 1249.602 ; 1250.003     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_1 ;
; 1249.602 ; 1250.003     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]              ;
; 1249.602 ; 1250.003     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]              ;
; 1249.602 ; 1250.003     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]               ;
; 1249.602 ; 1250.003     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]~_Duplicate_1  ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce1'                                                                                                                                                                   ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                            ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 1249.630 ; 1249.865     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 1249.632 ; 1249.867     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ;
; 1249.681 ; 1249.901     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ;
; 1249.681 ; 1249.901     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; 1249.681 ; 1249.901     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; 1249.681 ; 1249.901     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; 1249.681 ; 1249.901     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; 1249.681 ; 1249.901     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; 1249.681 ; 1249.901     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; 1249.681 ; 1249.901     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; 1249.681 ; 1249.901     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; 1249.681 ; 1249.901     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; 1249.682 ; 1249.902     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ;
; 1249.682 ; 1249.902     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ;
; 1249.682 ; 1249.902     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ;
; 1249.682 ; 1249.902     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ;
; 1249.682 ; 1249.902     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ;
; 1249.682 ; 1249.902     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ;
; 1249.682 ; 1249.902     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ;
; 1249.682 ; 1249.902     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ;
; 1249.682 ; 1249.902     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ;
; 1249.682 ; 1249.902     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ;
; 1249.682 ; 1249.902     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ;
; 1249.682 ; 1249.902     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ;
; 1249.682 ; 1249.902     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ;
; 1249.682 ; 1249.902     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; 1249.876 ; 1249.876     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; spi_ce[1]~inputclkctrl|outclk                                                                                                     ;
; 1249.878 ; 1249.878     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block7a12|clk1                                                         ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block7a0|clk1                                                          ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block7a30|clk1                                                         ;
; 1249.880 ; 1249.880     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a0|clk                                                            ;
; 1249.880 ; 1249.880     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[0]|clk                                                                      ;
; 1249.880 ; 1249.880     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[1]|clk                                                                      ;
; 1249.880 ; 1249.880     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[2]|clk                                                                      ;
; 1249.880 ; 1249.880     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[3]|clk                                                                      ;
; 1249.880 ; 1249.880     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[4]|clk                                                                      ;
; 1249.880 ; 1249.880     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[5]|clk                                                                      ;
; 1249.880 ; 1249.880     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[6]|clk                                                                      ;
; 1249.880 ; 1249.880     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[7]|clk                                                                      ;
; 1249.880 ; 1249.880     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[9]|clk                                                                      ;
; 1249.881 ; 1249.881     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a1|clk                                                            ;
; 1249.881 ; 1249.881     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a2|clk                                                            ;
; 1249.881 ; 1249.881     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a3|clk                                                            ;
; 1249.881 ; 1249.881     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a4|clk                                                            ;
; 1249.881 ; 1249.881     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a5|clk                                                            ;
; 1249.881 ; 1249.881     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a6|clk                                                            ;
; 1249.881 ; 1249.881     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a7|clk                                                            ;
; 1249.881 ; 1249.881     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a8|clk                                                            ;
; 1249.881 ; 1249.881     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a9|clk                                                            ;
; 1249.881 ; 1249.881     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity2|clk                                                               ;
; 1249.881 ; 1249.881     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0]|clk                                                       ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce0'                                                                                                                                                                 ;
+----------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                          ;
+----------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 1249.672 ; 1249.860     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ;
; 1249.678 ; 1249.866     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                                ;
; 1249.707 ; 1249.942     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 1249.712 ; 1249.947     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ;
; 1249.712 ; 1249.947     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ;
; 1249.712 ; 1249.947     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ;
; 1249.712 ; 1249.947     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ;
; 1249.712 ; 1249.947     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ;
; 1249.712 ; 1249.947     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ;
; 1249.712 ; 1249.947     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ;
; 1249.712 ; 1249.947     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ;
; 1249.712 ; 1249.947     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ;
; 1249.712 ; 1249.947     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ;
; 1249.712 ; 1249.947     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ;
; 1249.712 ; 1249.947     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ;
; 1249.713 ; 1249.901     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ;
; 1249.715 ; 1249.950     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ;
; 1249.715 ; 1249.950     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_we_reg       ;
; 1249.716 ; 1249.951     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ;
; 1249.718 ; 1249.953     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_address_reg0 ;
; 1249.718 ; 1249.953     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_we_reg       ;
; 1249.719 ; 1249.954     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ;
; 1249.722 ; 1249.957     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; 1249.722 ; 1249.957     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; 1249.722 ; 1249.957     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_we_reg        ;
; 1249.723 ; 1249.958     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ;
; 1249.723 ; 1249.958     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; 1249.725 ; 1249.913     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                                ;
; 1249.727 ; 1249.962     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ;
; 1249.727 ; 1249.962     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ;
; 1249.727 ; 1249.962     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ;
; 1249.727 ; 1249.962     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ;
; 1249.727 ; 1249.962     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ;
; 1249.727 ; 1249.962     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ;
; 1249.727 ; 1249.962     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ;
; 1249.727 ; 1249.962     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ;
; 1249.727 ; 1249.962     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ;
; 1249.727 ; 1249.962     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ;
; 1249.727 ; 1249.962     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ;
; 1249.727 ; 1249.962     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ;
; 1249.727 ; 1249.962     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ;
; 1249.727 ; 1249.962     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ;
; 1249.727 ; 1249.962     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ;
; 1249.727 ; 1249.962     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ;
; 1249.727 ; 1249.962     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ;
; 1249.727 ; 1249.962     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ;
; 1249.728 ; 1249.963     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ;
; 1249.728 ; 1249.963     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ;
; 1249.728 ; 1249.963     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ;
; 1249.728 ; 1249.963     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ;
; 1249.728 ; 1249.963     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ;
; 1249.728 ; 1249.963     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ;
; 1249.728 ; 1249.963     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ;
; 1249.728 ; 1249.963     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ;
; 1249.728 ; 1249.963     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ;
; 1249.728 ; 1249.963     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ;
; 1249.728 ; 1249.963     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ;
; 1249.728 ; 1249.963     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ;
; 1249.728 ; 1249.963     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ;
; 1249.728 ; 1249.963     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ;
; 1249.728 ; 1249.963     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ;
; 1249.728 ; 1249.963     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ;
; 1249.728 ; 1249.963     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ;
; 1249.728 ; 1249.963     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ;
; 1249.728 ; 1249.963     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; 1249.728 ; 1249.963     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_we_reg       ;
; 1249.729 ; 1249.964     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; 1249.730 ; 1249.918     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2]               ;
; 1249.730 ; 1249.918     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                                ;
; 1249.730 ; 1249.918     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ;
; 1249.730 ; 1249.918     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                                ;
; 1249.732 ; 1249.967     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ;
; 1249.732 ; 1249.967     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_we_reg       ;
; 1249.733 ; 1249.968     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ;
; 1249.738 ; 1249.926     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ;
; 1249.738 ; 1249.926     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ;
; 1249.738 ; 1249.926     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ;
; 1249.738 ; 1249.926     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ;
; 1249.738 ; 1249.926     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ;
; 1249.741 ; 1249.961     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                                ;
; 1249.752 ; 1249.987     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_address_reg0 ;
; 1249.752 ; 1249.987     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ;
; 1249.752 ; 1249.987     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_we_reg       ;
; 1249.752 ; 1249.972     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ;
; 1249.752 ; 1249.972     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ;
; 1249.753 ; 1249.941     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ;
; 1249.753 ; 1249.941     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ;
; 1249.757 ; 1249.945     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ;
; 1249.757 ; 1249.945     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ;
; 1249.757 ; 1249.945     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ;
; 1249.757 ; 1249.945     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ;
; 1249.757 ; 1249.945     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ;
; 1249.757 ; 1249.945     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ;
; 1249.757 ; 1249.945     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ;
; 1249.757 ; 1249.945     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ;
; 1249.757 ; 1249.945     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ;
; 1249.759 ; 1249.979     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ;
; 1249.759 ; 1249.979     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ;
; 1249.759 ; 1249.979     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; 1249.759 ; 1249.979     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
+----------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                ;
+----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                                                                                         ;
+----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 2603.864 ; 2604.084     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|char_PTT                                                                                                                    ;
; 2603.864 ; 2604.084     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|enable_hang                                                                                                                 ;
; 2603.864 ; 2604.084     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0000                                                                                                             ;
; 2603.864 ; 2604.084     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0010                                                                                                             ;
; 2603.864 ; 2604.084     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0100                                                                                                             ;
; 2603.864 ; 2604.084     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[1]                                                                                                            ;
; 2603.864 ; 2604.084     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[5]                                                                                                            ;
; 2603.864 ; 2604.084     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[7]                                                                                                            ;
; 2603.864 ; 2604.084     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[9]                                                                                                            ;
; 2603.865 ; 2604.085     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[0]                                                                                                            ;
; 2603.865 ; 2604.085     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[2]                                                                                                            ;
; 2603.865 ; 2604.085     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[3]                                                                                                            ;
; 2603.865 ; 2604.085     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[4]                                                                                                            ;
; 2603.865 ; 2604.085     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[6]                                                                                                            ;
; 2603.865 ; 2604.085     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[8]                                                                                                            ;
; 2603.918 ; 2604.106     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[10]                                                                                                              ;
; 2603.918 ; 2604.106     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[11]                                                                                                              ;
; 2603.918 ; 2604.106     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[12]                                                                                                              ;
; 2603.918 ; 2604.106     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[13]                                                                                                              ;
; 2603.918 ; 2604.106     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[14]                                                                                                              ;
; 2603.918 ; 2604.106     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[15]                                                                                                              ;
; 2603.918 ; 2604.106     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[16]                                                                                                              ;
; 2603.918 ; 2604.106     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[17]                                                                                                              ;
; 2603.918 ; 2604.106     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[9]                                                                                                               ;
; 2603.919 ; 2604.154     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2603.920 ; 2604.155     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[0]                          ;
; 2603.920 ; 2604.155     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[1]                          ;
; 2603.920 ; 2604.155     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[2]                          ;
; 2603.920 ; 2604.155     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[3]                          ;
; 2603.920 ; 2604.155     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[4]                          ;
; 2603.920 ; 2604.155     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[5]                          ;
; 2603.920 ; 2604.155     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[6]                          ;
; 2603.922 ; 2604.157     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[10]                         ;
; 2603.922 ; 2604.157     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[11]                         ;
; 2603.922 ; 2604.157     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[12]                         ;
; 2603.922 ; 2604.157     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[13]                         ;
; 2603.922 ; 2604.157     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[14]                         ;
; 2603.922 ; 2604.157     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[15]                         ;
; 2603.922 ; 2604.157     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[7]                          ;
; 2603.922 ; 2604.157     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[8]                          ;
; 2603.922 ; 2604.157     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[9]                          ;
; 2603.924 ; 2604.112     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_PTT                                                                                                                    ;
; 2603.924 ; 2604.112     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_state                                                                                                                  ;
; 2603.924 ; 2604.112     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[0]                                                                                                               ;
; 2603.924 ; 2604.112     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[1]                                                                                                               ;
; 2603.924 ; 2604.112     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[2]                                                                                                               ;
; 2603.924 ; 2604.112     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[3]                                                                                                               ;
; 2603.924 ; 2604.112     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[4]                                                                                                               ;
; 2603.924 ; 2604.112     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[5]                                                                                                               ;
; 2603.924 ; 2604.112     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[6]                                                                                                               ;
; 2603.924 ; 2604.112     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[7]                                                                                                               ;
; 2603.924 ; 2604.112     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[8]                                                                                                               ;
; 2603.924 ; 2604.159     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ;
; 2603.924 ; 2604.159     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ;
; 2603.925 ; 2604.160     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[10]                         ;
; 2603.925 ; 2604.160     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[11]                         ;
; 2603.925 ; 2604.160     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[12]                         ;
; 2603.925 ; 2604.160     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[13]                         ;
; 2603.925 ; 2604.160     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[14]                         ;
; 2603.925 ; 2604.160     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[15]                         ;
; 2603.925 ; 2604.160     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[7]                          ;
; 2603.925 ; 2604.160     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[8]                          ;
; 2603.925 ; 2604.160     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[9]                          ;
; 2603.926 ; 2604.161     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[0]                          ;
; 2603.926 ; 2604.161     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[1]                          ;
; 2603.926 ; 2604.161     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[2]                          ;
; 2603.926 ; 2604.161     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[3]                          ;
; 2603.926 ; 2604.161     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[4]                          ;
; 2603.926 ; 2604.161     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[5]                          ;
; 2603.926 ; 2604.161     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[6]                          ;
; 2603.928 ; 2604.163     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2603.998 ; 2604.218     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_PTT                                                                                                                    ;
; 2603.998 ; 2604.218     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_state                                                                                                                  ;
; 2603.998 ; 2604.218     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[0]                                                                                                               ;
; 2603.998 ; 2604.218     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[1]                                                                                                               ;
; 2603.998 ; 2604.218     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[2]                                                                                                               ;
; 2603.998 ; 2604.218     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[3]                                                                                                               ;
; 2603.998 ; 2604.218     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[4]                                                                                                               ;
; 2603.998 ; 2604.218     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[5]                                                                                                               ;
; 2603.998 ; 2604.218     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[6]                                                                                                               ;
; 2603.998 ; 2604.218     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[7]                                                                                                               ;
; 2603.998 ; 2604.218     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[8]                                                                                                               ;
; 2604.005 ; 2604.225     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[10]                                                                                                              ;
; 2604.005 ; 2604.225     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[11]                                                                                                              ;
; 2604.005 ; 2604.225     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[12]                                                                                                              ;
; 2604.005 ; 2604.225     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[13]                                                                                                              ;
; 2604.005 ; 2604.225     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[14]                                                                                                              ;
; 2604.005 ; 2604.225     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[15]                                                                                                              ;
; 2604.005 ; 2604.225     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[16]                                                                                                              ;
; 2604.005 ; 2604.225     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[17]                                                                                                              ;
; 2604.005 ; 2604.225     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[9]                                                                                                               ;
; 2604.057 ; 2604.245     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[0]                                                                                                            ;
; 2604.057 ; 2604.245     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[2]                                                                                                            ;
; 2604.057 ; 2604.245     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[3]                                                                                                            ;
; 2604.057 ; 2604.245     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[4]                                                                                                            ;
; 2604.057 ; 2604.245     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[6]                                                                                                            ;
; 2604.057 ; 2604.245     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[8]                                                                                                            ;
; 2604.058 ; 2604.246     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|char_PTT                                                                                                                    ;
; 2604.058 ; 2604.246     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|enable_hang                                                                                                                 ;
; 2604.058 ; 2604.246     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0000                                                                                                             ;
+----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                    ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                            ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; 16666.360 ; 16666.580    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[0]                                                       ;
; 16666.360 ; 16666.580    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[1]                                                       ;
; 16666.360 ; 16666.580    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[2]                                                       ;
; 16666.360 ; 16666.580    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[3]                                                       ;
; 16666.360 ; 16666.580    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[4]                                                       ;
; 16666.360 ; 16666.580    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[5]                                                       ;
; 16666.360 ; 16666.580    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[6]                                                       ;
; 16666.360 ; 16666.580    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[7]                                                       ;
; 16666.360 ; 16666.580    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[8]                                                       ;
; 16666.363 ; 16666.583    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dash_memory                                                    ;
; 16666.363 ; 16666.583    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dot_memory                                                     ;
; 16666.363 ; 16666.583    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.00000                                                ;
; 16666.363 ; 16666.583    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHHELD                                             ;
; 16666.363 ; 16666.583    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTDELAY                                             ;
; 16666.363 ; 16666.583    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTHELD                                              ;
; 16666.363 ; 16666.583    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDASH                                              ;
; 16666.363 ; 16666.583    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDOT                                               ;
; 16666.363 ; 16666.583    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDOT                                              ;
; 16666.364 ; 16666.584    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[10]                                                      ;
; 16666.364 ; 16666.584    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[11]                                                      ;
; 16666.364 ; 16666.584    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[12]                                                      ;
; 16666.364 ; 16666.584    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[13]                                                      ;
; 16666.364 ; 16666.584    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[14]                                                      ;
; 16666.364 ; 16666.584    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[15]                                                      ;
; 16666.364 ; 16666.584    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[16]                                                      ;
; 16666.364 ; 16666.584    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[17]                                                      ;
; 16666.364 ; 16666.584    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[9]                                                       ;
; 16666.364 ; 16666.584    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHDELAY                                            ;
; 16666.364 ; 16666.584    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.LETTERSPACE                                          ;
; 16666.364 ; 16666.584    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDASH                                             ;
; 16666.364 ; 16666.584    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|keyer_out                                                      ;
; 16666.558 ; 16666.746    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dash_memory                                                    ;
; 16666.558 ; 16666.746    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[10]                                                      ;
; 16666.558 ; 16666.746    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[11]                                                      ;
; 16666.558 ; 16666.746    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[12]                                                      ;
; 16666.558 ; 16666.746    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[13]                                                      ;
; 16666.558 ; 16666.746    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[14]                                                      ;
; 16666.558 ; 16666.746    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[15]                                                      ;
; 16666.558 ; 16666.746    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[16]                                                      ;
; 16666.558 ; 16666.746    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[17]                                                      ;
; 16666.558 ; 16666.746    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[9]                                                       ;
; 16666.558 ; 16666.746    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dot_memory                                                     ;
; 16666.558 ; 16666.746    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.00000                                                ;
; 16666.558 ; 16666.746    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHDELAY                                            ;
; 16666.558 ; 16666.746    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHHELD                                             ;
; 16666.558 ; 16666.746    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTDELAY                                             ;
; 16666.558 ; 16666.746    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTHELD                                              ;
; 16666.558 ; 16666.746    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.LETTERSPACE                                          ;
; 16666.558 ; 16666.746    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDASH                                              ;
; 16666.558 ; 16666.746    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDOT                                               ;
; 16666.558 ; 16666.746    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDASH                                             ;
; 16666.558 ; 16666.746    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDOT                                              ;
; 16666.558 ; 16666.746    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|keyer_out                                                      ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[0]                                                       ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[1]                                                       ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[2]                                                       ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[3]                                                       ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[4]                                                       ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[5]                                                       ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[6]                                                       ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[7]                                                       ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[8]                                                       ;
; 16666.629 ; 16666.629    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[0]|clk                                                          ;
; 16666.629 ; 16666.629    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[1]|clk                                                          ;
; 16666.629 ; 16666.629    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[2]|clk                                                          ;
; 16666.629 ; 16666.629    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[3]|clk                                                          ;
; 16666.629 ; 16666.629    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[4]|clk                                                          ;
; 16666.629 ; 16666.629    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[5]|clk                                                          ;
; 16666.629 ; 16666.629    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[6]|clk                                                          ;
; 16666.629 ; 16666.629    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[7]|clk                                                          ;
; 16666.629 ; 16666.629    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[8]|clk                                                          ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|dash_memory|clk                                                       ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|dot_memory|clk                                                        ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.00000|clk                                                   ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DASHHELD|clk                                                ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DOTDELAY|clk                                                ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DOTHELD|clk                                                 ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.PREDASH|clk                                                 ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.PREDOT|clk                                                  ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.SENDDOT|clk                                                 ;
; 16666.633 ; 16666.633    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[10]|clk                                                         ;
; 16666.633 ; 16666.633    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[11]|clk                                                         ;
; 16666.633 ; 16666.633    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[12]|clk                                                         ;
; 16666.633 ; 16666.633    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[13]|clk                                                         ;
; 16666.633 ; 16666.633    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[14]|clk                                                         ;
; 16666.633 ; 16666.633    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[15]|clk                                                         ;
; 16666.633 ; 16666.633    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[16]|clk                                                         ;
; 16666.633 ; 16666.633    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[17]|clk                                                         ;
; 16666.633 ; 16666.633    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[9]|clk                                                          ;
; 16666.633 ; 16666.633    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DASHDELAY|clk                                               ;
; 16666.633 ; 16666.633    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.LETTERSPACE|clk                                             ;
; 16666.633 ; 16666.633    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.SENDDASH|clk                                                ;
; 16666.633 ; 16666.633    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|keyer_out|clk                                                         ;
; 16666.698 ; 16666.698    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|dash_memory|clk                                                       ;
; 16666.698 ; 16666.698    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[10]|clk                                                         ;
; 16666.698 ; 16666.698    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[11]|clk                                                         ;
; 16666.698 ; 16666.698    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[12]|clk                                                         ;
; 16666.698 ; 16666.698    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[13]|clk                                                         ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+
; KEY_DASH         ; clk_10mhz  ; 7.805 ; 8.066 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; KEY_DOT          ; clk_10mhz  ; 7.736 ; 7.950 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ad9866_adio[*]   ; ad9866_clk ; 2.424 ; 2.672 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[0]  ; ad9866_clk ; 2.269 ; 2.481 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[1]  ; ad9866_clk ; 2.282 ; 2.522 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[2]  ; ad9866_clk ; 2.250 ; 2.510 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[3]  ; ad9866_clk ; 1.822 ; 2.080 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[4]  ; ad9866_clk ; 2.204 ; 2.489 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[5]  ; ad9866_clk ; 2.369 ; 2.652 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[6]  ; ad9866_clk ; 2.015 ; 2.290 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[7]  ; ad9866_clk ; 2.315 ; 2.565 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[8]  ; ad9866_clk ; 2.424 ; 2.672 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[9]  ; ad9866_clk ; 2.375 ; 2.606 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[10] ; ad9866_clk ; 2.130 ; 2.307 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[11] ; ad9866_clk ; 2.273 ; 2.471 ; Rise       ; ad9866_clk                                                  ;
; spi_ce[*]        ; spi_sck    ; 1.249 ; 1.185 ; Rise       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; 1.217 ; 1.177 ; Rise       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; 1.249 ; 1.185 ; Rise       ; spi_sck                                                     ;
; spi_mosi         ; spi_sck    ; 3.823 ; 4.132 ; Rise       ; spi_sck                                                     ;
; spi_ce[*]        ; spi_sck    ; 2.515 ; 2.754 ; Fall       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; 2.515 ; 2.754 ; Fall       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; 2.433 ; 2.692 ; Fall       ; spi_sck                                                     ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; KEY_DASH         ; clk_10mhz  ; -4.214 ; -4.488 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; KEY_DOT          ; clk_10mhz  ; -4.453 ; -4.688 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ad9866_adio[*]   ; ad9866_clk ; -0.949 ; -1.098 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[0]  ; ad9866_clk ; -1.548 ; -1.748 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[1]  ; ad9866_clk ; -1.478 ; -1.746 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[2]  ; ad9866_clk ; -1.748 ; -1.986 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[3]  ; ad9866_clk ; -1.331 ; -1.565 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[4]  ; ad9866_clk ; -1.504 ; -1.719 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[5]  ; ad9866_clk ; -1.764 ; -2.023 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[6]  ; ad9866_clk ; -1.498 ; -1.749 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[7]  ; ad9866_clk ; -1.693 ; -1.917 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[8]  ; ad9866_clk ; -0.949 ; -1.141 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[9]  ; ad9866_clk ; -1.113 ; -1.303 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[10] ; ad9866_clk ; -0.957 ; -1.098 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[11] ; ad9866_clk ; -1.092 ; -1.303 ; Rise       ; ad9866_clk                                                  ;
; spi_ce[*]        ; spi_sck    ; -0.412 ; -0.501 ; Rise       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; -0.449 ; -0.516 ; Rise       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; -0.412 ; -0.501 ; Rise       ; spi_sck                                                     ;
; spi_mosi         ; spi_sck    ; -3.180 ; -3.413 ; Rise       ; spi_sck                                                     ;
; spi_ce[*]        ; spi_sck    ; -1.856 ; -2.064 ; Fall       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; -1.918 ; -2.064 ; Fall       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; -1.856 ; -2.126 ; Fall       ; spi_sck                                                     ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_rxclk     ; ad9866_clk ; 4.611  ; 4.622  ; Rise       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.611  ; 4.622  ; Rise       ; ad9866_clk      ;
; rx1_FIFOEmpty    ; ad9866_clk ; 10.218 ; 10.444 ; Rise       ; ad9866_clk      ;
; rx2_FIFOEmpty    ; ad9866_clk ; 9.969  ; 10.277 ; Rise       ; ad9866_clk      ;
; txFIFOFull       ; ad9866_clk ; 10.438 ; 10.533 ; Rise       ; ad9866_clk      ;
; ad9866_adio[*]   ; ad9866_clk ; 11.516 ; 11.635 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 7.785  ; 7.785  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 9.898  ; 9.712  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 7.809  ; 7.794  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 7.804  ; 7.793  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 8.674  ; 8.558  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 8.032  ; 7.978  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 8.365  ; 8.277  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 8.342  ; 8.261  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 8.609  ; 8.523  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 9.062  ; 8.934  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 11.516 ; 11.635 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 8.338  ; 8.230  ; Fall       ; ad9866_clk      ;
; ad9866_rxclk     ; ad9866_clk ; 4.611  ; 4.622  ; Fall       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.611  ; 4.622  ; Fall       ; ad9866_clk      ;
; spi_miso         ; spi_sck    ; 11.814 ; 11.791 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_rxclk     ; ad9866_clk ; 4.545  ; 4.559  ; Rise       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.545  ; 4.559  ; Rise       ; ad9866_clk      ;
; rx1_FIFOEmpty    ; ad9866_clk ; 8.823  ; 9.048  ; Rise       ; ad9866_clk      ;
; rx2_FIFOEmpty    ; ad9866_clk ; 8.255  ; 8.458  ; Rise       ; ad9866_clk      ;
; txFIFOFull       ; ad9866_clk ; 8.923  ; 9.085  ; Rise       ; ad9866_clk      ;
; ad9866_adio[*]   ; ad9866_clk ; 7.591  ; 7.590  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 7.591  ; 7.590  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 9.619  ; 9.440  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 7.613  ; 7.599  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 7.609  ; 7.597  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 8.445  ; 8.334  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 7.828  ; 7.777  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 8.141  ; 8.055  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 8.126  ; 8.048  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 8.383  ; 8.300  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 8.810  ; 8.687  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 11.276 ; 11.399 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 8.123  ; 8.019  ; Fall       ; ad9866_clk      ;
; ad9866_rxclk     ; ad9866_clk ; 4.545  ; 4.559  ; Fall       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.545  ; 4.559  ; Fall       ; ad9866_clk      ;
; spi_miso         ; spi_sck    ; 11.256 ; 11.307 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; ptt_in     ; DEBUG_LED4      ; 11.421 ; 11.356 ; 11.717 ; 11.495 ;
; ptt_in     ; ad9866_adio[0]  ; 9.656  ; 9.272  ; 9.991  ; 9.607  ;
; ptt_in     ; ad9866_adio[1]  ; 10.298 ; 9.914  ; 10.591 ; 10.207 ;
; ptt_in     ; ad9866_adio[2]  ; 9.882  ; 9.498  ; 10.227 ; 9.843  ;
; ptt_in     ; ad9866_adio[3]  ; 9.882  ; 9.498  ; 10.227 ; 9.843  ;
; ptt_in     ; ad9866_adio[4]  ; 9.410  ; 9.026  ; 9.781  ; 9.397  ;
; ptt_in     ; ad9866_adio[5]  ; 9.410  ; 9.026  ; 9.781  ; 9.397  ;
; ptt_in     ; ad9866_adio[6]  ; 9.400  ; 9.016  ; 9.760  ; 9.376  ;
; ptt_in     ; ad9866_adio[7]  ; 9.400  ; 9.016  ; 9.760  ; 9.376  ;
; ptt_in     ; ad9866_adio[8]  ; 9.316  ; 8.932  ; 9.634  ; 9.250  ;
; ptt_in     ; ad9866_adio[9]  ; 9.316  ; 8.932  ; 9.634  ; 9.250  ;
; ptt_in     ; ad9866_adio[10] ; 9.432  ; 9.048  ; 9.773  ; 9.389  ;
; ptt_in     ; ad9866_adio[11] ; 8.840  ; 8.456  ; 9.125  ; 8.741  ;
; ptt_in     ; ad9866_rxen     ;        ; 12.103 ; 12.628 ;        ;
; ptt_in     ; ad9866_txen     ; 9.519  ;        ;        ; 9.840  ;
; ptt_in     ; ptt_out         ; 7.849  ;        ;        ; 8.017  ;
+------------+-----------------+--------+--------+--------+--------+


+------------------------------------------------------------------+
; Minimum Propagation Delay                                        ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; ptt_in     ; DEBUG_LED4      ; 11.070 ; 10.999 ; 11.342 ; 11.131 ;
; ptt_in     ; ad9866_adio[0]  ; 9.302  ; 8.934  ; 9.624  ; 9.256  ;
; ptt_in     ; ad9866_adio[1]  ; 9.918  ; 9.550  ; 10.199 ; 9.831  ;
; ptt_in     ; ad9866_adio[2]  ; 9.519  ; 9.151  ; 9.850  ; 9.482  ;
; ptt_in     ; ad9866_adio[3]  ; 9.519  ; 9.151  ; 9.850  ; 9.482  ;
; ptt_in     ; ad9866_adio[4]  ; 9.066  ; 8.698  ; 9.422  ; 9.054  ;
; ptt_in     ; ad9866_adio[5]  ; 9.066  ; 8.698  ; 9.422  ; 9.054  ;
; ptt_in     ; ad9866_adio[6]  ; 9.056  ; 8.688  ; 9.401  ; 9.033  ;
; ptt_in     ; ad9866_adio[7]  ; 9.056  ; 8.688  ; 9.401  ; 9.033  ;
; ptt_in     ; ad9866_adio[8]  ; 8.976  ; 8.608  ; 9.281  ; 8.913  ;
; ptt_in     ; ad9866_adio[9]  ; 8.976  ; 8.608  ; 9.281  ; 8.913  ;
; ptt_in     ; ad9866_adio[10] ; 9.087  ; 8.719  ; 9.414  ; 9.046  ;
; ptt_in     ; ad9866_adio[11] ; 8.519  ; 8.151  ; 8.793  ; 8.425  ;
; ptt_in     ; ad9866_rxen     ;        ; 11.851 ; 12.362 ;        ;
; ptt_in     ; ad9866_txen     ; 9.267  ;        ;        ; 9.574  ;
; ptt_in     ; ptt_out         ; 7.658  ;        ;        ; 7.818  ;
+------------+-----------------+--------+--------+--------+--------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 32
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.865 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                               ; Synchronization Node                                                                                                               ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 14.865                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4] ;                        ;              ;                  ; 12.438       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[4] ;                        ;              ;                  ; 2.427        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.053                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5] ;                        ;              ;                  ; 12.646       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[5] ;                        ;              ;                  ; 2.407        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.110                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6] ;                        ;              ;                  ; 12.436       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[6] ;                        ;              ;                  ; 2.674        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.258                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8] ;                        ;              ;                  ; 12.437       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[8] ;                        ;              ;                  ; 2.821        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                             ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 15.265                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ;                        ;              ;                  ; 12.266       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[11] ;                        ;              ;                  ; 2.999        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.300                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7] ;                        ;              ;                  ; 12.647       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[7] ;                        ;              ;                  ; 2.653        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                             ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 15.369                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ;                        ;              ;                  ; 12.437       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[10] ;                        ;              ;                  ; 2.932        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.447                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9] ;                        ;              ;                  ; 12.646       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[9] ;                        ;              ;                  ; 2.801        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.468                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2] ;                        ;              ;                  ; 12.436       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[2] ;                        ;              ;                  ; 3.032        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.581                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0] ;                        ;              ;                  ; 12.435       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[0] ;                        ;              ;                  ; 3.146        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.656                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3] ;                        ;              ;                  ; 12.645       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[3] ;                        ;              ;                  ; 3.011        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.770                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1] ;                        ;              ;                  ; 12.646       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[1] ;                        ;              ;                  ; 3.124        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 102.676                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 12.062       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 12.464       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 12.437       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; 2.475        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 102.901                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 12.008       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 12.462       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 12.462       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 12.435       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; 2.943        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 103.072                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 12.464       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 12.463       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; 2.255        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 103.158                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 12.155       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 12.461       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 12.460       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 12.435       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; 3.061        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 103.231                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 12.651       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 12.651       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 12.651       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 12.464       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 12.466       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 12.651       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 12.651       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; 2.396        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 103.238                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 12.250       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 12.651       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 12.465       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 12.441       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; 2.836        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 103.272                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 12.243       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 12.463       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 12.435       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; 2.897        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 103.292                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 12.336       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 12.651       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 12.438       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; 2.633        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 103.369                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 12.462       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 12.462       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; 2.563        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 103.512                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 12.462       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; 2.521        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 103.563                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 12.234       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 12.651       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 12.465       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 12.441       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; 3.187        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 103.701                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 12.199       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 12.461       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 12.434       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; 3.372        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 103.788                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 12.461       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 12.459       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 12.643       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; 2.997        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 103.823                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 12.651       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 12.464       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; 2.811        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 103.827                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 11.976       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 12.437       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; 3.531        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 103.957                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 12.464       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 12.460       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; 3.152        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 103.993                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 12.200       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 12.461       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 12.461       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 12.438       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; 3.838        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 104.012                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 12.461       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 12.438       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; 3.224        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 104.398                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 12.464       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; 3.400        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 104.761                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 12.643       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 12.433       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; 3.811        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                              ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                              ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; 22.26 MHz  ; 22.26 MHz       ; spi_sck                                                     ;                                                   ;
; 82.76 MHz  ; 82.76 MHz       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                   ;
; 89.94 MHz  ; 63.75 MHz       ; ad9866_clk                                                  ; limit due to minimum port rate restriction (tmin) ;
; 171.7 MHz  ; 171.7 MHz       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                   ;
; 186.39 MHz ; 186.39 MHz      ; spi_ce0                                                     ;                                                   ;
; 189.54 MHz ; 189.54 MHz      ; clk_10mhz                                                   ;                                                   ;
; 264.97 MHz ; 238.04 MHz      ; spi_ce1                                                     ; limit due to minimum period restriction (tmin)    ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; spi_ce0                                                     ; 0.264     ; 0.000         ;
; spi_sck                                                     ; 0.596     ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1.014     ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1.273     ; 0.000         ;
; ad9866_clk                                                  ; 1.288     ; 0.000         ;
; virt_ad9866_rxclk                                           ; 23.895    ; 0.000         ;
; clk_10mhz                                                   ; 94.724    ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1038.257  ; 0.000         ;
; spi_ce1                                                     ; 2496.226  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33327.509 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                    ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; spi_sck                                                     ; 0.284  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.402  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.402  ; 0.000         ;
; clk_10mhz                                                   ; 0.403  ; 0.000         ;
; spi_ce1                                                     ; 0.406  ; 0.000         ;
; ad9866_clk                                                  ; 0.430  ; 0.000         ;
; spi_ce0                                                     ; 0.432  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 0.669  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.959  ; 0.000         ;
; virt_ad9866_rxclk                                           ; 14.408 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; ad9866_clk                                                  ; -2.123    ; -4.246        ;
; ad9866_rxclk                                                ; -2.123    ; -2.123        ;
; ad9866_txclk                                                ; -2.123    ; -2.123        ;
; spi_sck                                                     ; 31.540    ; 0.000         ;
; clk_10mhz                                                   ; 49.753    ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1249.524  ; 0.000         ;
; spi_ce0                                                     ; 1249.531  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1249.537  ; 0.000         ;
; spi_ce1                                                     ; 1249.629  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2603.867  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 16666.363 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                           ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                    ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.264    ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.677      ; 2.442      ;
; 0.342    ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.779      ; 2.466      ;
; 0.364    ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.736      ; 2.401      ;
; 0.378    ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.677      ; 2.328      ;
; 0.393    ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.677      ; 2.313      ;
; 0.407    ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.802      ; 2.424      ;
; 0.445    ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.736      ; 2.320      ;
; 0.463    ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.745      ; 2.311      ;
; 0.470    ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.745      ; 2.304      ;
; 0.481    ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.738      ; 2.286      ;
; 0.490    ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.823      ; 2.362      ;
; 0.492    ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.772      ; 2.309      ;
; 0.492    ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.684      ; 2.221      ;
; 0.500    ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.802      ; 2.331      ;
; 0.501    ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.823      ; 2.351      ;
; 0.513    ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.816      ; 2.332      ;
; 0.532    ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.858      ; 2.355      ;
; 0.539    ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.772      ; 2.262      ;
; 0.573    ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.264      ; 1.720      ;
; 0.577    ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.802      ; 2.254      ;
; 0.589    ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.746      ; 2.186      ;
; 0.637    ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.278      ; 1.670      ;
; 0.758    ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.729      ; 2.000      ;
; 0.767    ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.801      ; 2.063      ;
; 0.775    ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.802      ; 2.056      ;
; 0.820    ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.729      ; 1.938      ;
; 0.830    ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.772      ; 1.971      ;
; 0.881    ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.802      ; 1.950      ;
; 0.903    ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.857      ; 1.983      ;
; 0.913    ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.858      ; 1.974      ;
; 0.915    ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.823      ; 1.937      ;
; 0.945    ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.802      ; 1.886      ;
; 2494.635 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.094     ; 5.293      ;
; 2494.647 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.358      ; 5.733      ;
; 2494.771 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.195     ; 5.056      ;
; 2494.798 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.272      ; 5.496      ;
; 2494.881 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.094     ; 5.047      ;
; 2494.893 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.358      ; 5.487      ;
; 2495.020 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.103     ; 4.899      ;
; 2495.086 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.103     ; 4.833      ;
; 2495.159 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.201     ; 4.662      ;
; 2495.209 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.200      ; 5.050      ;
; 2495.225 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.201     ; 4.596      ;
; 2495.266 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.103     ; 4.653      ;
; 2495.322 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.205     ; 4.495      ;
; 2495.323 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.205     ; 4.494      ;
; 2495.332 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.103     ; 4.587      ;
; 2495.334 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.325      ; 5.050      ;
; 2495.339 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.295      ; 5.015      ;
; 2495.352 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.381      ; 5.088      ;
; 2495.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.506      ; 5.088      ;
; 2495.482 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.476      ; 5.053      ;
; 2495.610 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.195     ; 4.217      ;
; 2495.622 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.211      ; 4.648      ;
; 2495.630 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.236      ; 4.665      ;
; 2495.637 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.272      ; 4.657      ;
; 2495.656 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.261      ; 4.664      ;
; 2495.725 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.205     ; 4.092      ;
; 2495.726 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.205     ; 4.091      ;
; 2495.730 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.339      ; 4.668      ;
; 2495.747 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.317      ; 4.629      ;
; 2495.747 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.205     ; 4.070      ;
; 2495.795 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.373      ; 4.637      ;
; 2495.799 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.442      ; 4.702      ;
; 2495.802 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.195     ; 4.025      ;
; 2495.829 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.272      ; 4.465      ;
; 2495.873 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.520      ; 4.706      ;
; 2495.875 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.820     ; 3.327      ;
; 2495.890 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.498      ; 4.667      ;
; 2495.908 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.211      ; 4.362      ;
; 2495.916 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.236      ; 4.379      ;
; 2495.938 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.554      ; 4.675      ;
; 2495.950 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.195     ; 3.877      ;
; 2495.977 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.272      ; 4.317      ;
; 2495.998 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.201     ; 3.823      ;
; 2496.009 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.094     ; 3.919      ;
; 2496.029 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.252      ; 4.282      ;
; 2496.064 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.201     ; 3.757      ;
; 2496.079 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.340      ; 4.320      ;
; 2496.100 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.658     ; 3.264      ;
; 2496.138 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.236      ; 4.157      ;
; 2496.145 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.195     ; 3.682      ;
; 2496.172 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.433      ; 4.320      ;
; 2496.190 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.201     ; 3.631      ;
; 2496.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.049     ; 3.772      ;
; 2496.202 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.049     ; 3.771      ;
; 2496.253 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.274      ; 4.080      ;
; 2496.255 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.094     ; 3.673      ;
; 2496.256 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.201     ; 3.565      ;
; 2496.277 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.490      ; 4.235      ;
; 2496.278 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.490      ; 4.234      ;
; 2496.338 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.201     ; 3.483      ;
; 2496.365 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.340      ; 4.034      ;
; 2496.373 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.710     ; 2.939      ;
; 2496.393 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.049     ; 3.580      ;
; 2496.404 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.201     ; 3.417      ;
; 2496.500 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.049     ; 3.473      ;
; 2496.501 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.049     ; 3.472      ;
; 2496.524 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.563     ; 2.935      ;
; 2496.535 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.545      ; 4.032      ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_sck'                                                                                                                       ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.596 ; spi_slave:spi_slave_rx2_inst|treg[15] ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_sck      ; spi_sck     ; 2.000        ; -0.060     ; 1.366      ;
; 0.608 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[15]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.219      ; 5.603      ;
; 0.608 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.219      ; 5.603      ;
; 0.608 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.219      ; 5.603      ;
; 0.608 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[12]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.219      ; 5.603      ;
; 0.608 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.219      ; 5.603      ;
; 0.608 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.219      ; 5.603      ;
; 0.608 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.219      ; 5.603      ;
; 0.608 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[8]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.219      ; 5.603      ;
; 0.608 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[7]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.219      ; 5.603      ;
; 0.608 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[6]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.219      ; 5.603      ;
; 0.608 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[5]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.219      ; 5.603      ;
; 0.608 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[4]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.219      ; 5.603      ;
; 0.608 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[3]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.219      ; 5.603      ;
; 0.608 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[2]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.219      ; 5.603      ;
; 0.608 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.219      ; 5.603      ;
; 0.608 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[0]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.219      ; 5.603      ;
; 0.642 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[35]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.050      ; 5.400      ;
; 0.642 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.050      ; 5.400      ;
; 0.642 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.050      ; 5.400      ;
; 0.645 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[47]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.032      ; 5.379      ;
; 0.645 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[46]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.032      ; 5.379      ;
; 0.645 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[45]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.032      ; 5.379      ;
; 0.645 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[44]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.032      ; 5.379      ;
; 0.645 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[43]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.032      ; 5.379      ;
; 0.645 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.032      ; 5.379      ;
; 0.645 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[41]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.032      ; 5.379      ;
; 0.645 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.032      ; 5.379      ;
; 0.645 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.032      ; 5.379      ;
; 0.645 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.032      ; 5.379      ;
; 0.645 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[37]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.032      ; 5.379      ;
; 0.645 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[36]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.032      ; 5.379      ;
; 0.645 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[32]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.032      ; 5.379      ;
; 0.646 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[15] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.115      ; 5.461      ;
; 0.646 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[14] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.115      ; 5.461      ;
; 0.646 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[13] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.115      ; 5.461      ;
; 0.646 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[12] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.115      ; 5.461      ;
; 0.646 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[11] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.115      ; 5.461      ;
; 0.646 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.115      ; 5.461      ;
; 0.646 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[9]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.115      ; 5.461      ;
; 0.646 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[8]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.115      ; 5.461      ;
; 0.646 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.115      ; 5.461      ;
; 0.646 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[6]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.115      ; 5.461      ;
; 0.646 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.115      ; 5.461      ;
; 0.646 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.115      ; 5.461      ;
; 0.646 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.115      ; 5.461      ;
; 0.646 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[2]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.115      ; 5.461      ;
; 0.646 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[1]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.115      ; 5.461      ;
; 0.646 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[0]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.115      ; 5.461      ;
; 0.687 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[47] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.141      ; 5.446      ;
; 0.687 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[43] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.141      ; 5.446      ;
; 0.687 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.141      ; 5.446      ;
; 0.687 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[36] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.141      ; 5.446      ;
; 0.687 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.141      ; 5.446      ;
; 0.687 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.141      ; 5.446      ;
; 0.687 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[33] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.141      ; 5.446      ;
; 0.687 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[30] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.141      ; 5.446      ;
; 0.687 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[28] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.141      ; 5.446      ;
; 0.687 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[27] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.141      ; 5.446      ;
; 0.687 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.141      ; 5.446      ;
; 0.687 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[25] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.141      ; 5.446      ;
; 0.687 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[19] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.141      ; 5.446      ;
; 0.687 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[18] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.141      ; 5.446      ;
; 0.687 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[17] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.141      ; 5.446      ;
; 0.687 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.141      ; 5.446      ;
; 0.693 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[47]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.032      ; 5.331      ;
; 0.693 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[46]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.032      ; 5.331      ;
; 0.693 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[45]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.032      ; 5.331      ;
; 0.693 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[44]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.032      ; 5.331      ;
; 0.693 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[43]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.032      ; 5.331      ;
; 0.693 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.032      ; 5.331      ;
; 0.693 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[41]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.032      ; 5.331      ;
; 0.693 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.032      ; 5.331      ;
; 0.693 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.032      ; 5.331      ;
; 0.693 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.032      ; 5.331      ;
; 0.693 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[37]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.032      ; 5.331      ;
; 0.693 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[36]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.032      ; 5.331      ;
; 0.693 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[32]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.032      ; 5.331      ;
; 0.696 ; spi_slave:spi_slave_rx2_inst|treg[32] ; spi_slave:spi_slave_rx2_inst|treg[33] ; spi_sck      ; spi_sck     ; 2.000        ; -0.151     ; 1.175      ;
; 0.707 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[15]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.219      ; 5.504      ;
; 0.707 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.219      ; 5.504      ;
; 0.707 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.219      ; 5.504      ;
; 0.707 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[12]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.219      ; 5.504      ;
; 0.707 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.219      ; 5.504      ;
; 0.707 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.219      ; 5.504      ;
; 0.707 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.219      ; 5.504      ;
; 0.707 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[8]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.219      ; 5.504      ;
; 0.707 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[7]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.219      ; 5.504      ;
; 0.707 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[6]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.219      ; 5.504      ;
; 0.707 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[5]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.219      ; 5.504      ;
; 0.707 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[4]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.219      ; 5.504      ;
; 0.707 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[3]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.219      ; 5.504      ;
; 0.707 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[2]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.219      ; 5.504      ;
; 0.707 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.219      ; 5.504      ;
; 0.707 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[0]   ; spi_ce0      ; spi_sck     ; 3.000        ; 3.219      ; 5.504      ;
; 0.734 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[35]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.050      ; 5.308      ;
; 0.734 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.050      ; 5.308      ;
; 0.734 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.050      ; 5.308      ;
; 0.737 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[15] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.115      ; 5.370      ;
; 0.737 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[14] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.115      ; 5.370      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 1.014 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.061     ; 2.684      ;
; 1.047 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.061     ; 2.651      ;
; 1.077 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.061     ; 2.621      ;
; 1.111 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.061     ; 2.587      ;
; 1.120 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.059     ; 2.580      ;
; 1.121 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.059     ; 2.579      ;
; 1.122 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.061     ; 2.576      ;
; 1.203 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.059     ; 2.497      ;
; 1.340 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.061     ; 2.358      ;
; 1.346 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.188     ; 2.458      ;
; 1.347 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.061     ; 2.351      ;
; 1.359 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.061     ; 2.339      ;
; 1.366 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.059     ; 2.334      ;
; 1.372 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.050     ; 2.337      ;
; 1.373 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.053     ; 2.333      ;
; 1.375 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.050     ; 2.334      ;
; 1.375 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.053     ; 2.331      ;
; 1.387 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.051     ; 2.321      ;
; 1.391 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.059     ; 2.309      ;
; 1.400 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.051     ; 2.308      ;
; 1.400 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.053     ; 2.306      ;
; 1.400 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.053     ; 2.306      ;
; 1.404 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.053     ; 2.302      ;
; 1.409 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.055     ; 2.295      ;
; 1.410 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.051     ; 2.298      ;
; 1.416 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.053     ; 2.290      ;
; 1.423 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.051     ; 2.285      ;
; 1.424 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.186     ; 2.382      ;
; 1.436 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.048     ; 2.275      ;
; 1.436 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.051     ; 2.272      ;
; 1.441 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.055     ; 2.263      ;
; 1.441 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.272      ; 2.823      ;
; 1.446 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.055     ; 2.258      ;
; 1.450 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.051     ; 2.258      ;
; 1.452 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.059     ; 2.248      ;
; 1.452 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.047     ; 2.260      ;
; 1.458 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.044     ; 2.257      ;
; 1.458 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.355     ; 1.946      ;
; 1.464 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.051     ; 2.244      ;
; 1.464 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.061     ; 2.234      ;
; 1.465 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.052     ; 2.242      ;
; 1.465 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.053     ; 2.241      ;
; 1.465 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.053     ; 2.241      ;
; 1.473 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.055     ; 2.231      ;
; 1.476 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.056     ; 2.227      ;
; 1.477 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.052     ; 2.230      ;
; 1.478 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.045     ; 2.236      ;
; 1.481 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.047     ; 2.231      ;
; 1.482 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.053     ; 2.224      ;
; 1.483 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.048     ; 2.228      ;
; 1.487 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.182     ; 2.323      ;
; 1.493 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.053     ; 2.213      ;
; 1.494 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.044     ; 2.221      ;
; 1.505 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.053     ; 2.201      ;
; 1.506 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.055     ; 2.198      ;
; 1.507 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.053     ; 2.199      ;
; 1.510 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.052     ; 2.197      ;
; 1.511 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.056     ; 2.192      ;
; 1.512 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.055     ; 2.192      ;
; 1.513 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.051     ; 2.195      ;
; 1.523 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.043     ; 2.193      ;
; 1.523 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.355     ; 1.881      ;
; 1.526 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.056     ; 2.177      ;
; 1.528 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.056     ; 2.175      ;
; 1.530 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.053     ; 2.176      ;
; 1.538 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.347     ; 1.874      ;
; 1.541 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.056     ; 2.162      ;
; 1.544 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.051     ; 2.164      ;
; 1.544 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.355     ; 1.860      ;
; 1.548 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.186     ; 2.258      ;
; 1.549 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.051     ; 2.159      ;
; 1.549 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.347     ; 1.863      ;
; 1.550 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.355     ; 1.854      ;
; 1.556 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.043     ; 2.160      ;
; 1.563 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.044     ; 2.152      ;
; 1.564 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.355     ; 1.840      ;
; 1.570 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.052     ; 2.137      ;
; 1.572 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.178     ; 2.242      ;
; 1.596 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.051     ; 2.112      ;
; 1.604 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.051     ; 2.104      ;
; 1.618 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.186     ; 2.188      ;
; 1.682 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.186     ; 2.124      ;
; 1.688 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.178     ; 2.126      ;
; 1.708 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.055     ; 1.996      ;
; 1.708 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.186     ; 2.098      ;
; 1.711 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.047     ; 2.001      ;
; 1.713 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.178     ; 2.101      ;
; 1.715 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.050     ; 1.994      ;
; 1.740 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.044     ; 1.975      ;
; 1.746 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.055     ; 1.958      ;
; 1.750 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.045     ; 1.964      ;
; 1.752 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.047     ; 1.960      ;
; 1.755 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.053     ; 1.951      ;
; 1.756 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.056     ; 1.947      ;
; 1.758 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.186     ; 2.048      ;
; 1.760 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.044     ; 1.955      ;
; 1.761 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.178     ; 2.053      ;
; 1.765 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.047     ; 1.947      ;
; 1.768 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.178     ; 2.046      ;
; 1.769 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.045     ; 1.945      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 1.273 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.544      ; 3.030      ;
; 1.399 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.033      ; 2.393      ;
; 1.470 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.549      ; 2.838      ;
; 1.497 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.034      ; 2.296      ;
; 1.524 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.550      ; 2.785      ;
; 1.584 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.557      ; 2.732      ;
; 1.586 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.558      ; 2.731      ;
; 1.595 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.550      ; 2.714      ;
; 1.597 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.550      ; 2.712      ;
; 1.597 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.550      ; 2.712      ;
; 1.630 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.558      ; 2.687      ;
; 1.634 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.550      ; 2.675      ;
; 1.638 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.557      ; 2.678      ;
; 1.645 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.557      ; 2.671      ;
; 1.670 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.551      ; 2.640      ;
; 1.672 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.557      ; 2.644      ;
; 1.682 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.551      ; 2.628      ;
; 1.702 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.556      ; 2.613      ;
; 1.704 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.551      ; 2.606      ;
; 1.708 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.557      ; 2.608      ;
; 1.709 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.557      ; 2.607      ;
; 1.712 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.558      ; 2.605      ;
; 1.723 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.544      ; 2.580      ;
; 1.730 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.547      ; 2.576      ;
; 1.732 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.557      ; 2.584      ;
; 1.733 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.722      ; 2.981      ;
; 1.738 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.036     ; 1.985      ;
; 1.744 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.557      ; 2.572      ;
; 1.749 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.556      ; 2.566      ;
; 1.769 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.037     ; 1.953      ;
; 1.776 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.558      ; 2.541      ;
; 1.796 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.547      ; 2.510      ;
; 1.801 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.544      ; 2.502      ;
; 1.832 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.550      ; 2.477      ;
; 1.865 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.549      ; 2.443      ;
; 1.897 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.719      ; 2.814      ;
; 1.928 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.729      ; 2.793      ;
; 1.931 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.554      ; 2.382      ;
; 1.932 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.558      ; 2.385      ;
; 1.960 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.557      ; 2.356      ;
; 1.966 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.556      ; 2.349      ;
; 1.967 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.551      ; 2.343      ;
; 1.983 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.554      ; 2.330      ;
; 1.984 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.547      ; 2.322      ;
; 1.988 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.729      ; 2.733      ;
; 1.991 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.549      ; 2.317      ;
; 1.996 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.554      ; 2.317      ;
; 1.998 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.544      ; 2.305      ;
; 1.999 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.554      ; 2.314      ;
; 2.001 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.549      ; 2.307      ;
; 2.006 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.544      ; 2.297      ;
; 2.007 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.551      ; 2.303      ;
; 2.008 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.554      ; 2.305      ;
; 2.014 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.544      ; 2.289      ;
; 2.016 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.547      ; 2.290      ;
; 2.024 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.544      ; 2.279      ;
; 2.029 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.730      ; 2.693      ;
; 2.031 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.551      ; 2.279      ;
; 2.033 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.556      ; 2.282      ;
; 2.036 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.556      ; 2.279      ;
; 2.038 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.547      ; 2.268      ;
; 2.040 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.547      ; 2.266      ;
; 2.040 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.554      ; 2.273      ;
; 2.052 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.729      ; 2.669      ;
; 2.057 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.547      ; 2.249      ;
; 2.073 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.549      ; 2.235      ;
; 2.082 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.544      ; 2.221      ;
; 2.086 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.729      ; 2.635      ;
; 2.088 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.549      ; 2.220      ;
; 2.112 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.557      ; 2.204      ;
; 2.113 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.723      ; 2.602      ;
; 2.115 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.547      ; 2.191      ;
; 2.122 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.715      ; 2.585      ;
; 2.129 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.726      ; 2.589      ;
; 2.200 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.726      ; 2.518      ;
; 2.226 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.726      ; 2.492      ;
; 2.351 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.726      ; 2.367      ;
; 2.405 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.726      ; 2.313      ;
; 2.427 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.727      ; 2.292      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ad9866_clk'                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                      ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; 1.288 ; ad9866_adio[8]                                                                                                                    ; agc_nearclip                                                 ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 2.919      ; 5.196      ;
; 1.308 ; ad9866_clk                                                                                                                        ; ad9866_rxclk                                                 ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 4.474      ;
; 1.308 ; ad9866_clk                                                                                                                        ; ad9866_txclk                                                 ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 4.474      ;
; 1.313 ; ad9866_adio[9]                                                                                                                    ; agc_nearclip                                                 ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 2.919      ; 5.171      ;
; 1.456 ; ad9866_adio[11]                                                                                                                   ; agc_nearclip                                                 ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 2.919      ; 5.028      ;
; 1.581 ; ad9866_adio[10]                                                                                                                   ; agc_nearclip                                                 ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 2.919      ; 4.903      ;
; 1.582 ; ad9866_adio[9]                                                                                                                    ; agc_goodlvl                                                  ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 2.936      ; 4.919      ;
; 1.726 ; ad9866_adio[11]                                                                                                                   ; agc_goodlvl                                                  ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 2.936      ; 4.775      ;
; 1.821 ; ad9866_adio[5]                                                                                                                    ; adcpipe[1][5]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.723      ; 4.904      ;
; 1.850 ; ad9866_adio[10]                                                                                                                   ; agc_goodlvl                                                  ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 2.936      ; 4.651      ;
; 1.921 ; ad9866_adio[5]                                                                                                                    ; adcpipe[0][5]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.796      ; 4.877      ;
; 1.925 ; ad9866_adio[7]                                                                                                                    ; adcpipe[0][7]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.842      ; 4.919      ;
; 1.926 ; ad9866_adio[1]                                                                                                                    ; adcpipe[1][1]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.737      ; 4.813      ;
; 1.964 ; ad9866_adio[2]                                                                                                                    ; adcpipe[1][2]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.779      ; 4.817      ;
; 1.964 ; ad9866_adio[2]                                                                                                                    ; adcpipe[0][2]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.779      ; 4.817      ;
; 1.973 ; ad9866_adio[0]                                                                                                                    ; adcpipe[0][0]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.849      ; 4.878      ;
; 1.988 ; ad9866_adio[4]                                                                                                                    ; adcpipe[1][4]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.849      ; 4.863      ;
; 2.027 ; ad9866_adio[7]                                                                                                                    ; adcpipe[1][7]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.156      ; 5.131      ;
; 2.052 ; ad9866_adio[9]                                                                                                                    ; adcpipe[1][9]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.879      ; 4.829      ;
; 2.156 ; ad9866_adio[1]                                                                                                                    ; adcpipe[0][1]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.777      ; 4.623      ;
; 2.165 ; ad9866_adio[0]                                                                                                                    ; adcpipe[1][0]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.026      ; 4.863      ;
; 2.187 ; ad9866_adio[4]                                                                                                                    ; adcpipe[0][4]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.410      ; 5.225      ;
; 2.195 ; ad9866_adio[6]                                                                                                                    ; adcpipe[1][6]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.067      ; 4.874      ;
; 2.196 ; ad9866_adio[6]                                                                                                                    ; adcpipe[0][6]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.067      ; 4.873      ;
; 2.211 ; ad9866_adio[11]                                                                                                                   ; adcpipe[1][11]                                               ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.809      ; 4.600      ;
; 2.338 ; ad9866_adio[3]                                                                                                                    ; adcpipe[0][3]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.842      ; 4.506      ;
; 2.341 ; ad9866_adio[3]                                                                                                                    ; adcpipe[1][3]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.842      ; 4.503      ;
; 2.402 ; ad9866_adio[8]                                                                                                                    ; adcpipe[1][8]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.723      ; 4.323      ;
; 2.438 ; ad9866_adio[10]                                                                                                                   ; adcpipe[0][10]                                               ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.879      ; 4.443      ;
; 2.444 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[3]                                                  ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.920     ; 6.199      ;
; 2.498 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[5]                                                  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.861     ; 6.204      ;
; 2.499 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[4]                                                  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.861     ; 6.203      ;
; 2.501 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[13]                                                                 ; transmitter:transmitter_inst|out_data[13]                    ; ad9866_clk      ; ad9866_clk  ; 6.781        ; -0.266     ; 4.036      ;
; 2.532 ; ad9866_adio[11]                                                                                                                   ; adcpipe[0][11]                                               ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.936      ; 4.406      ;
; 2.548 ; ad9866_adio[9]                                                                                                                    ; adcpipe[0][9]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.823      ; 4.277      ;
; 2.557 ; spi_slave:spi_slave_rx2_inst|treg[47]                                                                                             ; spi_miso                                                     ; spi_sck         ; ad9866_clk  ; 15.000       ; -3.257     ; 8.156      ;
; 2.560 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.480      ; 11.505     ;
; 2.573 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[7]                                                ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.824     ; 6.166      ;
; 2.589 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[11]                                                 ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.806     ; 6.168      ;
; 2.604 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                              ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.988     ; 5.971      ;
; 2.624 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.455      ; 11.416     ;
; 2.641 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[6]                                                  ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.885     ; 6.037      ;
; 2.644 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[1]                                                  ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.843     ; 6.076      ;
; 2.648 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[5]                                                  ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.802     ; 6.113      ;
; 2.661 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.489      ; 11.413     ;
; 2.675 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[1]                                                ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.868     ; 6.020      ;
; 2.677 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[8]                                                  ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.806     ; 6.080      ;
; 2.692 ; ad9866_adio[8]                                                                                                                    ; adcpipe[0][8]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.898      ; 4.208      ;
; 2.694 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[0]                                                  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.861     ; 6.008      ;
; 2.702 ; ad9866_adio[10]                                                                                                                   ; adcpipe[1][10]                                               ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.936      ; 4.236      ;
; 2.719 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.491      ; 11.357     ;
; 2.723 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[2]                                                  ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.920     ; 5.920      ;
; 2.738 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                              ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.768     ; 6.057      ;
; 2.757 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[6]                                                  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.806     ; 6.000      ;
; 2.757 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[7]                                                  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.806     ; 6.000      ;
; 2.764 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.518      ; 11.339     ;
; 2.796 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[9]                                                  ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.802     ; 5.965      ;
; 2.804 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                              ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.997     ; 5.762      ;
; 2.839 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.480      ; 11.226     ;
; 2.846 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                            ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.827     ; 5.890      ;
; 2.846 ; spi_slave:spi_slave_rx_inst|treg[47]                                                                                              ; spi_miso                                                     ; spi_sck         ; ad9866_clk  ; 15.000       ; -3.143     ; 7.981      ;
; 2.860 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.455      ; 11.180     ;
; 2.861 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[7]                                                                  ; transmitter:transmitter_inst|out_data[7]                     ; ad9866_clk      ; ad9866_clk  ; 6.781        ; -0.145     ; 3.797      ;
; 2.866 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[5] ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.812     ; 5.885      ;
; 2.869 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.491      ; 11.207     ;
; 2.877 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[8]                                                  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.806     ; 5.880      ;
; 2.878 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[9]                                                  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.806     ; 5.879      ;
; 2.888 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[4] ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.812     ; 5.863      ;
; 2.889 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.480      ; 11.176     ;
; 2.892 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                              ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.869     ; 5.802      ;
; 2.893 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[10]                                                 ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.806     ; 5.864      ;
; 2.903 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.455      ; 11.137     ;
; 2.903 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[6]                                                ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.824     ; 5.836      ;
; 2.938 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.491      ; 11.138     ;
; 2.939 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[7]                                                  ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.941     ; 5.683      ;
; 2.940 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.489      ; 11.134     ;
; 2.942 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                              ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.988     ; 5.633      ;
; 2.945 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.489      ; 11.129     ;
; 2.953 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.455      ; 11.087     ;
; 2.957 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.489      ; 11.117     ;
; 2.976 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[4]                                                  ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.802     ; 5.785      ;
; 2.977 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.480      ; 11.088     ;
; 2.981 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.491      ; 11.095     ;
; 2.982 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.491      ; 11.094     ;
; 2.990 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.489      ; 11.084     ;
; 2.992 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[0]                                                  ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.843     ; 5.728      ;
; 2.998 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.491      ; 11.078     ;
; 3.017 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.489      ; 11.057     ;
; 3.020 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.491      ; 11.056     ;
; 3.023 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[5]                                                ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.824     ; 5.716      ;
; 3.024 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[1]                                                  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.806     ; 5.733      ;
; 3.026 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.518      ; 11.077     ;
; 3.031 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[0]                                                ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.868     ; 5.664      ;
; 3.041 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.455      ; 10.999     ;
; 3.043 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.518      ; 11.060     ;
; 3.045 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.491      ; 11.031     ;
; 3.048 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.491      ; 11.028     ;
; 3.061 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.491      ; 11.015     ;
; 3.067 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.480      ; 10.998     ;
; 3.078 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                                                               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.489      ; 10.996     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'virt_ad9866_rxclk'                                                                                                  ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 23.895 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.158     ; 6.927      ;
; 25.566 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.175     ; 5.239      ;
; 26.404 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.032     ; 4.544      ;
; 26.763 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.091     ; 4.126      ;
; 26.839 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.137     ; 4.004      ;
; 27.067 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.022     ; 3.891      ;
; 27.074 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.137     ; 3.769      ;
; 27.104 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.067     ; 3.809      ;
; 27.390 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.163     ; 3.427      ;
; 27.609 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.168     ; 3.203      ;
; 27.617 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.158     ; 3.205      ;
; 27.620 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.158     ; 3.202      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                                                                ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 94.724 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.207      ;
; 94.724 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.207      ;
; 94.724 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.207      ;
; 94.724 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.207      ;
; 94.724 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.207      ;
; 94.724 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.207      ;
; 94.724 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.207      ;
; 94.724 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.207      ;
; 94.724 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.207      ;
; 94.724 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.207      ;
; 94.828 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.103      ;
; 94.828 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.103      ;
; 94.828 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.103      ;
; 94.828 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.103      ;
; 94.828 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.103      ;
; 94.828 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.103      ;
; 94.828 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.103      ;
; 94.828 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.103      ;
; 94.828 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.103      ;
; 94.828 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.103      ;
; 94.845 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.086      ;
; 94.845 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.086      ;
; 94.845 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.086      ;
; 94.845 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.086      ;
; 94.845 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.086      ;
; 94.845 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.086      ;
; 94.845 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.086      ;
; 94.845 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.086      ;
; 94.845 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.086      ;
; 94.845 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.086      ;
; 94.936 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.995      ;
; 94.936 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.995      ;
; 94.936 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.995      ;
; 94.936 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.995      ;
; 94.936 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.995      ;
; 94.936 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.995      ;
; 94.936 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.995      ;
; 94.936 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.995      ;
; 94.936 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.995      ;
; 94.936 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.995      ;
; 94.955 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.975      ;
; 94.955 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.975      ;
; 94.955 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.975      ;
; 94.955 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.975      ;
; 94.955 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.975      ;
; 94.955 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.975      ;
; 94.965 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.966      ;
; 94.965 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.966      ;
; 94.965 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.966      ;
; 94.965 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.966      ;
; 94.965 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.966      ;
; 94.965 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.966      ;
; 94.965 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.966      ;
; 94.965 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.966      ;
; 94.965 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.966      ;
; 94.965 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.966      ;
; 95.041 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.886      ;
; 95.041 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.886      ;
; 95.041 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.886      ;
; 95.041 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.886      ;
; 95.041 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.886      ;
; 95.041 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.886      ;
; 95.041 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.886      ;
; 95.041 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.886      ;
; 95.041 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.886      ;
; 95.041 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.886      ;
; 95.041 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.886      ;
; 95.042 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.885      ;
; 95.042 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.885      ;
; 95.042 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.885      ;
; 95.042 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.885      ;
; 95.042 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.885      ;
; 95.042 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.885      ;
; 95.042 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.885      ;
; 95.042 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.885      ;
; 95.042 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.885      ;
; 95.042 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.885      ;
; 95.042 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 4.885      ;
; 95.059 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.871      ;
; 95.059 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.871      ;
; 95.059 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.871      ;
; 95.059 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.871      ;
; 95.059 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.871      ;
; 95.059 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.871      ;
; 95.076 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.854      ;
; 95.076 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.854      ;
; 95.076 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.854      ;
; 95.076 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.854      ;
; 95.076 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.854      ;
; 95.076 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.854      ;
; 95.167 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.763      ;
; 95.167 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.763      ;
; 95.167 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.763      ;
; 95.167 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.763      ;
; 95.167 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.763      ;
; 95.167 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.763      ;
; 95.196 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.734      ;
; 95.196 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.734      ;
; 95.196 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.734      ;
; 95.196 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.734      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 1038.257 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.173     ; 3.235      ;
; 1038.257 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.173     ; 3.235      ;
; 1038.257 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.173     ; 3.235      ;
; 1038.257 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.173     ; 3.235      ;
; 1038.257 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.173     ; 3.235      ;
; 1038.257 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.173     ; 3.235      ;
; 1038.471 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.175     ; 3.019      ;
; 1038.471 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.175     ; 3.019      ;
; 1038.471 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.175     ; 3.019      ;
; 1038.471 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.175     ; 3.019      ;
; 1039.387 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0100  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.175     ; 2.103      ;
; 1039.441 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.175     ; 2.049      ;
; 1040.116 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0000  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.175     ; 1.374      ;
; 1040.116 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|char_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.175     ; 1.374      ;
; 2598.125 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.120     ; 5.923      ;
; 2598.125 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.120     ; 5.923      ;
; 2598.125 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.120     ; 5.923      ;
; 2598.125 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.120     ; 5.923      ;
; 2598.125 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.120     ; 5.923      ;
; 2598.125 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.120     ; 5.923      ;
; 2598.125 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.120     ; 5.923      ;
; 2598.125 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.120     ; 5.923      ;
; 2598.125 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.120     ; 5.923      ;
; 2598.688 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[17]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.138     ; 5.342      ;
; 2598.688 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[16]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.138     ; 5.342      ;
; 2598.688 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.138     ; 5.342      ;
; 2598.688 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.138     ; 5.342      ;
; 2598.688 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.138     ; 5.342      ;
; 2598.688 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.138     ; 5.342      ;
; 2598.688 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.138     ; 5.342      ;
; 2598.688 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.138     ; 5.342      ;
; 2598.688 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.138     ; 5.342      ;
; 2600.377 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.120     ; 3.671      ;
; 2602.122 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.120     ; 1.926      ;
; 2602.122 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.120     ; 1.926      ;
; 5202.478 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 5.787      ;
; 5202.478 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 5.787      ;
; 5202.478 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 5.787      ;
; 5202.478 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 5.787      ;
; 5202.478 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 5.787      ;
; 5202.478 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 5.787      ;
; 5202.648 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.615      ;
; 5202.648 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.615      ;
; 5202.648 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.615      ;
; 5202.648 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.615      ;
; 5202.678 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.586      ;
; 5202.678 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.586      ;
; 5202.678 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.586      ;
; 5202.678 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.586      ;
; 5202.678 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.586      ;
; 5202.678 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.586      ;
; 5202.892 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.073     ; 5.370      ;
; 5202.892 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.073     ; 5.370      ;
; 5202.892 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.073     ; 5.370      ;
; 5202.892 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.073     ; 5.370      ;
; 5202.922 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.342      ;
; 5202.922 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.342      ;
; 5202.922 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.342      ;
; 5202.922 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.342      ;
; 5202.922 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.342      ;
; 5202.922 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.342      ;
; 5203.040 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 5.225      ;
; 5203.040 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 5.225      ;
; 5203.040 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 5.225      ;
; 5203.040 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 5.225      ;
; 5203.040 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 5.225      ;
; 5203.040 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 5.225      ;
; 5203.136 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.073     ; 5.126      ;
; 5203.136 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.073     ; 5.126      ;
; 5203.136 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.073     ; 5.126      ;
; 5203.136 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.073     ; 5.126      ;
; 5203.254 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.009      ;
; 5203.254 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.009      ;
; 5203.254 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.009      ;
; 5203.254 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.009      ;
; 5203.278 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.986      ;
; 5203.278 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.986      ;
; 5203.278 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.986      ;
; 5203.278 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.986      ;
; 5203.278 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.986      ;
; 5203.278 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.986      ;
; 5203.313 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.951      ;
; 5203.313 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.951      ;
; 5203.313 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.951      ;
; 5203.313 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.951      ;
; 5203.313 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.951      ;
; 5203.313 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.951      ;
; 5203.322 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 4.943      ;
; 5203.322 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 4.943      ;
; 5203.322 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 4.943      ;
; 5203.322 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 4.943      ;
; 5203.322 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 4.943      ;
; 5203.322 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 4.943      ;
; 5203.404 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 4.861      ;
; 5203.404 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 4.861      ;
; 5203.404 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 4.861      ;
; 5203.404 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 4.861      ;
; 5203.404 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 4.861      ;
; 5203.404 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 4.861      ;
; 5203.414 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.850      ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                                  ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2496.226 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.262      ; 4.075      ;
; 2496.356 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.262      ; 3.945      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.762 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.263      ; 3.540      ;
; 2496.816 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.264      ; 3.487      ;
; 2496.845 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.262      ; 3.456      ;
; 2496.909 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.263      ; 3.393      ;
; 2496.915 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 3.019      ;
; 2496.917 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 3.017      ;
; 2496.949 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.263      ; 3.353      ;
; 2496.976 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 2.958      ;
; 2497.036 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 2.897      ;
; 2497.039 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.263      ; 3.263      ;
; 2497.062 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 2.872      ;
; 2497.064 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 2.870      ;
; 2497.079 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.263      ; 3.223      ;
; 2497.136 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 2.798      ;
; 2497.152 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.264      ; 3.151      ;
; 2497.306 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 2.627      ;
; 2497.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 2.627      ;
; 2497.327 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 2.607      ;
; 2497.457 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.263      ; 2.845      ;
; 2497.469 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 2.465      ;
; 2497.471 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.262      ; 2.830      ;
; 2497.486 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 2.448      ;
; 2497.496 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.263      ; 2.806      ;
; 2497.503 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.263      ; 2.799      ;
; 2497.506 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.263      ; 2.796      ;
; 2497.509 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 2.425      ;
; 2497.511 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 2.423      ;
; 2497.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.262      ; 2.777      ;
; 2497.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.263      ; 2.776      ;
; 2497.529 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.263      ; 2.773      ;
; 2497.549 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 2.385      ;
; 2497.556 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.263      ; 2.746      ;
; 2497.598 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.263      ; 2.704      ;
; 2497.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.067     ; 2.267      ;
; 2497.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.067     ; 2.265      ;
; 2497.682 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 2.252      ;
; 2497.686 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 2.248      ;
; 2497.688 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.067     ; 2.247      ;
; 2497.690 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.067     ; 2.245      ;
; 2497.699 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.263      ; 2.603      ;
; 2497.707 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.263      ; 2.595      ;
; 2497.728 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.067     ; 2.207      ;
; 2497.742 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.067     ; 2.193      ;
; 2497.803 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.263      ; 2.499      ;
; 2497.818 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.264      ; 2.485      ;
; 2497.819 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.264      ; 2.484      ;
; 2497.848 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 2.086      ;
; 2497.852 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 2.082      ;
; 2497.860 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.263      ; 2.442      ;
; 2497.880 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 2.054      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                            ;
+-----------+------------------------------+--------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                    ; To Node                              ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------+--------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33327.509 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.747      ;
; 33327.509 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.747      ;
; 33327.509 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.747      ;
; 33327.509 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.747      ;
; 33327.509 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.747      ;
; 33327.509 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.747      ;
; 33327.509 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.747      ;
; 33327.509 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[7]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.747      ;
; 33327.509 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[3]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.747      ;
; 33327.601 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.655      ;
; 33327.601 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.655      ;
; 33327.601 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.655      ;
; 33327.601 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.655      ;
; 33327.601 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.655      ;
; 33327.601 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.655      ;
; 33327.601 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.655      ;
; 33327.601 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[7]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.655      ;
; 33327.601 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[3]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.655      ;
; 33327.655 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.601      ;
; 33327.655 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.601      ;
; 33327.655 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.601      ;
; 33327.655 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.601      ;
; 33327.655 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.601      ;
; 33327.655 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.601      ;
; 33327.655 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.601      ;
; 33327.655 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[7]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.601      ;
; 33327.655 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[3]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.601      ;
; 33327.819 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[17]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.444      ;
; 33327.819 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[9]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.444      ;
; 33327.819 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[10]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.444      ;
; 33327.819 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[11]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.444      ;
; 33327.819 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[12]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.444      ;
; 33327.819 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[13]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.444      ;
; 33327.819 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[14]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.444      ;
; 33327.819 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[15]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.444      ;
; 33327.819 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[16]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.444      ;
; 33327.878 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|key_state.PREDASH ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.077     ; 5.380      ;
; 33327.911 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[17]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.352      ;
; 33327.911 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[9]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.352      ;
; 33327.911 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[10]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.352      ;
; 33327.911 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[11]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.352      ;
; 33327.911 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[12]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.352      ;
; 33327.911 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[13]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.352      ;
; 33327.911 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[14]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.352      ;
; 33327.911 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[15]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.352      ;
; 33327.911 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[16]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.352      ;
; 33327.965 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[17]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.298      ;
; 33327.965 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[9]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.298      ;
; 33327.965 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[10]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.298      ;
; 33327.965 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[11]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.298      ;
; 33327.965 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[12]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.298      ;
; 33327.965 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[13]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.298      ;
; 33327.965 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[14]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.298      ;
; 33327.965 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[15]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.298      ;
; 33327.965 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[16]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.298      ;
; 33327.966 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.298      ;
; 33327.966 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.298      ;
; 33327.966 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.298      ;
; 33327.966 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.298      ;
; 33327.966 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.298      ;
; 33327.966 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.298      ;
; 33327.966 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.298      ;
; 33327.966 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[7]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.298      ;
; 33327.966 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[3]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.298      ;
; 33327.970 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.294      ;
; 33327.970 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.294      ;
; 33327.970 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.294      ;
; 33327.970 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.294      ;
; 33327.970 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.294      ;
; 33327.970 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.294      ;
; 33327.970 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.294      ;
; 33327.970 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[7]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.294      ;
; 33327.970 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[3]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.294      ;
; 33327.970 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|key_state.PREDASH ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.077     ; 5.288      ;
; 33328.024 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|key_state.PREDASH ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.077     ; 5.234      ;
; 33328.158 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.106      ;
; 33328.158 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.106      ;
; 33328.158 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.106      ;
; 33328.158 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.106      ;
; 33328.158 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.106      ;
; 33328.158 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.106      ;
; 33328.158 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.106      ;
; 33328.158 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[7]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.106      ;
; 33328.158 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[3]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.106      ;
; 33328.172 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.092      ;
; 33328.172 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.092      ;
; 33328.172 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.092      ;
; 33328.172 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.092      ;
; 33328.172 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.092      ;
; 33328.172 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.092      ;
; 33328.172 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.092      ;
; 33328.172 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[7]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.092      ;
; 33328.172 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[3]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.092      ;
; 33328.175 ; iambic:iambic_inst|delay[10] ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.081      ;
; 33328.175 ; iambic:iambic_inst|delay[10] ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.081      ;
; 33328.175 ; iambic:iambic_inst|delay[10] ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.081      ;
; 33328.175 ; iambic:iambic_inst|delay[10] ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.081      ;
; 33328.175 ; iambic:iambic_inst|delay[10] ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.081      ;
; 33328.175 ; iambic:iambic_inst|delay[10] ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.081      ;
; 33328.175 ; iambic:iambic_inst|delay[10] ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 5.081      ;
+-----------+------------------------------+--------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_sck'                                                                                                                         ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.284 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.634      ; 1.113      ;
; 0.316 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_ce0      ; spi_sck     ; 0.000        ; 3.066      ; 3.607      ;
; 0.329 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[10]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.136      ; 3.690      ;
; 0.342 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.351      ; 0.888      ;
; 0.352 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.530      ; 3.107      ;
; 0.352 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[17] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.530      ; 3.107      ;
; 0.352 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[16] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.530      ; 3.107      ;
; 0.352 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.530      ; 3.107      ;
; 0.352 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.530      ; 3.107      ;
; 0.352 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[13] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.530      ; 3.107      ;
; 0.352 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[12] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.530      ; 3.107      ;
; 0.352 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[11] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.530      ; 3.107      ;
; 0.352 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.530      ; 3.107      ;
; 0.352 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.530      ; 3.107      ;
; 0.352 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.530      ; 3.107      ;
; 0.352 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.530      ; 3.107      ;
; 0.352 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.530      ; 3.107      ;
; 0.352 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[20] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.530      ; 3.107      ;
; 0.352 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.530      ; 3.107      ;
; 0.352 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.530      ; 3.107      ;
; 0.391 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.522      ; 3.138      ;
; 0.391 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.522      ; 3.138      ;
; 0.391 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.522      ; 3.138      ;
; 0.391 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.522      ; 3.138      ;
; 0.391 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.522      ; 3.138      ;
; 0.391 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.522      ; 3.138      ;
; 0.391 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.522      ; 3.138      ;
; 0.391 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.522      ; 3.138      ;
; 0.391 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.522      ; 3.138      ;
; 0.391 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.522      ; 3.138      ;
; 0.391 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.522      ; 3.138      ;
; 0.391 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.522      ; 3.138      ;
; 0.391 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.522      ; 3.138      ;
; 0.391 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.522      ; 3.138      ;
; 0.391 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.522      ; 3.138      ;
; 0.397 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.550      ; 3.172      ;
; 0.397 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[28]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.550      ; 3.172      ;
; 0.397 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[27]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.550      ; 3.172      ;
; 0.397 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[25]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.550      ; 3.172      ;
; 0.397 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[23]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.550      ; 3.172      ;
; 0.397 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[21]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.550      ; 3.172      ;
; 0.397 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[20]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.550      ; 3.172      ;
; 0.397 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[19]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.550      ; 3.172      ;
; 0.397 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[18]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.550      ; 3.172      ;
; 0.397 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[17]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.550      ; 3.172      ;
; 0.397 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[16]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.550      ; 3.172      ;
; 0.397 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[15]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.550      ; 3.172      ;
; 0.397 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[14]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.550      ; 3.172      ;
; 0.397 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[12]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.550      ; 3.172      ;
; 0.397 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[0]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.550      ; 3.172      ;
; 0.397 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.550      ; 3.172      ;
; 0.438 ; spi_slave:spi_slave_rx_inst|rreg[39]  ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.110      ; 0.743      ;
; 0.453 ; spi_slave:spi_slave_rx2_inst|rreg[25] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_sck      ; spi_sck     ; 0.000        ; 0.113      ; 0.761      ;
; 0.454 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rdata[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.110      ; 0.759      ;
; 0.455 ; spi_slave:spi_slave_rx_inst|rreg[8]   ; spi_slave:spi_slave_rx_inst|rdata[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.110      ; 0.760      ;
; 0.459 ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_slave:spi_slave_rx_inst|rdata[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.751      ; 1.405      ;
; 0.470 ; spi_slave:spi_slave_rx_inst|treg[7]   ; spi_slave:spi_slave_rx_inst|treg[8]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.715      ;
; 0.474 ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.717      ;
; 0.491 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.736      ;
; 0.491 ; spi_slave:spi_slave_rx2_inst|rreg[33] ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.736      ;
; 0.492 ; spi_slave:spi_slave_rx2_inst|rreg[32] ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; spi_slave:spi_slave_rx_inst|treg[24]  ; spi_slave:spi_slave_rx_inst|treg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.736      ;
; 0.492 ; spi_slave:spi_slave_rx_inst|treg[4]   ; spi_slave:spi_slave_rx_inst|treg[5]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_slave:spi_slave_rx_inst|treg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.737      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_slave:spi_slave_rx_inst|treg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.736      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|treg[44] ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|treg[31] ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|treg[12] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.736      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.736      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[43]  ; spi_slave:spi_slave_rx_inst|treg[44]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.737      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[20]  ; spi_slave:spi_slave_rx_inst|treg[21]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[19]  ; spi_slave:spi_slave_rx_inst|treg[20]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[16]  ; spi_slave:spi_slave_rx_inst|treg[17]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[3]   ; spi_slave:spi_slave_rx_inst|treg[4]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.739      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.737      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.737      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|treg[18] ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.737      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|treg[40] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|treg[21] ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|treg[1]  ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.737      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|treg[44]  ; spi_slave:spi_slave_rx_inst|treg[45]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_slave:spi_slave_rx_inst|treg[40]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[11] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[2]  ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[0]  ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.496 ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_slave:spi_slave_rx_inst|treg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.739      ;
; 0.496 ; spi_slave:spi_slave_rx2_inst|treg[25] ; spi_slave:spi_slave_rx2_inst|treg[26]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.739      ;
; 0.496 ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.739      ;
; 0.497 ; spi_slave:spi_slave_rx_inst|treg[45]  ; spi_slave:spi_slave_rx_inst|treg[46]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.740      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rreg[39]  ; spi_slave:spi_slave_rx_inst|rreg[40]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.745      ;
; 0.513 ; spi_slave:spi_slave_rx2_inst|rreg[17] ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.758      ;
; 0.513 ; spi_slave:spi_slave_rx_inst|rreg[32]  ; spi_slave:spi_slave_rx_inst|rreg[33]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.758      ;
; 0.514 ; spi_slave:spi_slave_rx2_inst|rreg[2]  ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.759      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.402 ; profile:profile_CW|enable_hang      ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; profile:profile_CW|char_PTT         ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.405 ; profile:profile_CW|hang_PTT         ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.428 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.079      ;
; 0.433 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.077      ;
; 0.459 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.723      ;
; 0.468 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.119      ;
; 0.469 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.732      ;
; 0.471 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.122      ;
; 0.506 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.157      ;
; 0.532 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[7]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.799      ;
; 0.535 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[5]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.802      ;
; 0.546 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[1]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.813      ;
; 0.548 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[9]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.815      ;
; 0.551 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.818      ;
; 0.678 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.324      ;
; 0.681 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.334      ;
; 0.688 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.334      ;
; 0.696 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.959      ;
; 0.697 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.961      ;
; 0.697 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.961      ;
; 0.698 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.962      ;
; 0.698 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.962      ;
; 0.698 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.962      ;
; 0.698 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.961      ;
; 0.699 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.962      ;
; 0.700 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.346      ;
; 0.700 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.963      ;
; 0.701 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.964      ;
; 0.701 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.964      ;
; 0.702 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.966      ;
; 0.710 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.974      ;
; 0.711 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.974      ;
; 0.712 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.976      ;
; 0.713 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.357      ;
; 0.713 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.976      ;
; 0.714 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.367      ;
; 0.715 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.359      ;
; 0.720 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[8]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 0.720 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.364      ;
; 0.721 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[6]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.989      ;
; 0.721 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[3]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.989      ;
; 0.721 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.372      ;
; 0.722 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[0]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.990      ;
; 0.726 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.990      ;
; 0.740 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.384      ;
; 0.741 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.008      ;
; 0.742 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.388      ;
; 0.752 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[9]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.019      ;
; 0.759 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.026      ;
; 0.760 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.404      ;
; 0.767 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[7]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.034      ;
; 0.779 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[1]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.046      ;
; 0.795 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[5]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.062      ;
; 0.804 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.071      ;
; 0.851 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.009       ; 0.169      ; 1.226      ;
; 0.854 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.009       ; 0.169      ; 1.229      ;
; 0.868 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[8]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.136      ;
; 0.869 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[4]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.137      ;
; 0.869 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[3]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.137      ;
; 0.870 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[2]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.138      ;
; 0.919 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.572      ;
; 0.919 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.572      ;
; 0.944 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[6]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.212      ;
; 0.955 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[2]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.223      ;
; 0.956 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[4]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.224      ;
; 0.969 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.620      ;
; 0.973 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[0]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.241      ;
; 1.016 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.280      ;
; 1.017 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.281      ;
; 1.017 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.280      ;
; 1.020 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.283      ;
; 1.020 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.283      ;
; 1.020 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.283      ;
; 1.021 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.285      ;
; 1.021 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.285      ;
; 1.021 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.285      ;
; 1.022 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.286      ;
; 1.022 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.286      ;
; 1.023 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.286      ;
; 1.024 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.287      ;
; 1.031 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.295      ;
; 1.032 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.295      ;
; 1.032 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.296      ;
; 1.032 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.295      ;
; 1.033 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.296      ;
; 1.035 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.298      ;
; 1.035 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.298      ;
; 1.036 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.300      ;
; 1.036 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.300      ;
; 1.036 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.300      ;
; 1.048 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.293      ;
; 1.063 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.308      ;
; 1.117 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.380      ;
; 1.117 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.381      ;
; 1.119 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.383      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                         ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.402 ; iambic:iambic_inst|keyer_out             ; iambic:iambic_inst|keyer_out             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; iambic:iambic_inst|key_state.DOTDELAY    ; iambic:iambic_inst|key_state.DOTDELAY    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; iambic:iambic_inst|key_state.SENDDOT     ; iambic:iambic_inst|key_state.SENDDOT     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; iambic:iambic_inst|key_state.DASHDELAY   ; iambic:iambic_inst|key_state.DASHDELAY   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; iambic:iambic_inst|key_state.LETTERSPACE ; iambic:iambic_inst|key_state.LETTERSPACE ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.465 ; iambic:iambic_inst|delay[17]             ; iambic:iambic_inst|delay[17]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.732      ;
; 0.493 ; iambic:iambic_inst|dot_memory            ; iambic:iambic_inst|key_state.DASHHELD    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.760      ;
; 0.497 ; iambic:iambic_inst|key_state.DOTDELAY    ; iambic:iambic_inst|dash_memory           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.764      ;
; 0.690 ; iambic:iambic_inst|dash_memory           ; iambic:iambic_inst|key_state.00000       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; iambic:iambic_inst|dash_memory           ; iambic:iambic_inst|key_state.PREDASH     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.958      ;
; 0.695 ; iambic:iambic_inst|delay[14]             ; iambic:iambic_inst|delay[14]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; iambic:iambic_inst|delay[15]             ; iambic:iambic_inst|delay[15]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; iambic:iambic_inst|delay[1]              ; iambic:iambic_inst|delay[1]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; iambic:iambic_inst|delay[13]             ; iambic:iambic_inst|delay[13]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.963      ;
; 0.700 ; iambic:iambic_inst|delay[2]              ; iambic:iambic_inst|delay[2]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.966      ;
; 0.701 ; iambic:iambic_inst|delay[16]             ; iambic:iambic_inst|delay[16]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.968      ;
; 0.704 ; iambic:iambic_inst|delay[7]              ; iambic:iambic_inst|delay[7]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.970      ;
; 0.707 ; iambic:iambic_inst|delay[9]              ; iambic:iambic_inst|delay[9]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; iambic:iambic_inst|delay[11]             ; iambic:iambic_inst|delay[11]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.975      ;
; 0.710 ; iambic:iambic_inst|key_state.PREDOT      ; iambic:iambic_inst|key_state.SENDDOT     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; iambic:iambic_inst|delay[10]             ; iambic:iambic_inst|delay[10]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; iambic:iambic_inst|delay[5]              ; iambic:iambic_inst|delay[5]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.978      ;
; 0.712 ; iambic:iambic_inst|delay[3]              ; iambic:iambic_inst|delay[3]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.978      ;
; 0.712 ; iambic:iambic_inst|dash_memory           ; iambic:iambic_inst|key_state.DOTHELD     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; iambic:iambic_inst|key_state.SENDDOT     ; iambic:iambic_inst|key_state.DOTDELAY    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.980      ;
; 0.715 ; iambic:iambic_inst|delay[4]              ; iambic:iambic_inst|delay[4]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.981      ;
; 0.716 ; iambic:iambic_inst|delay[6]              ; iambic:iambic_inst|delay[6]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.982      ;
; 0.724 ; iambic:iambic_inst|delay[0]              ; iambic:iambic_inst|delay[0]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.990      ;
; 0.725 ; iambic:iambic_inst|delay[8]              ; iambic:iambic_inst|delay[8]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.991      ;
; 0.734 ; iambic:iambic_inst|key_state.LETTERSPACE ; iambic:iambic_inst|dot_memory            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.996      ;
; 0.735 ; iambic:iambic_inst|delay[12]             ; iambic:iambic_inst|delay[12]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.002      ;
; 0.762 ; iambic:iambic_inst|key_state.DOTDELAY    ; iambic:iambic_inst|key_state.DOTHELD     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.029      ;
; 0.793 ; iambic:iambic_inst|dot_memory            ; iambic:iambic_inst|key_state.00000       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.060      ;
; 0.862 ; iambic:iambic_inst|key_state.PREDASH     ; iambic:iambic_inst|key_state.SENDDASH    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.133      ;
; 0.888 ; iambic:iambic_inst|key_state.SENDDASH    ; iambic:iambic_inst|key_state.DASHDELAY   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.154      ;
; 0.978 ; iambic:iambic_inst|key_state.00000       ; iambic:iambic_inst|key_state.00000       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.245      ;
; 0.980 ; iambic:iambic_inst|key_state.DASHDELAY   ; iambic:iambic_inst|key_state.DASHHELD    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.242      ;
; 0.986 ; iambic:iambic_inst|key_state.SENDDASH    ; iambic:iambic_inst|keyer_out             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.253      ;
; 1.009 ; iambic:iambic_inst|key_state.DOTHELD     ; iambic:iambic_inst|key_state.PREDOT      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.276      ;
; 1.014 ; iambic:iambic_inst|delay[14]             ; iambic:iambic_inst|delay[15]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.281      ;
; 1.016 ; iambic:iambic_inst|key_state.DASHDELAY   ; iambic:iambic_inst|dot_memory            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.278      ;
; 1.017 ; iambic:iambic_inst|delay[15]             ; iambic:iambic_inst|delay[16]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.284      ;
; 1.019 ; iambic:iambic_inst|delay[0]              ; iambic:iambic_inst|delay[1]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; iambic:iambic_inst|delay[2]              ; iambic:iambic_inst|delay[3]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.285      ;
; 1.020 ; iambic:iambic_inst|delay[16]             ; iambic:iambic_inst|delay[17]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.287      ;
; 1.020 ; iambic:iambic_inst|delay[13]             ; iambic:iambic_inst|delay[14]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.287      ;
; 1.020 ; iambic:iambic_inst|delay[1]              ; iambic:iambic_inst|delay[2]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.286      ;
; 1.027 ; iambic:iambic_inst|delay[10]             ; iambic:iambic_inst|delay[11]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; iambic:iambic_inst|delay[7]              ; iambic:iambic_inst|delay[8]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.294      ;
; 1.029 ; iambic:iambic_inst|delay[14]             ; iambic:iambic_inst|delay[16]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.296      ;
; 1.031 ; iambic:iambic_inst|delay[9]              ; iambic:iambic_inst|delay[10]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.298      ;
; 1.032 ; iambic:iambic_inst|delay[11]             ; iambic:iambic_inst|delay[12]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.299      ;
; 1.034 ; iambic:iambic_inst|delay[2]              ; iambic:iambic_inst|delay[4]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.300      ;
; 1.034 ; iambic:iambic_inst|delay[4]              ; iambic:iambic_inst|delay[5]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.300      ;
; 1.034 ; iambic:iambic_inst|delay[0]              ; iambic:iambic_inst|delay[2]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.300      ;
; 1.035 ; iambic:iambic_inst|delay[6]              ; iambic:iambic_inst|delay[7]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.301      ;
; 1.036 ; iambic:iambic_inst|delay[5]              ; iambic:iambic_inst|delay[6]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.302      ;
; 1.036 ; iambic:iambic_inst|delay[8]              ; iambic:iambic_inst|delay[9]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.310      ;
; 1.036 ; iambic:iambic_inst|delay[3]              ; iambic:iambic_inst|delay[4]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.302      ;
; 1.045 ; iambic:iambic_inst|delay[10]             ; iambic:iambic_inst|delay[12]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.312      ;
; 1.049 ; iambic:iambic_inst|delay[4]              ; iambic:iambic_inst|delay[6]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.315      ;
; 1.050 ; iambic:iambic_inst|delay[6]              ; iambic:iambic_inst|delay[8]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.316      ;
; 1.051 ; iambic:iambic_inst|delay[8]              ; iambic:iambic_inst|delay[10]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.325      ;
; 1.054 ; iambic:iambic_inst|delay[12]             ; iambic:iambic_inst|delay[13]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.321      ;
; 1.059 ; iambic:iambic_inst|key_state.LETTERSPACE ; iambic:iambic_inst|dash_memory           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.321      ;
; 1.069 ; iambic:iambic_inst|delay[12]             ; iambic:iambic_inst|delay[14]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.336      ;
; 1.074 ; iambic:iambic_inst|dot_memory            ; iambic:iambic_inst|key_state.PREDASH     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.341      ;
; 1.094 ; iambic:iambic_inst|key_state.DOTHELD     ; iambic:iambic_inst|key_state.PREDASH     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.361      ;
; 1.108 ; iambic:iambic_inst|dot_memory            ; iambic:iambic_inst|key_state.PREDOT      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.375      ;
; 1.114 ; iambic:iambic_inst|delay[15]             ; iambic:iambic_inst|delay[17]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.381      ;
; 1.117 ; iambic:iambic_inst|delay[1]              ; iambic:iambic_inst|delay[3]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.383      ;
; 1.117 ; iambic:iambic_inst|delay[13]             ; iambic:iambic_inst|delay[15]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.384      ;
; 1.119 ; iambic:iambic_inst|delay[7]              ; iambic:iambic_inst|delay[9]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.393      ;
; 1.125 ; iambic:iambic_inst|delay[9]              ; iambic:iambic_inst|delay[11]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.392      ;
; 1.126 ; iambic:iambic_inst|key_state.SENDDASH    ; iambic:iambic_inst|key_state.SENDDASH    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.392      ;
; 1.126 ; iambic:iambic_inst|delay[11]             ; iambic:iambic_inst|delay[13]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.393      ;
; 1.136 ; iambic:iambic_inst|delay[14]             ; iambic:iambic_inst|delay[17]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.403      ;
; 1.137 ; iambic:iambic_inst|delay[3]              ; iambic:iambic_inst|delay[5]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.403      ;
; 1.138 ; iambic:iambic_inst|delay[5]              ; iambic:iambic_inst|delay[7]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.404      ;
; 1.141 ; iambic:iambic_inst|delay[2]              ; iambic:iambic_inst|delay[5]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.407      ;
; 1.141 ; iambic:iambic_inst|delay[0]              ; iambic:iambic_inst|delay[3]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.407      ;
; 1.142 ; iambic:iambic_inst|delay[13]             ; iambic:iambic_inst|delay[16]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.409      ;
; 1.142 ; iambic:iambic_inst|delay[1]              ; iambic:iambic_inst|delay[4]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.408      ;
; 1.142 ; iambic:iambic_inst|delay[7]              ; iambic:iambic_inst|delay[10]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.416      ;
; 1.149 ; iambic:iambic_inst|delay[10]             ; iambic:iambic_inst|delay[13]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.416      ;
; 1.149 ; iambic:iambic_inst|delay[6]              ; iambic:iambic_inst|delay[9]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.423      ;
; 1.153 ; iambic:iambic_inst|delay[9]              ; iambic:iambic_inst|delay[12]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.420      ;
; 1.154 ; iambic:iambic_inst|delay[11]             ; iambic:iambic_inst|delay[14]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.421      ;
; 1.156 ; iambic:iambic_inst|delay[2]              ; iambic:iambic_inst|delay[6]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.422      ;
; 1.156 ; iambic:iambic_inst|delay[0]              ; iambic:iambic_inst|delay[4]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.422      ;
; 1.156 ; iambic:iambic_inst|delay[4]              ; iambic:iambic_inst|delay[7]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.422      ;
; 1.158 ; iambic:iambic_inst|delay[5]              ; iambic:iambic_inst|delay[8]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.424      ;
; 1.158 ; iambic:iambic_inst|delay[8]              ; iambic:iambic_inst|delay[11]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.432      ;
; 1.158 ; iambic:iambic_inst|delay[3]              ; iambic:iambic_inst|delay[6]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.424      ;
; 1.164 ; iambic:iambic_inst|delay[6]              ; iambic:iambic_inst|delay[10]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.438      ;
; 1.167 ; iambic:iambic_inst|delay[10]             ; iambic:iambic_inst|delay[14]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.434      ;
; 1.171 ; iambic:iambic_inst|delay[4]              ; iambic:iambic_inst|delay[8]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.437      ;
; 1.173 ; iambic:iambic_inst|delay[8]              ; iambic:iambic_inst|delay[12]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.447      ;
; 1.176 ; iambic:iambic_inst|delay[12]             ; iambic:iambic_inst|delay[15]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.443      ;
; 1.191 ; iambic:iambic_inst|delay[12]             ; iambic:iambic_inst|delay[16]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.458      ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.684      ;
; 0.473 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.739      ;
; 0.508 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.774      ;
; 0.509 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.775      ;
; 0.511 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.777      ;
; 0.511 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.777      ;
; 0.526 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.792      ;
; 0.644 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.911      ;
; 0.645 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.912      ;
; 0.645 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.912      ;
; 0.646 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.913      ;
; 0.647 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.914      ;
; 0.648 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.915      ;
; 0.684 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.950      ;
; 0.684 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.950      ;
; 0.685 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.685 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.685 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.686 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.952      ;
; 0.687 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.953      ;
; 0.687 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.953      ;
; 0.688 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.688 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.688 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.689 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.955      ;
; 0.690 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.691 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.692 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.958      ;
; 0.693 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.694 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.698 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.964      ;
; 0.699 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.965      ;
; 0.699 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.965      ;
; 0.700 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.966      ;
; 0.701 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.967      ;
; 0.702 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.968      ;
; 0.710 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.976      ;
; 0.711 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.977      ;
; 0.714 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.980      ;
; 0.715 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.981      ;
; 0.718 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.984      ;
; 0.719 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.985      ;
; 0.721 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.987      ;
; 0.756 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.022      ;
; 0.758 ; ad9866:ad9866_inst|sclk                            ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.024      ;
; 0.759 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.025      ;
; 0.772 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.038      ;
; 0.774 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.040      ;
; 0.775 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.041      ;
; 0.776 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut1_pc[0]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.042      ;
; 0.837 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.104      ;
; 0.839 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.106      ;
; 0.843 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.109      ;
; 0.848 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.115      ;
; 0.888 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sclk                            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.154      ;
; 0.914 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.180      ;
; 0.927 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.194      ;
; 0.949 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.215      ;
; 0.952 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.218      ;
; 1.002 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.075      ; 1.272      ;
; 1.006 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[2]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.007 ; counter[10]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[18]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.008 ; counter[8]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; counter[14]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.450 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.713      ;
; 0.460 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.723      ;
; 0.474 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.737      ;
; 0.481 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.744      ;
; 0.489 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.752      ;
; 0.498 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.761      ;
; 0.501 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.764      ;
; 0.584 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.847      ;
; 0.603 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.866      ;
; 0.620 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.883      ;
; 0.696 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.959      ;
; 0.731 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.994      ;
; 0.734 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.997      ;
; 0.735 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.998      ;
; 0.736 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.999      ;
; 0.739 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.002      ;
; 0.782 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.045      ;
; 0.792 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.055      ;
; 0.892 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.067      ; 1.154      ;
; 0.975 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.067      ; 1.237      ;
; 0.975 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.238      ;
; 0.977 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.240      ;
; 1.032 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.296      ;
; 1.035 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.299      ;
; 1.111 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.374      ;
; 1.117 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.380      ;
; 1.117 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.380      ;
; 1.119 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.382      ;
; 1.122 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.385      ;
; 1.123 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.387      ;
; 1.124 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.076      ; 1.395      ;
; 1.126 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.390      ;
; 1.128 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.392      ;
; 1.142 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.406      ;
; 1.146 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.067      ; 1.408      ;
; 1.150 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.413      ;
; 1.151 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.414      ;
; 1.152 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.076      ; 1.423      ;
; 1.171 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.076      ; 1.442      ;
; 1.188 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.067      ; 1.450      ;
; 1.198 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.076      ; 1.469      ;
; 1.256 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.520      ;
; 1.375 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.639      ;
; 1.391 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.655      ;
; 1.396 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.660      ;
; 1.403 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.667      ;
; 1.438 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.398      ; 2.066      ;
; 1.445 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.708      ;
; 1.446 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.399      ; 2.075      ;
; 1.447 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.399      ; 2.076      ;
; 1.452 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.715      ;
; 1.463 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.397      ; 2.090      ;
; 1.472 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.397      ; 2.099      ;
; 1.476 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.739      ;
; 1.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.741      ;
; 1.488 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.398      ; 2.116      ;
; 1.517 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.397      ; 2.144      ;
; 1.536 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.799      ;
; 1.549 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.812      ;
; 1.557 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.398      ; 2.185      ;
; 1.662 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.398      ; 2.290      ;
; 1.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.398      ; 2.300      ;
; 1.679 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.942      ;
; 1.681 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.944      ;
; 1.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.961      ;
; 1.708 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.398      ; 2.336      ;
; 1.709 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.397      ; 2.336      ;
; 1.713 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.398      ; 2.341      ;
; 1.713 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.398      ; 2.341      ;
; 1.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.983      ;
; 1.750 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 2.014      ;
; 1.751 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.398      ; 2.379      ;
; 1.752 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 2.016      ;
; 1.792 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 2.056      ;
; 1.793 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 2.057      ;
; 1.794 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.398      ; 2.422      ;
; 1.820 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 2.083      ;
; 1.822 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 2.085      ;
; 1.830 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.398      ; 2.458      ;
; 1.830 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 2.093      ;
; 1.854 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.398      ; 2.482      ;
; 1.858 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.397      ; 2.485      ;
; 1.925 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 2.188      ;
; 1.926 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 2.189      ;
; 2.035 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.398      ; 2.663      ;
; 2.041 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.398      ; 2.669      ;
; 2.045 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 2.308      ;
; 2.049 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.398      ; 2.677      ;
; 2.066 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 2.329      ;
; 2.125 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.067      ; 2.387      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.430 ; agc_nearclip                                                                                                                       ; agc_nearclip                                                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                      ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                      ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                       ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.433 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[4]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.676      ; 1.304      ;
; 0.445 ; agc_delaycnt[0]                                                                                                                    ; agc_delaycnt[0]                                                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.684      ;
; 0.456 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity6a[0]                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.103      ; 0.754      ;
; 0.458 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[1]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.114      ; 0.767      ;
; 0.469 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.676      ; 1.340      ;
; 0.470 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[2]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.114      ; 0.779      ;
; 0.470 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity6a[0]                  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity5                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.715      ;
; 0.470 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[16][2]                                                                       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[17][2]                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.715      ;
; 0.470 ; receiver:receiver_inst|cordic:cordic_inst|Z[8][6]                                                                                  ; receiver:receiver_inst|cordic:cordic_inst|Z[9][6]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.716      ;
; 0.471 ; receiver:receiver_inst|cordic:cordic_inst|Z[12][1]                                                                                 ; receiver:receiver_inst|cordic:cordic_inst|Z[13][2]                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.716      ;
; 0.479 ; transmitter:transmitter_inst|CicInterpM5:in2|dq1[20]                                                                               ; transmitter:transmitter_inst|CicInterpM5:in2|q2[21]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.724      ;
; 0.479 ; transmitter:transmitter_inst|CicInterpM5:in2|dx0[19]                                                                               ; transmitter:transmitter_inst|CicInterpM5:in2|x1[20]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.724      ;
; 0.480 ; transmitter:transmitter_inst|CicInterpM5:in2|dx2[21]                                                                               ; transmitter:transmitter_inst|CicInterpM5:in2|x3[22]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.724      ;
; 0.482 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[1]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.103      ; 0.780      ;
; 0.484 ; transmitter:transmitter_inst|CicInterpM5:in2|s1[50]                                                                                ; transmitter:transmitter_inst|CicInterpM5:in2|s2[50]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.230      ; 0.909      ;
; 0.488 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.735      ;
; 0.488 ; receiver:receiver_inst|cordic:cordic_inst|Z[3][0]                                                                                  ; receiver:receiver_inst|cordic:cordic_inst|Z[4][0]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.736      ;
; 0.489 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.735      ;
; 0.489 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[2][0]                                                                              ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[3][0]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.735      ;
; 0.490 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|counter[8]                                                                            ; receiver:receiver_inst|firX8R8:fir2|fir256:H|counter[8]                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.729      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.735      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.736      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.736      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.736      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.736      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.736      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.736      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.736      ;
; 0.490 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.736      ;
; 0.490 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.736      ;
; 0.490 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.736      ;
; 0.490 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[6][0]                                                                        ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][0]                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.736      ;
; 0.491 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|counter[8]                                                                        ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|counter[8]                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.730      ;
; 0.491 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|counter[8]                                                                        ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|counter[8]                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.730      ;
; 0.491 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|counter[8]                                                                            ; receiver:receiver_inst|firX8R8:fir2|fir256:B|counter[8]                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.730      ;
; 0.491 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|counter[8]                                                                            ; receiver:receiver_inst|firX8R8:fir2|fir256:F|counter[8]                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.730      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.473 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.715      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.737      ;
; 0.626 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.868      ;
; 0.666 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.910      ;
; 0.675 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.017      ; 0.887      ;
; 0.711 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.953      ;
; 0.734 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.978      ;
; 0.738 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.980      ;
; 0.745 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.989      ;
; 0.747 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.991      ;
; 0.749 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.691      ; 1.670      ;
; 0.757 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 1.003      ;
; 0.761 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.005      ;
; 0.765 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.009      ;
; 0.765 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.009      ;
; 0.769 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.013      ;
; 0.808 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.052      ;
; 0.811 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.125      ; 1.131      ;
; 0.813 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.187      ; 1.195      ;
; 0.828 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.103      ; 1.126      ;
; 0.828 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.063     ; 0.960      ;
; 0.851 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.074      ; 1.120      ;
; 0.877 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.121      ;
; 0.897 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.141      ;
; 0.916 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.160      ;
; 0.930 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.174      ;
; 0.934 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.192      ; 1.321      ;
; 0.939 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.125      ; 1.259      ;
; 0.947 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.045      ; 1.187      ;
; 0.971 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.201      ; 1.367      ;
; 0.978 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.051     ; 1.122      ;
; 0.978 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.820      ; 1.993      ;
; 0.980 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.224      ;
; 0.994 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.018     ; 1.171      ;
; 0.994 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.238      ;
; 1.008 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.014     ; 1.189      ;
; 1.032 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.005     ; 1.222      ;
; 1.049 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.168      ; 1.412      ;
; 1.050 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.165     ; 1.080      ;
; 1.054 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.129      ; 1.378      ;
; 1.055 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.005     ; 1.245      ;
; 1.055 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.005     ; 1.245      ;
; 1.064 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.648      ; 1.942      ;
; 1.068 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.676      ; 1.974      ;
; 1.074 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.094      ; 1.363      ;
; 1.078 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.094      ; 1.367      ;
; 1.083 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.645      ; 1.958      ;
; 1.102 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.648      ; 1.980      ;
; 1.107 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.710      ; 2.012      ;
; 1.115 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.359      ;
; 1.116 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.360      ;
; 1.125 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.369      ;
; 1.126 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.370      ;
; 1.136 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.187      ; 1.518      ;
; 1.159 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.133     ; 1.221      ;
; 1.168 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.010     ; 1.353      ;
; 1.241 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.621      ; 2.092      ;
; 1.269 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.005     ; 1.459      ;
; 1.271 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.774      ; 2.275      ;
; 1.282 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.014     ; 1.463      ;
; 1.288 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.564      ; 2.082      ;
; 1.293 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.537      ;
; 1.293 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.537      ;
; 1.298 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.657      ; 2.185      ;
; 1.301 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.005     ; 1.491      ;
; 1.304 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.739      ; 2.273      ;
; 1.313 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.005     ; 1.503      ;
; 1.314 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.093     ; 1.416      ;
; 1.318 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.564      ; 2.112      ;
; 1.326 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.590      ; 2.146      ;
; 1.328 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.455      ; 2.013      ;
; 1.329 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.261     ; 1.263      ;
; 1.331 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.575      ;
; 1.331 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.767      ; 2.293      ;
; 1.334 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.667      ; 2.231      ;
; 1.343 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.671      ; 2.244      ;
; 1.361 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.465     ; 1.091      ;
; 1.362 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.490     ; 1.067      ;
; 1.372 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.671      ; 2.273      ;
; 1.373 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.177      ; 1.745      ;
; 1.380 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.710      ; 2.285      ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                        ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.669 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.978      ; 1.872      ;
; 0.694 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.977      ; 1.896      ;
; 0.762 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.977      ; 1.964      ;
; 0.796 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.977      ; 1.998      ;
; 0.816 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.977      ; 2.018      ;
; 0.941 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.977      ; 2.143      ;
; 1.050 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.981      ; 2.256      ;
; 1.085 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.980      ; 2.290      ;
; 1.087 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.967      ; 2.279      ;
; 1.096 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.980      ; 2.301      ;
; 1.100 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.975      ; 2.300      ;
; 1.119 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.980      ; 2.324      ;
; 1.177 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.970      ; 2.372      ;
; 1.208 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.835      ; 1.872      ;
; 1.211 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.832      ; 1.872      ;
; 1.220 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.980      ; 2.425      ;
; 1.233 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.845      ; 1.907      ;
; 1.233 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.839      ; 1.901      ;
; 1.260 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.837      ; 1.926      ;
; 1.267 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.837      ; 1.933      ;
; 1.270 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.835      ; 1.934      ;
; 1.270 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.835      ; 1.934      ;
; 1.274 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.835      ; 1.938      ;
; 1.275 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.842      ; 1.946      ;
; 1.276 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.842      ; 1.947      ;
; 1.277 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.832      ; 1.938      ;
; 1.280 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.844      ; 1.953      ;
; 1.291 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.844      ; 1.964      ;
; 1.293 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.842      ; 1.964      ;
; 1.296 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.832      ; 1.957      ;
; 1.297 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.839      ; 1.965      ;
; 1.298 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.832      ; 1.959      ;
; 1.298 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.842      ; 1.969      ;
; 1.298 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.842      ; 1.969      ;
; 1.301 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.835      ; 1.965      ;
; 1.306 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.839      ; 1.974      ;
; 1.316 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.835      ; 1.980      ;
; 1.317 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.837      ; 1.983      ;
; 1.318 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.845      ; 1.992      ;
; 1.324 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.844      ; 1.997      ;
; 1.327 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.832      ; 1.988      ;
; 1.337 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.837      ; 2.003      ;
; 1.370 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.842      ; 2.041      ;
; 1.381 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.847      ; 2.057      ;
; 1.387 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.973      ; 2.585      ;
; 1.446 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.835      ; 2.110      ;
; 1.478 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.837      ; 2.144      ;
; 1.495 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.832      ; 2.156      ;
; 1.519 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.839      ; 2.187      ;
; 1.523 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.844      ; 2.196      ;
; 1.523 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.839      ; 2.191      ;
; 1.530 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.845      ; 2.204      ;
; 1.532 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.845      ; 2.206      ;
; 1.534 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.839      ; 2.202      ;
; 1.541 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.846      ; 2.216      ;
; 1.547 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.844      ; 2.220      ;
; 1.548 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.832      ; 2.209      ;
; 1.561 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.846      ; 2.236      ;
; 1.566 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.839      ; 2.234      ;
; 1.570 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.847      ; 2.246      ;
; 1.604 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.839      ; 2.272      ;
; 1.606 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.847      ; 2.282      ;
; 1.606 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.275      ; 1.710      ;
; 1.607 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.846      ; 2.282      ;
; 1.612 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.846      ; 2.287      ;
; 1.618 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.839      ; 2.286      ;
; 1.625 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.847      ; 2.301      ;
; 1.627 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.835      ; 2.291      ;
; 1.631 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.277      ; 1.737      ;
; 1.641 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.839      ; 2.309      ;
; 1.642 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.847      ; 2.318      ;
; 1.645 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.846      ; 2.320      ;
; 1.648 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.839      ; 2.316      ;
; 1.661 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.845      ; 2.335      ;
; 1.781 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.837      ; 2.447      ;
; 1.804 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.344      ; 1.977      ;
; 1.808 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.832      ; 2.469      ;
; 1.809 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.839      ; 2.477      ;
; 1.908 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.342      ; 2.079      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                  ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.959 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.029      ; 1.213      ;
; 1.126 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.029      ; 1.380      ;
; 1.127 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.029      ; 1.381      ;
; 1.134 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.029      ; 1.388      ;
; 1.136 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.038      ; 1.399      ;
; 1.160 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.038      ; 1.423      ;
; 1.166 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.035      ; 1.426      ;
; 1.173 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.029      ; 1.427      ;
; 1.188 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.038      ; 1.451      ;
; 1.189 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.029      ; 1.443      ;
; 1.190 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.034      ; 1.449      ;
; 1.247 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.035      ; 1.507      ;
; 1.306 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.035      ; 1.566      ;
; 1.352 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.035      ; 1.612      ;
; 1.359 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.035      ; 1.619      ;
; 1.368 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.026      ; 1.619      ;
; 1.393 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.026      ; 1.644      ;
; 1.403 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.029      ; 1.657      ;
; 1.414 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.035      ; 1.674      ;
; 1.437 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.034      ; 1.696      ;
; 1.448 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.210      ; 1.487      ;
; 1.460 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.219      ; 1.508      ;
; 1.466 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.219      ; 1.514      ;
; 1.475 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.219      ; 1.523      ;
; 1.484 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.211      ; 1.524      ;
; 1.485 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.034      ; 1.744      ;
; 1.493 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.026      ; 1.744      ;
; 1.507 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.026      ; 1.758      ;
; 1.510 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.219      ; 1.558      ;
; 1.512 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.034      ; 1.771      ;
; 1.518 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.219      ; 1.566      ;
; 1.525 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.210      ; 1.564      ;
; 1.526 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.211      ; 1.566      ;
; 1.527 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.219      ; 1.575      ;
; 1.529 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.218      ; 1.576      ;
; 1.533 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.218      ; 1.580      ;
; 1.538 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.026      ; 1.789      ;
; 1.539 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.220      ; 1.588      ;
; 1.544 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.026      ; 1.795      ;
; 1.545 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.213      ; 1.587      ;
; 1.552 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.097     ; 1.284      ;
; 1.560 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.220      ; 1.609      ;
; 1.563 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.218      ; 1.610      ;
; 1.564 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.034      ; 1.823      ;
; 1.567 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.213      ; 1.609      ;
; 1.574 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.217      ; 1.620      ;
; 1.575 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.213      ; 1.617      ;
; 1.576 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.218      ; 1.623      ;
; 1.579 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.026      ; 1.830      ;
; 1.582 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.218      ; 1.629      ;
; 1.587 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.034      ; 1.846      ;
; 1.588 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.213      ; 1.630      ;
; 1.592 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.215      ; 1.636      ;
; 1.594 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.207      ; 1.630      ;
; 1.595 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.034      ; 1.854      ;
; 1.595 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.220      ; 1.644      ;
; 1.599 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.097     ; 1.331      ;
; 1.599 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.209      ; 1.637      ;
; 1.602 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.097     ; 1.334      ;
; 1.602 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.105     ; 1.326      ;
; 1.604 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.094     ; 1.339      ;
; 1.605 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.094     ; 1.340      ;
; 1.607 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.213      ; 1.649      ;
; 1.608 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.097     ; 1.340      ;
; 1.608 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.217      ; 1.654      ;
; 1.611 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.105     ; 1.335      ;
; 1.612 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.213      ; 1.654      ;
; 1.613 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.217      ; 1.659      ;
; 1.614 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.218      ; 1.661      ;
; 1.614 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.218      ; 1.661      ;
; 1.615 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.217      ; 1.661      ;
; 1.626 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.215      ; 1.670      ;
; 1.627 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.217      ; 1.673      ;
; 1.628 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.218      ; 1.675      ;
; 1.629 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.209      ; 1.667      ;
; 1.633 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.030      ; 1.888      ;
; 1.642 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.205      ; 1.676      ;
; 1.642 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.105     ; 1.366      ;
; 1.643 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.215      ; 1.687      ;
; 1.644 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.207      ; 1.680      ;
; 1.648 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.094     ; 1.383      ;
; 1.648 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.105     ; 1.372      ;
; 1.652 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.215      ; 1.696      ;
; 1.680 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.211      ; 1.720      ;
; 1.683 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.207      ; 1.719      ;
; 1.691 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.211      ; 1.731      ;
; 1.697 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.211      ; 1.737      ;
; 1.702 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.503      ; 2.430      ;
; 1.713 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.211      ; 1.753      ;
; 1.716 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.219      ; 1.764      ;
; 1.716 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.211      ; 1.756      ;
; 1.725 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.218      ; 1.772      ;
; 1.730 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.210      ; 1.769      ;
; 1.744 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.219      ; 1.792      ;
; 1.757 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.026      ; 2.008      ;
; 1.776 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.209      ; 1.814      ;
; 1.777 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.210      ; 1.816      ;
; 1.779 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.205      ; 1.813      ;
; 1.786 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.205      ; 1.820      ;
; 1.789 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.209      ; 1.827      ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'virt_ad9866_rxclk'                                                                                                   ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 14.408 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.006     ; 3.141      ;
; 14.409 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.006     ; 3.142      ;
; 14.430 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.016     ; 3.153      ;
; 14.567 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.012     ; 3.294      ;
; 14.809 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -3.919     ; 3.629      ;
; 14.825 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -3.876     ; 3.688      ;
; 14.826 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -3.986     ; 3.579      ;
; 15.081 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -3.986     ; 3.834      ;
; 15.086 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -3.942     ; 3.883      ;
; 15.447 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -3.885     ; 4.301      ;
; 16.086 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.022     ; 4.803      ;
; 18.061 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.006     ; 6.794      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'                                                                                              ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                        ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------------------------------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate        ; ad9866_clk ; Rise       ; ad9866_rxclk                                                  ;
; -2.123 ; 13.563       ; 15.686         ; Port Rate        ; ad9866_clk ; Rise       ; ad9866_txclk                                                  ;
; 6.081  ; 6.297        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[2]        ;
; 6.081  ; 6.297        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Imult[13]        ;
; 6.081  ; 6.297        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Rmult[11]        ;
; 6.081  ; 6.297        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Rmult[16]        ;
; 6.081  ; 6.297        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Rmult[20]        ;
; 6.081  ; 6.297        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Rmult[21]        ;
; 6.081  ; 6.297        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Rmult[22]        ;
; 6.081  ; 6.297        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Rmult[24]        ;
; 6.081  ; 6.297        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Rmult[25]        ;
; 6.081  ; 6.297        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Rmult[27]        ;
; 6.081  ; 6.297        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Rmult[28]        ;
; 6.081  ; 6.297        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Rmult[30]        ;
; 6.081  ; 6.297        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Rmult[32]        ;
; 6.081  ; 6.297        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Rmult[33]        ;
; 6.081  ; 6.297        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Rmult[35]        ;
; 6.124  ; 6.340        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|Imult[26]     ;
; 6.124  ; 6.340        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|Imult[28]     ;
; 6.124  ; 6.340        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|Raccum[1]     ;
; 6.124  ; 6.340        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|Rmult[14]     ;
; 6.124  ; 6.340        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|Rmult[17]     ;
; 6.126  ; 6.342        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]      ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[0]  ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[10] ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[11] ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[12] ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[13] ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[14] ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[15] ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[16] ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[17] ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[1]  ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[2]  ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[3]  ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[4]  ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[5]  ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[6]  ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[7]  ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[8]  ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[9]  ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[18]    ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[19]    ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[20]    ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[21]    ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[22]    ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[23]    ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[24]    ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[25]    ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[26]    ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[27]    ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[28]    ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[29]    ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[30]    ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[31]    ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[32]    ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[33]    ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[34]    ;
; 6.129  ; 6.511        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[35]    ;
; 6.131  ; 6.347        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|Imult[31]     ;
; 6.131  ; 6.347        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|FirInterp8_1024:fi|Raccum[3]     ;
; 6.135  ; 6.351        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[0]        ;
; 6.135  ; 6.351        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[10]       ;
; 6.135  ; 6.351        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[1]        ;
; 6.135  ; 6.351        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[3]        ;
; 6.135  ; 6.351        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[4]        ;
; 6.135  ; 6.351        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[5]        ;
; 6.135  ; 6.351        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[6]        ;
; 6.135  ; 6.351        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[7]        ;
; 6.135  ; 6.351        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[8]        ;
; 6.135  ; 6.351        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[9]        ;
; 6.135  ; 6.351        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Imult[15]        ;
; 6.135  ; 6.351        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Imult[18]        ;
; 6.135  ; 6.351        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Imult[27]        ;
; 6.135  ; 6.351        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Imult[33]        ;
; 6.135  ; 6.351        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Raccum[9]        ;
; 6.135  ; 6.351        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Rmult[14]        ;
; 6.136  ; 6.352        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[0]         ;
; 6.136  ; 6.352        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[1]         ;
; 6.136  ; 6.352        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[2]         ;
; 6.136  ; 6.352        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[3]         ;
; 6.136  ; 6.352        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[4]         ;
; 6.136  ; 6.352        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[5]         ;
; 6.136  ; 6.352        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[6]         ;
; 6.136  ; 6.352        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[7]         ;
; 6.154  ; 6.536        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[0]  ;
; 6.154  ; 6.536        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[10] ;
; 6.154  ; 6.536        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[11] ;
; 6.154  ; 6.536        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[12] ;
; 6.154  ; 6.536        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[13] ;
; 6.154  ; 6.536        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[14] ;
; 6.154  ; 6.536        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[15] ;
; 6.154  ; 6.536        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[16] ;
; 6.154  ; 6.536        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[17] ;
; 6.154  ; 6.536        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[1]  ;
; 6.154  ; 6.536        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[2]  ;
; 6.154  ; 6.536        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[3]  ;
; 6.154  ; 6.536        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[4]  ;
; 6.154  ; 6.536        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[5]  ;
; 6.154  ; 6.536        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[6]  ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_rxclk'                                      ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate ; ad9866_rxclk ; Rise       ; ad9866_rxclk ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_txclk'                                      ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate ; ad9866_txclk ; Rise       ; ad9866_txclk ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_sck'                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+
; 31.540 ; 31.756       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[6]  ;
; 31.595 ; 31.811       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[10] ;
; 31.627 ; 31.843       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[4]  ;
; 31.641 ; 31.857       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[2]   ;
; 31.648 ; 31.864       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[19] ;
; 31.648 ; 31.864       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[1]  ;
; 31.648 ; 31.864       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[23] ;
; 31.648 ; 31.864       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[27] ;
; 31.648 ; 31.864       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[32] ;
; 31.648 ; 31.864       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[33] ;
; 31.648 ; 31.864       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[34] ;
; 31.648 ; 31.864       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[35] ;
; 31.648 ; 31.864       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[39] ;
; 31.664 ; 31.880       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|done     ;
; 31.697 ; 31.913       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[1]    ;
; 31.697 ; 31.913       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[2]    ;
; 31.697 ; 31.913       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[3]    ;
; 31.697 ; 31.913       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[4]    ;
; 31.697 ; 31.913       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[5]    ;
; 31.697 ; 31.913       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[6]    ;
; 31.697 ; 31.913       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[20] ;
; 31.697 ; 31.913       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[21] ;
; 31.697 ; 31.913       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[28] ;
; 31.697 ; 31.913       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[36] ;
; 31.697 ; 31.913       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[37] ;
; 31.697 ; 31.913       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[38] ;
; 31.697 ; 31.913       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[40] ;
; 31.697 ; 31.913       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[8]  ;
; 31.699 ; 31.883       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[33]  ;
; 31.699 ; 31.883       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[34]  ;
; 31.699 ; 31.883       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[35]  ;
; 31.701 ; 31.917       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[35]  ;
; 31.701 ; 31.917       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[4]   ;
; 31.701 ; 31.917       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[7]   ;
; 31.702 ; 31.918       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[2]  ;
; 31.702 ; 31.918       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[36] ;
; 31.702 ; 31.918       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[40] ;
; 31.702 ; 31.918       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[5]  ;
; 31.702 ; 31.918       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[7]  ;
; 31.702 ; 31.918       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[8]  ;
; 31.702 ; 31.918       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[9]  ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[11] ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[13] ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[1]  ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[22] ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[24] ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[26] ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[29] ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[30] ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[31] ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[32] ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[33] ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[34] ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[35] ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[38] ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[3]  ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[4]  ;
; 31.705 ; 31.921       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[0]   ;
; 31.705 ; 31.921       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[1]   ;
; 31.705 ; 31.921       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[36]  ;
; 31.705 ; 31.921       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[37]  ;
; 31.705 ; 31.921       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[38]  ;
; 31.705 ; 31.921       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[39]  ;
; 31.705 ; 31.921       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[40]  ;
; 31.705 ; 31.921       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[5]   ;
; 31.705 ; 31.921       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[8]   ;
; 31.706 ; 31.890       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[32]  ;
; 31.706 ; 31.890       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[36]  ;
; 31.706 ; 31.890       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[37]  ;
; 31.706 ; 31.890       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[38]  ;
; 31.706 ; 31.890       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[39]  ;
; 31.706 ; 31.890       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[40]  ;
; 31.706 ; 31.890       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[41]  ;
; 31.706 ; 31.890       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[42]  ;
; 31.706 ; 31.890       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[43]  ;
; 31.706 ; 31.890       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[44]  ;
; 31.706 ; 31.890       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[45]  ;
; 31.706 ; 31.890       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[46]  ;
; 31.706 ; 31.890       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[47]  ;
; 31.707 ; 31.923       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[0]  ;
; 31.707 ; 31.923       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[10] ;
; 31.707 ; 31.923       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[11] ;
; 31.707 ; 31.923       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[12] ;
; 31.707 ; 31.923       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[13] ;
; 31.707 ; 31.923       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[15] ;
; 31.707 ; 31.923       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[16] ;
; 31.707 ; 31.923       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[17] ;
; 31.707 ; 31.923       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[18] ;
; 31.707 ; 31.923       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[5]  ;
; 31.707 ; 31.923       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[6]  ;
; 31.707 ; 31.923       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[7]  ;
; 31.707 ; 31.923       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[9]  ;
; 31.712 ; 31.928       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[0]  ;
; 31.712 ; 31.928       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[12] ;
; 31.712 ; 31.928       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[14] ;
; 31.712 ; 31.928       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[15] ;
; 31.712 ; 31.928       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[16] ;
; 31.712 ; 31.928       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[17] ;
; 31.712 ; 31.928       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[18] ;
; 31.712 ; 31.928       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[19] ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'                                                                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------+
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[4]                                 ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[5]                                 ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[6]                                 ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[0]                                 ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[1]                                 ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[2]                                 ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[3]                                 ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]                     ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10]                    ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11]                    ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]                     ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]                     ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]                     ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]                     ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]                     ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]                     ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]                     ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]                     ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]                     ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[0]                                                            ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[10]                                                           ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[11]                                                           ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[12]                                                           ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[13]                                                           ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[14]                                                           ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[15]                                                           ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[16]                                                           ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[17]                                                           ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[18]                                                           ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[19]                                                           ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[1]                                                            ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[20]                                                           ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[21]                                                           ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[22]                                                           ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[23]                                                           ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[2]                                                            ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[3]                                                            ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[4]                                                            ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[5]                                                            ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[6]                                                            ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[7]                                                            ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[8]                                                            ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[9]                                                            ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset                                ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12]                    ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13]                    ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14]                    ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15]                    ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16]                    ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17]                    ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18]                    ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19]                    ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20]                    ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21]                    ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22]                    ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23]                    ;
; 49.757 ; 49.941       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[0]                                       ;
; 49.757 ; 49.941       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[10]                                      ;
; 49.757 ; 49.941       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[11]                                      ;
; 49.757 ; 49.941       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[12]                                      ;
; 49.757 ; 49.941       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[13]                                      ;
; 49.757 ; 49.941       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[14]                                      ;
; 49.757 ; 49.941       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[15]                                      ;
; 49.757 ; 49.941       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[1]                                       ;
; 49.757 ; 49.941       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[2]                                       ;
; 49.757 ; 49.941       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[3]                                       ;
; 49.757 ; 49.941       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[4]                                       ;
; 49.757 ; 49.941       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[5]                                       ;
; 49.757 ; 49.941       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[6]                                       ;
; 49.757 ; 49.941       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[7]                                       ;
; 49.757 ; 49.941       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[8]                                       ;
; 49.757 ; 49.941       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[9]                                       ;
; 49.757 ; 49.941       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[4]                                                          ;
; 49.758 ; 49.942       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[0]                                         ;
; 49.758 ; 49.942       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[1]                                         ;
; 49.758 ; 49.942       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[2]                                         ;
; 49.758 ; 49.942       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[3]                                         ;
; 49.758 ; 49.942       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[4]                                         ;
; 49.758 ; 49.942       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[5]                                         ;
; 49.758 ; 49.942       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[0]                                   ;
; 49.758 ; 49.942       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[1]                                   ;
; 49.758 ; 49.942       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[2]                                   ;
; 49.758 ; 49.942       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[3]                                   ;
; 49.758 ; 49.942       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_state.1                                       ;
; 49.758 ; 49.942       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sclk                                               ;
; 49.758 ; 49.942       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sen_n                                              ;
; 49.758 ; 49.942       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[0]                                                          ;
; 49.758 ; 49.942       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[1]                                                          ;
; 49.758 ; 49.942       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[2]                                                          ;
; 49.758 ; 49.942       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[3]                                                          ;
; 49.758 ; 49.942       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[5]                                                          ;
; 49.830 ; 49.830       ; 0.000          ; Low Pulse Width  ; clk_10mhz ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 49.830 ; 49.830       ; 0.000          ; Low Pulse Width  ; clk_10mhz ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 49.830 ; 49.830       ; 0.000          ; Low Pulse Width  ; clk_10mhz ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 49.838 ; 50.054       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[0]                                       ;
; 49.838 ; 50.054       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[10]                                      ;
; 49.838 ; 50.054       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[11]                                      ;
; 49.838 ; 50.054       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[12]                                      ;
; 49.838 ; 50.054       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[13]                                      ;
; 49.838 ; 50.054       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[14]                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'                                                           ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+
; Slack    ; Actual Width ; Required Width ; Type            ; Clock                             ; Clock Edge ; Target                    ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+
; 1249.524 ; 1249.906     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[0]                ;
; 1249.524 ; 1249.906     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[10]               ;
; 1249.524 ; 1249.906     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[11]               ;
; 1249.524 ; 1249.906     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[12]               ;
; 1249.524 ; 1249.906     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[13]               ;
; 1249.524 ; 1249.906     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[14]               ;
; 1249.524 ; 1249.906     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[15]               ;
; 1249.524 ; 1249.906     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[16]               ;
; 1249.524 ; 1249.906     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[17]               ;
; 1249.524 ; 1249.906     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[1]                ;
; 1249.524 ; 1249.906     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[2]                ;
; 1249.524 ; 1249.906     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[3]                ;
; 1249.524 ; 1249.906     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[4]                ;
; 1249.524 ; 1249.906     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[5]                ;
; 1249.524 ; 1249.906     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[6]                ;
; 1249.524 ; 1249.906     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[7]                ;
; 1249.524 ; 1249.906     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[8]                ;
; 1249.524 ; 1249.906     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[9]                ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]               ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]               ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]               ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]               ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]               ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]               ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]               ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]               ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]               ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]               ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[0]~_Duplicate_1   ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[10]~_Duplicate_1  ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[11]~_Duplicate_1  ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[12]~_Duplicate_1  ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[13]~_Duplicate_1  ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[14]~_Duplicate_1  ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[15]~_Duplicate_1  ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[16]~_Duplicate_1  ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[17]~_Duplicate_1  ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[18]               ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[18]~_Duplicate_1  ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[19]               ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[19]~_Duplicate_1  ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[1]~_Duplicate_1   ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[20]               ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[20]~_Duplicate_1  ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[21]               ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[21]~_Duplicate_1  ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[22]               ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[22]~_Duplicate_1  ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[23]               ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[23]~_Duplicate_1  ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[24]               ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[24]~_Duplicate_1  ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[25]               ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[25]~_Duplicate_1  ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[26]               ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[26]~_Duplicate_1  ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[27]               ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[27]~_Duplicate_1  ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[28]               ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[28]~_Duplicate_1  ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[29]               ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[29]~_Duplicate_1  ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[2]~_Duplicate_1   ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[30]               ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[30]~_Duplicate_1  ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[31]               ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[31]~_Duplicate_1  ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[3]~_Duplicate_1   ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[4]~_Duplicate_1   ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[5]~_Duplicate_1   ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[6]~_Duplicate_1   ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[7]~_Duplicate_1   ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[8]~_Duplicate_1   ;
; 1249.578 ; 1249.960     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[9]~_Duplicate_1   ;
; 1249.579 ; 1249.961     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]~_Duplicate_1 ;
; 1249.579 ; 1249.961     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]~_Duplicate_1 ;
; 1249.579 ; 1249.961     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]~_Duplicate_1 ;
; 1249.579 ; 1249.961     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]~_Duplicate_1 ;
; 1249.579 ; 1249.961     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]~_Duplicate_1 ;
; 1249.579 ; 1249.961     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]~_Duplicate_1 ;
; 1249.579 ; 1249.961     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]~_Duplicate_1 ;
; 1249.579 ; 1249.961     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]~_Duplicate_1 ;
; 1249.579 ; 1249.961     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]~_Duplicate_1 ;
; 1249.579 ; 1249.961     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]~_Duplicate_1 ;
; 1249.579 ; 1249.961     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]~_Duplicate_1 ;
; 1249.579 ; 1249.961     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]~_Duplicate_1 ;
; 1249.579 ; 1249.961     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]~_Duplicate_1 ;
; 1249.579 ; 1249.961     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]~_Duplicate_1 ;
; 1249.580 ; 1249.962     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]~_Duplicate_1  ;
; 1249.580 ; 1249.962     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]~_Duplicate_1 ;
; 1249.580 ; 1249.962     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]~_Duplicate_1 ;
; 1249.580 ; 1249.962     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]~_Duplicate_1 ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce0'                                                                                                                                                                 ;
+----------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                          ;
+----------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 1249.531 ; 1249.715     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                                ;
; 1249.557 ; 1249.741     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ;
; 1249.607 ; 1249.791     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ;
; 1249.607 ; 1249.791     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                                ;
; 1249.612 ; 1249.796     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2]               ;
; 1249.612 ; 1249.796     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                                ;
; 1249.612 ; 1249.796     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ;
; 1249.612 ; 1249.796     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                                ;
; 1249.613 ; 1249.797     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ;
; 1249.613 ; 1249.797     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ;
; 1249.613 ; 1249.797     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ;
; 1249.613 ; 1249.797     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ;
; 1249.613 ; 1249.797     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ;
; 1249.632 ; 1249.816     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ;
; 1249.632 ; 1249.816     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ;
; 1249.643 ; 1249.827     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ;
; 1249.643 ; 1249.827     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ;
; 1249.643 ; 1249.827     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ;
; 1249.643 ; 1249.827     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ;
; 1249.643 ; 1249.827     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ;
; 1249.643 ; 1249.827     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ;
; 1249.643 ; 1249.827     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ;
; 1249.643 ; 1249.827     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ;
; 1249.643 ; 1249.827     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ;
; 1249.653 ; 1249.837     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ;
; 1249.653 ; 1249.837     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2                    ;
; 1249.653 ; 1249.837     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                    ;
; 1249.653 ; 1249.837     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                    ;
; 1249.653 ; 1249.837     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                    ;
; 1249.653 ; 1249.837     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                    ;
; 1249.653 ; 1249.837     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ;
; 1249.655 ; 1249.839     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                    ;
; 1249.655 ; 1249.839     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ;
; 1249.655 ; 1249.839     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]               ;
; 1249.655 ; 1249.839     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1]               ;
; 1249.655 ; 1249.839     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                                ;
; 1249.655 ; 1249.839     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                                ;
; 1249.655 ; 1249.839     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                                ;
; 1249.655 ; 1249.839     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                                ;
; 1249.655 ; 1249.839     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                                ;
; 1249.658 ; 1249.842     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ;
; 1249.667 ; 1249.897     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ;
; 1249.668 ; 1249.898     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_address_reg0 ;
; 1249.668 ; 1249.898     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_we_reg       ;
; 1249.670 ; 1249.900     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; 1249.671 ; 1249.901     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; 1249.671 ; 1249.901     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_we_reg        ;
; 1249.676 ; 1249.860     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                       ;
; 1249.686 ; 1249.870     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; 1249.686 ; 1249.870     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; 1249.690 ; 1249.874     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; 1249.692 ; 1249.876     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ;
; 1249.693 ; 1249.877     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                       ;
; 1249.696 ; 1249.926     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ;
; 1249.697 ; 1249.927     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ;
; 1249.697 ; 1249.927     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_we_reg       ;
; 1249.697 ; 1249.927     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; 1249.697 ; 1249.881     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ;
; 1249.698 ; 1249.928     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; 1249.698 ; 1249.928     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_we_reg        ;
; 1249.705 ; 1249.889     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; 1249.711 ; 1249.895     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ;
; 1249.711 ; 1249.941     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; 1249.712 ; 1249.942     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; 1249.712 ; 1249.942     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_we_reg       ;
; 1249.723 ; 1249.953     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ;
; 1249.723 ; 1249.953     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ;
; 1249.723 ; 1249.953     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ;
; 1249.723 ; 1249.953     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ;
; 1249.723 ; 1249.953     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ;
; 1249.723 ; 1249.953     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ;
; 1249.723 ; 1249.953     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ;
; 1249.723 ; 1249.953     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ;
; 1249.723 ; 1249.953     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ;
; 1249.723 ; 1249.953     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ;
; 1249.723 ; 1249.953     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ;
; 1249.723 ; 1249.953     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ;
; 1249.723 ; 1249.953     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ;
; 1249.723 ; 1249.953     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ;
; 1249.723 ; 1249.953     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ;
; 1249.723 ; 1249.953     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ;
; 1249.723 ; 1249.953     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ;
; 1249.723 ; 1249.953     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ;
; 1249.725 ; 1249.955     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ;
; 1249.727 ; 1249.957     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ;
; 1249.728 ; 1249.958     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_address_reg0 ;
; 1249.728 ; 1249.958     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_we_reg       ;
; 1249.729 ; 1249.959     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ;
; 1249.729 ; 1249.959     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ;
; 1249.729 ; 1249.959     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ;
; 1249.729 ; 1249.959     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ;
; 1249.729 ; 1249.959     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ;
; 1249.729 ; 1249.959     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ;
; 1249.729 ; 1249.959     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ;
; 1249.729 ; 1249.959     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ;
; 1249.729 ; 1249.959     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ;
; 1249.729 ; 1249.959     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ;
; 1249.729 ; 1249.959     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ;
; 1249.729 ; 1249.959     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ;
; 1249.729 ; 1249.959     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ;
+----------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'                                                            ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                    ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; 1249.537 ; 1249.919     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]               ;
; 1249.537 ; 1249.919     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]              ;
; 1249.537 ; 1249.919     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]              ;
; 1249.537 ; 1249.919     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]              ;
; 1249.537 ; 1249.919     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]              ;
; 1249.537 ; 1249.919     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]              ;
; 1249.537 ; 1249.919     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]              ;
; 1249.537 ; 1249.919     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]              ;
; 1249.537 ; 1249.919     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]              ;
; 1249.537 ; 1249.919     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]              ;
; 1249.537 ; 1249.919     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]              ;
; 1249.537 ; 1249.919     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]               ;
; 1249.537 ; 1249.919     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]              ;
; 1249.537 ; 1249.919     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]              ;
; 1249.537 ; 1249.919     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]              ;
; 1249.537 ; 1249.919     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]              ;
; 1249.537 ; 1249.919     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]              ;
; 1249.537 ; 1249.919     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]              ;
; 1249.537 ; 1249.919     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]              ;
; 1249.537 ; 1249.919     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]              ;
; 1249.537 ; 1249.919     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]              ;
; 1249.537 ; 1249.919     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]              ;
; 1249.537 ; 1249.919     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]               ;
; 1249.537 ; 1249.919     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]              ;
; 1249.537 ; 1249.919     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]              ;
; 1249.537 ; 1249.919     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]               ;
; 1249.537 ; 1249.919     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]               ;
; 1249.537 ; 1249.919     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]               ;
; 1249.537 ; 1249.919     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]               ;
; 1249.537 ; 1249.919     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]               ;
; 1249.537 ; 1249.919     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]               ;
; 1249.537 ; 1249.919     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]               ;
; 1249.538 ; 1249.920     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]~_Duplicate_1 ;
; 1249.538 ; 1249.920     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]~_Duplicate_1 ;
; 1249.538 ; 1249.920     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]~_Duplicate_1 ;
; 1249.538 ; 1249.920     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]~_Duplicate_1 ;
; 1249.538 ; 1249.920     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]~_Duplicate_1 ;
; 1249.538 ; 1249.920     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]~_Duplicate_1 ;
; 1249.538 ; 1249.920     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]~_Duplicate_1 ;
; 1249.538 ; 1249.920     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]~_Duplicate_1 ;
; 1249.538 ; 1249.920     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]~_Duplicate_1 ;
; 1249.538 ; 1249.920     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]~_Duplicate_1 ;
; 1249.538 ; 1249.920     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]~_Duplicate_1 ;
; 1249.538 ; 1249.920     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]~_Duplicate_1 ;
; 1249.538 ; 1249.920     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]~_Duplicate_1 ;
; 1249.538 ; 1249.920     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]~_Duplicate_1 ;
; 1249.539 ; 1249.921     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1  ;
; 1249.539 ; 1249.921     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1 ;
; 1249.539 ; 1249.921     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1 ;
; 1249.539 ; 1249.921     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_1 ;
; 1249.539 ; 1249.921     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_1 ;
; 1249.539 ; 1249.921     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_1 ;
; 1249.539 ; 1249.921     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_1 ;
; 1249.539 ; 1249.921     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_1 ;
; 1249.539 ; 1249.921     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_1 ;
; 1249.539 ; 1249.921     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]~_Duplicate_1  ;
; 1249.539 ; 1249.921     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]~_Duplicate_1  ;
; 1249.539 ; 1249.921     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]~_Duplicate_1  ;
; 1249.539 ; 1249.921     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]~_Duplicate_1  ;
; 1249.539 ; 1249.921     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]~_Duplicate_1  ;
; 1249.539 ; 1249.921     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]~_Duplicate_1  ;
; 1249.539 ; 1249.921     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]~_Duplicate_1  ;
; 1249.539 ; 1249.921     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]~_Duplicate_1  ;
; 1249.539 ; 1249.921     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]~_Duplicate_1  ;
; 1249.583 ; 1249.799     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[0]                ;
; 1249.583 ; 1249.799     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[1]                ;
; 1249.583 ; 1249.799     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[2]                ;
; 1249.583 ; 1249.799     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[3]                ;
; 1249.583 ; 1249.799     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[4]                ;
; 1249.583 ; 1249.799     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[5]                ;
; 1249.584 ; 1249.800     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[0]                    ;
; 1249.584 ; 1249.800     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[1]                    ;
; 1249.584 ; 1249.800     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[2]                    ;
; 1249.584 ; 1249.800     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[3]                    ;
; 1249.584 ; 1249.800     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[4]                    ;
; 1249.584 ; 1249.800     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; dither                    ;
; 1249.584 ; 1249.800     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; randomize                 ;
; 1249.585 ; 1249.801     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_speed[0]              ;
; 1249.585 ; 1249.801     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_speed[1]              ;
; 1249.681 ; 1250.063     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1  ;
; 1249.681 ; 1250.063     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1 ;
; 1249.681 ; 1250.063     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1 ;
; 1249.681 ; 1250.063     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_1 ;
; 1249.681 ; 1250.063     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_1 ;
; 1249.681 ; 1250.063     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_1 ;
; 1249.681 ; 1250.063     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_1 ;
; 1249.681 ; 1250.063     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_1 ;
; 1249.681 ; 1250.063     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_1 ;
; 1249.681 ; 1250.063     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]~_Duplicate_1  ;
; 1249.681 ; 1250.063     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]~_Duplicate_1  ;
; 1249.681 ; 1250.063     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]~_Duplicate_1  ;
; 1249.681 ; 1250.063     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]~_Duplicate_1  ;
; 1249.681 ; 1250.063     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]~_Duplicate_1  ;
; 1249.681 ; 1250.063     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]~_Duplicate_1  ;
; 1249.681 ; 1250.063     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]~_Duplicate_1  ;
; 1249.681 ; 1250.063     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]~_Duplicate_1  ;
; 1249.681 ; 1250.063     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]~_Duplicate_1  ;
; 1249.683 ; 1250.065     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]               ;
; 1249.683 ; 1250.065     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]              ;
; 1249.683 ; 1250.065     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]              ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce1'                                                                                                                                                                    ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                            ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 1249.629 ; 1249.859     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 1249.629 ; 1249.859     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; 1249.629 ; 1249.859     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; 1249.688 ; 1249.904     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; 1249.689 ; 1249.905     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; 1249.689 ; 1249.905     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; 1249.689 ; 1249.905     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; 1249.689 ; 1249.905     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; 1249.864 ; 1249.864     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block7a0|clk1                                                          ;
; 1249.864 ; 1249.864     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block7a12|clk1                                                         ;
; 1249.864 ; 1249.864     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block7a30|clk1                                                         ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a0|clk                                                            ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a1|clk                                                            ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a2|clk                                                            ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a3|clk                                                            ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a4|clk                                                            ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a5|clk                                                            ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a6|clk                                                            ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a7|clk                                                            ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a8|clk                                                            ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a9|clk                                                            ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity2|clk                                                               ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0]|clk                                                       ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]|clk                                                       ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[2]|clk                                                       ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[0]|clk                                                                      ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[1]|clk                                                                      ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[2]|clk                                                                      ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[4]|clk                                                                      ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[6]|clk                                                                      ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[8]|clk                                                                      ;
; 1249.865 ; 1249.865     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[9]|clk                                                                      ;
; 1249.866 ; 1249.866     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[3]|clk                                                                      ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                                                                                         ;
+----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 2603.867 ; 2604.083     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|char_PTT                                                                                                                    ;
; 2603.867 ; 2604.083     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|enable_hang                                                                                                                 ;
; 2603.867 ; 2604.083     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0000                                                                                                             ;
; 2603.867 ; 2604.083     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0010                                                                                                             ;
; 2603.867 ; 2604.083     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0100                                                                                                             ;
; 2603.867 ; 2604.083     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[1]                                                                                                            ;
; 2603.867 ; 2604.083     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[5]                                                                                                            ;
; 2603.867 ; 2604.083     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[7]                                                                                                            ;
; 2603.867 ; 2604.083     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[9]                                                                                                            ;
; 2603.868 ; 2604.084     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[0]                                                                                                            ;
; 2603.868 ; 2604.084     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[2]                                                                                                            ;
; 2603.868 ; 2604.084     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[3]                                                                                                            ;
; 2603.868 ; 2604.084     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[4]                                                                                                            ;
; 2603.868 ; 2604.084     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[6]                                                                                                            ;
; 2603.868 ; 2604.084     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[8]                                                                                                            ;
; 2603.905 ; 2604.089     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[10]                                                                                                              ;
; 2603.905 ; 2604.089     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[11]                                                                                                              ;
; 2603.905 ; 2604.089     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[12]                                                                                                              ;
; 2603.905 ; 2604.089     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[13]                                                                                                              ;
; 2603.905 ; 2604.089     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[14]                                                                                                              ;
; 2603.905 ; 2604.089     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[15]                                                                                                              ;
; 2603.905 ; 2604.089     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[16]                                                                                                              ;
; 2603.905 ; 2604.089     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[17]                                                                                                              ;
; 2603.905 ; 2604.089     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[9]                                                                                                               ;
; 2603.911 ; 2604.141     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2603.914 ; 2604.098     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_PTT                                                                                                                    ;
; 2603.914 ; 2604.098     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_state                                                                                                                  ;
; 2603.914 ; 2604.098     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[0]                                                                                                               ;
; 2603.914 ; 2604.098     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[1]                                                                                                               ;
; 2603.914 ; 2604.098     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[2]                                                                                                               ;
; 2603.914 ; 2604.098     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[3]                                                                                                               ;
; 2603.914 ; 2604.098     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[4]                                                                                                               ;
; 2603.914 ; 2604.098     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[5]                                                                                                               ;
; 2603.914 ; 2604.098     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[6]                                                                                                               ;
; 2603.914 ; 2604.098     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[7]                                                                                                               ;
; 2603.914 ; 2604.098     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[8]                                                                                                               ;
; 2603.916 ; 2604.146     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ;
; 2603.918 ; 2604.148     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[0]                          ;
; 2603.918 ; 2604.148     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[1]                          ;
; 2603.918 ; 2604.148     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[2]                          ;
; 2603.918 ; 2604.148     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[3]                          ;
; 2603.918 ; 2604.148     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[4]                          ;
; 2603.918 ; 2604.148     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[5]                          ;
; 2603.918 ; 2604.148     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[6]                          ;
; 2603.923 ; 2604.153     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[10]                         ;
; 2603.923 ; 2604.153     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[11]                         ;
; 2603.923 ; 2604.153     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[12]                         ;
; 2603.923 ; 2604.153     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[13]                         ;
; 2603.923 ; 2604.153     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[14]                         ;
; 2603.923 ; 2604.153     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[15]                         ;
; 2603.923 ; 2604.153     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[7]                          ;
; 2603.923 ; 2604.153     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[8]                          ;
; 2603.923 ; 2604.153     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[9]                          ;
; 2603.945 ; 2604.175     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[10]                         ;
; 2603.945 ; 2604.175     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[11]                         ;
; 2603.945 ; 2604.175     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[12]                         ;
; 2603.945 ; 2604.175     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[13]                         ;
; 2603.945 ; 2604.175     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[14]                         ;
; 2603.945 ; 2604.175     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[15]                         ;
; 2603.945 ; 2604.175     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[7]                          ;
; 2603.945 ; 2604.175     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[8]                          ;
; 2603.945 ; 2604.175     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[9]                          ;
; 2603.948 ; 2604.178     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ;
; 2603.949 ; 2604.179     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[0]                          ;
; 2603.949 ; 2604.179     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[1]                          ;
; 2603.949 ; 2604.179     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[2]                          ;
; 2603.949 ; 2604.179     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[3]                          ;
; 2603.949 ; 2604.179     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[4]                          ;
; 2603.949 ; 2604.179     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[5]                          ;
; 2603.949 ; 2604.179     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[6]                          ;
; 2603.952 ; 2604.182     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2604.015 ; 2604.231     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_PTT                                                                                                                    ;
; 2604.015 ; 2604.231     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_state                                                                                                                  ;
; 2604.015 ; 2604.231     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[0]                                                                                                               ;
; 2604.015 ; 2604.231     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[1]                                                                                                               ;
; 2604.015 ; 2604.231     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[2]                                                                                                               ;
; 2604.015 ; 2604.231     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[3]                                                                                                               ;
; 2604.015 ; 2604.231     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[4]                                                                                                               ;
; 2604.015 ; 2604.231     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[5]                                                                                                               ;
; 2604.015 ; 2604.231     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[6]                                                                                                               ;
; 2604.015 ; 2604.231     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[7]                                                                                                               ;
; 2604.015 ; 2604.231     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[8]                                                                                                               ;
; 2604.022 ; 2604.238     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[10]                                                                                                              ;
; 2604.022 ; 2604.238     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[11]                                                                                                              ;
; 2604.022 ; 2604.238     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[12]                                                                                                              ;
; 2604.022 ; 2604.238     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[13]                                                                                                              ;
; 2604.022 ; 2604.238     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[14]                                                                                                              ;
; 2604.022 ; 2604.238     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[15]                                                                                                              ;
; 2604.022 ; 2604.238     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[16]                                                                                                              ;
; 2604.022 ; 2604.238     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[17]                                                                                                              ;
; 2604.022 ; 2604.238     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[9]                                                                                                               ;
; 2604.061 ; 2604.245     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|char_PTT                                                                                                                    ;
; 2604.061 ; 2604.245     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|enable_hang                                                                                                                 ;
; 2604.061 ; 2604.245     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0000                                                                                                             ;
; 2604.061 ; 2604.245     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0010                                                                                                             ;
; 2604.061 ; 2604.245     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0100                                                                                                             ;
; 2604.061 ; 2604.245     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[0]                                                                                                            ;
; 2604.061 ; 2604.245     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[1]                                                                                                            ;
; 2604.061 ; 2604.245     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[2]                                                                                                            ;
; 2604.061 ; 2604.245     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[3]                                                                                                            ;
+----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                     ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                            ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; 16666.363 ; 16666.579    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[0]                                                       ;
; 16666.363 ; 16666.579    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[1]                                                       ;
; 16666.363 ; 16666.579    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[2]                                                       ;
; 16666.363 ; 16666.579    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[3]                                                       ;
; 16666.363 ; 16666.579    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[4]                                                       ;
; 16666.363 ; 16666.579    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[5]                                                       ;
; 16666.363 ; 16666.579    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[6]                                                       ;
; 16666.363 ; 16666.579    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[7]                                                       ;
; 16666.363 ; 16666.579    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[8]                                                       ;
; 16666.368 ; 16666.584    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dash_memory                                                    ;
; 16666.368 ; 16666.584    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[10]                                                      ;
; 16666.368 ; 16666.584    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[11]                                                      ;
; 16666.368 ; 16666.584    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[12]                                                      ;
; 16666.368 ; 16666.584    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[13]                                                      ;
; 16666.368 ; 16666.584    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[14]                                                      ;
; 16666.368 ; 16666.584    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[15]                                                      ;
; 16666.368 ; 16666.584    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[16]                                                      ;
; 16666.368 ; 16666.584    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[17]                                                      ;
; 16666.368 ; 16666.584    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[9]                                                       ;
; 16666.368 ; 16666.584    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dot_memory                                                     ;
; 16666.368 ; 16666.584    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.00000                                                ;
; 16666.368 ; 16666.584    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHDELAY                                            ;
; 16666.368 ; 16666.584    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHHELD                                             ;
; 16666.368 ; 16666.584    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTDELAY                                             ;
; 16666.368 ; 16666.584    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTHELD                                              ;
; 16666.368 ; 16666.584    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.LETTERSPACE                                          ;
; 16666.368 ; 16666.584    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDASH                                              ;
; 16666.368 ; 16666.584    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDOT                                               ;
; 16666.368 ; 16666.584    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDASH                                             ;
; 16666.368 ; 16666.584    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDOT                                              ;
; 16666.368 ; 16666.584    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|keyer_out                                                      ;
; 16666.560 ; 16666.744    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dash_memory                                                    ;
; 16666.560 ; 16666.744    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[10]                                                      ;
; 16666.560 ; 16666.744    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[11]                                                      ;
; 16666.560 ; 16666.744    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[12]                                                      ;
; 16666.560 ; 16666.744    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[13]                                                      ;
; 16666.560 ; 16666.744    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[14]                                                      ;
; 16666.560 ; 16666.744    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[15]                                                      ;
; 16666.560 ; 16666.744    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[16]                                                      ;
; 16666.560 ; 16666.744    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[17]                                                      ;
; 16666.560 ; 16666.744    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[9]                                                       ;
; 16666.560 ; 16666.744    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dot_memory                                                     ;
; 16666.560 ; 16666.744    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.00000                                                ;
; 16666.560 ; 16666.744    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHHELD                                             ;
; 16666.560 ; 16666.744    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTDELAY                                             ;
; 16666.560 ; 16666.744    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTHELD                                              ;
; 16666.560 ; 16666.744    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDASH                                              ;
; 16666.560 ; 16666.744    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDOT                                               ;
; 16666.560 ; 16666.744    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDOT                                              ;
; 16666.560 ; 16666.744    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|keyer_out                                                      ;
; 16666.561 ; 16666.745    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHDELAY                                            ;
; 16666.561 ; 16666.745    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.LETTERSPACE                                          ;
; 16666.561 ; 16666.745    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDASH                                             ;
; 16666.566 ; 16666.750    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[0]                                                       ;
; 16666.566 ; 16666.750    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[1]                                                       ;
; 16666.566 ; 16666.750    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[2]                                                       ;
; 16666.566 ; 16666.750    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[3]                                                       ;
; 16666.566 ; 16666.750    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[4]                                                       ;
; 16666.566 ; 16666.750    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[5]                                                       ;
; 16666.566 ; 16666.750    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[6]                                                       ;
; 16666.566 ; 16666.750    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[7]                                                       ;
; 16666.566 ; 16666.750    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[8]                                                       ;
; 16666.631 ; 16666.631    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 16666.631 ; 16666.631    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 16666.633 ; 16666.633    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[0]|clk                                                          ;
; 16666.633 ; 16666.633    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[1]|clk                                                          ;
; 16666.633 ; 16666.633    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[2]|clk                                                          ;
; 16666.633 ; 16666.633    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[3]|clk                                                          ;
; 16666.633 ; 16666.633    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[4]|clk                                                          ;
; 16666.633 ; 16666.633    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[5]|clk                                                          ;
; 16666.633 ; 16666.633    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[6]|clk                                                          ;
; 16666.633 ; 16666.633    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[7]|clk                                                          ;
; 16666.633 ; 16666.633    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[8]|clk                                                          ;
; 16666.638 ; 16666.638    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|dash_memory|clk                                                       ;
; 16666.638 ; 16666.638    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[10]|clk                                                         ;
; 16666.638 ; 16666.638    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[11]|clk                                                         ;
; 16666.638 ; 16666.638    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[12]|clk                                                         ;
; 16666.638 ; 16666.638    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[13]|clk                                                         ;
; 16666.638 ; 16666.638    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[14]|clk                                                         ;
; 16666.638 ; 16666.638    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[15]|clk                                                         ;
; 16666.638 ; 16666.638    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[16]|clk                                                         ;
; 16666.638 ; 16666.638    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[17]|clk                                                         ;
; 16666.638 ; 16666.638    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[9]|clk                                                          ;
; 16666.638 ; 16666.638    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|dot_memory|clk                                                        ;
; 16666.638 ; 16666.638    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.00000|clk                                                   ;
; 16666.638 ; 16666.638    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DASHDELAY|clk                                               ;
; 16666.638 ; 16666.638    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DASHHELD|clk                                                ;
; 16666.638 ; 16666.638    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DOTDELAY|clk                                                ;
; 16666.638 ; 16666.638    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DOTHELD|clk                                                 ;
; 16666.638 ; 16666.638    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.LETTERSPACE|clk                                             ;
; 16666.638 ; 16666.638    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.PREDASH|clk                                                 ;
; 16666.638 ; 16666.638    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.PREDOT|clk                                                  ;
; 16666.638 ; 16666.638    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.SENDDASH|clk                                                ;
; 16666.638 ; 16666.638    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.SENDDOT|clk                                                 ;
; 16666.638 ; 16666.638    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|keyer_out|clk                                                         ;
; 16666.693 ; 16666.693    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|dash_memory|clk                                                       ;
; 16666.693 ; 16666.693    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[10]|clk                                                         ;
; 16666.693 ; 16666.693    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[11]|clk                                                         ;
; 16666.693 ; 16666.693    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[12]|clk                                                         ;
; 16666.693 ; 16666.693    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[13]|clk                                                         ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+
; KEY_DASH         ; clk_10mhz  ; 7.007 ; 7.106 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; KEY_DOT          ; clk_10mhz  ; 6.952 ; 6.992 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ad9866_adio[*]   ; ad9866_clk ; 2.170 ; 2.255 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[0]  ; ad9866_clk ; 1.924 ; 2.007 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[1]  ; ad9866_clk ; 1.950 ; 2.054 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[2]  ; ad9866_clk ; 1.930 ; 2.016 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[3]  ; ad9866_clk ; 1.502 ; 1.642 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[4]  ; ad9866_clk ; 1.873 ; 1.992 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[5]  ; ad9866_clk ; 2.039 ; 2.159 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[6]  ; ad9866_clk ; 1.696 ; 1.785 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[7]  ; ad9866_clk ; 1.989 ; 2.055 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[8]  ; ad9866_clk ; 2.170 ; 2.255 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[9]  ; ad9866_clk ; 2.118 ; 2.230 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[10] ; ad9866_clk ; 1.911 ; 1.962 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[11] ; ad9866_clk ; 2.053 ; 2.087 ; Rise       ; ad9866_clk                                                  ;
; spi_ce[*]        ; spi_sck    ; 1.198 ; 1.076 ; Rise       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; 1.173 ; 1.076 ; Rise       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; 1.198 ; 1.027 ; Rise       ; spi_sck                                                     ;
; spi_mosi         ; spi_sck    ; 3.405 ; 3.492 ; Rise       ; spi_sck                                                     ;
; spi_ce[*]        ; spi_sck    ; 2.328 ; 2.362 ; Fall       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; 2.328 ; 2.362 ; Fall       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; 2.233 ; 2.324 ; Fall       ; spi_sck                                                     ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; KEY_DASH         ; clk_10mhz  ; -3.728 ; -3.841 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; KEY_DOT          ; clk_10mhz  ; -3.962 ; -4.005 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ad9866_adio[*]   ; ad9866_clk ; -0.787 ; -0.824 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[0]  ; ad9866_clk ; -1.257 ; -1.335 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[1]  ; ad9866_clk ; -1.213 ; -1.362 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[2]  ; ad9866_clk ; -1.473 ; -1.547 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[3]  ; ad9866_clk ; -1.057 ; -1.181 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[4]  ; ad9866_clk ; -1.247 ; -1.282 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[5]  ; ad9866_clk ; -1.491 ; -1.588 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[6]  ; ad9866_clk ; -1.225 ; -1.302 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[7]  ; ad9866_clk ; -1.416 ; -1.457 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[8]  ; ad9866_clk ; -0.787 ; -0.836 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[9]  ; ad9866_clk ; -0.939 ; -0.980 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[10] ; ad9866_clk ; -0.802 ; -0.824 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[11] ; ad9866_clk ; -0.933 ; -0.986 ; Rise       ; ad9866_clk                                                  ;
; spi_ce[*]        ; spi_sck    ; -0.346 ; -0.357 ; Rise       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; -0.346 ; -0.410 ; Rise       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; -0.382 ; -0.357 ; Rise       ; spi_sck                                                     ;
; spi_mosi         ; spi_sck    ; -2.827 ; -2.842 ; Rise       ; spi_sck                                                     ;
; spi_ce[*]        ; spi_sck    ; -1.710 ; -1.748 ; Fall       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; -1.787 ; -1.748 ; Fall       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; -1.710 ; -1.834 ; Fall       ; spi_sck                                                     ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_rxclk     ; ad9866_clk ; 4.526  ; 4.474  ; Rise       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.526  ; 4.474  ; Rise       ; ad9866_clk      ;
; rx1_FIFOEmpty    ; ad9866_clk ; 9.642  ; 10.119 ; Rise       ; ad9866_clk      ;
; rx2_FIFOEmpty    ; ad9866_clk ; 9.508  ; 9.990  ; Rise       ; ad9866_clk      ;
; txFIFOFull       ; ad9866_clk ; 9.925  ; 10.065 ; Rise       ; ad9866_clk      ;
; ad9866_adio[*]   ; ad9866_clk ; 11.014 ; 11.085 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 7.371  ; 7.339  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 9.414  ; 9.065  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 7.363  ; 7.318  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 7.360  ; 7.317  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 8.217  ; 8.022  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 7.590  ; 7.481  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 7.906  ; 7.760  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 7.876  ; 7.734  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 8.141  ; 8.017  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 8.576  ; 8.406  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 11.014 ; 11.085 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 7.913  ; 7.750  ; Fall       ; ad9866_clk      ;
; ad9866_rxclk     ; ad9866_clk ; 4.526  ; 4.474  ; Fall       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.526  ; 4.474  ; Fall       ; ad9866_clk      ;
; spi_miso         ; spi_sck    ; 11.413 ; 11.190 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_rxclk     ; ad9866_clk ; 4.465  ; 4.420  ; Rise       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.465  ; 4.420  ; Rise       ; ad9866_clk      ;
; rx1_FIFOEmpty    ; ad9866_clk ; 8.378  ; 8.777  ; Rise       ; ad9866_clk      ;
; rx2_FIFOEmpty    ; ad9866_clk ; 7.870  ; 8.185  ; Rise       ; ad9866_clk      ;
; txFIFOFull       ; ad9866_clk ; 8.495  ; 8.727  ; Rise       ; ad9866_clk      ;
; ad9866_adio[*]   ; ad9866_clk ; 7.189  ; 7.147  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 7.200  ; 7.169  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 9.160  ; 8.825  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 7.192  ; 7.148  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 7.189  ; 7.147  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 8.012  ; 7.825  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 7.411  ; 7.306  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 7.707  ; 7.565  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 7.685  ; 7.548  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 7.939  ; 7.820  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 8.349  ; 8.186  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 10.800 ; 10.877 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 7.721  ; 7.564  ; Fall       ; ad9866_clk      ;
; ad9866_rxclk     ; ad9866_clk ; 4.465  ; 4.420  ; Fall       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.465  ; 4.420  ; Fall       ; ad9866_clk      ;
; spi_miso         ; spi_sck    ; 10.905 ; 10.790 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; ptt_in     ; DEBUG_LED4      ; 10.874 ; 10.667 ; 10.845 ; 10.492 ;
; ptt_in     ; ad9866_adio[0]  ; 9.114  ; 8.738  ; 9.134  ; 8.758  ;
; ptt_in     ; ad9866_adio[1]  ; 9.688  ; 9.312  ; 9.711  ; 9.335  ;
; ptt_in     ; ad9866_adio[2]  ; 9.295  ; 8.919  ; 9.369  ; 8.993  ;
; ptt_in     ; ad9866_adio[3]  ; 9.295  ; 8.919  ; 9.369  ; 8.993  ;
; ptt_in     ; ad9866_adio[4]  ; 8.854  ; 8.478  ; 8.957  ; 8.581  ;
; ptt_in     ; ad9866_adio[5]  ; 8.854  ; 8.478  ; 8.957  ; 8.581  ;
; ptt_in     ; ad9866_adio[6]  ; 8.848  ; 8.472  ; 8.927  ; 8.551  ;
; ptt_in     ; ad9866_adio[7]  ; 8.848  ; 8.472  ; 8.927  ; 8.551  ;
; ptt_in     ; ad9866_adio[8]  ; 8.781  ; 8.405  ; 8.814  ; 8.438  ;
; ptt_in     ; ad9866_adio[9]  ; 8.781  ; 8.405  ; 8.814  ; 8.438  ;
; ptt_in     ; ad9866_adio[10] ; 8.876  ; 8.500  ; 8.948  ; 8.572  ;
; ptt_in     ; ad9866_adio[11] ; 8.331  ; 7.955  ; 8.359  ; 7.983  ;
; ptt_in     ; ad9866_rxen     ;        ; 11.613 ; 11.818 ;        ;
; ptt_in     ; ad9866_txen     ; 9.029  ;        ;        ; 9.030  ;
; ptt_in     ; ptt_out         ; 7.421  ;        ;        ; 7.380  ;
+------------+-----------------+--------+--------+--------+--------+


+------------------------------------------------------------------+
; Minimum Propagation Delay                                        ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; ptt_in     ; DEBUG_LED4      ; 10.542 ; 10.342 ; 10.509 ; 10.174 ;
; ptt_in     ; ad9866_adio[0]  ; 8.782  ; 8.421  ; 8.803  ; 8.442  ;
; ptt_in     ; ad9866_adio[1]  ; 9.334  ; 8.973  ; 9.356  ; 8.995  ;
; ptt_in     ; ad9866_adio[2]  ; 8.956  ; 8.595  ; 9.028  ; 8.667  ;
; ptt_in     ; ad9866_adio[3]  ; 8.956  ; 8.595  ; 9.028  ; 8.667  ;
; ptt_in     ; ad9866_adio[4]  ; 8.533  ; 8.172  ; 8.633  ; 8.272  ;
; ptt_in     ; ad9866_adio[5]  ; 8.533  ; 8.172  ; 8.633  ; 8.272  ;
; ptt_in     ; ad9866_adio[6]  ; 8.527  ; 8.166  ; 8.604  ; 8.243  ;
; ptt_in     ; ad9866_adio[7]  ; 8.527  ; 8.166  ; 8.604  ; 8.243  ;
; ptt_in     ; ad9866_adio[8]  ; 8.463  ; 8.102  ; 8.496  ; 8.135  ;
; ptt_in     ; ad9866_adio[9]  ; 8.463  ; 8.102  ; 8.496  ; 8.135  ;
; ptt_in     ; ad9866_adio[10] ; 8.555  ; 8.194  ; 8.625  ; 8.264  ;
; ptt_in     ; ad9866_adio[11] ; 8.031  ; 7.670  ; 8.059  ; 7.698  ;
; ptt_in     ; ad9866_rxen     ;        ; 11.381 ; 11.587 ;        ;
; ptt_in     ; ad9866_txen     ; 8.797  ;        ;        ; 8.799  ;
; ptt_in     ; ptt_out         ; 7.249  ;        ;        ; 7.209  ;
+------------+-----------------+--------+--------+--------+--------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 32
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 15.424 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                               ; Synchronization Node                                                                                                               ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.424                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4] ;                        ;              ;                  ; 12.536       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[4] ;                        ;              ;                  ; 2.888        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.608                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5] ;                        ;              ;                  ; 12.742       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[5] ;                        ;              ;                  ; 2.866        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.652                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6] ;                        ;              ;                  ; 12.530       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[6] ;                        ;              ;                  ; 3.122        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                             ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 15.703                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ;                        ;              ;                  ; 12.367       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[11] ;                        ;              ;                  ; 3.336        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.774                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8] ;                        ;              ;                  ; 12.531       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[8] ;                        ;              ;                  ; 3.243        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                             ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 15.805                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ;                        ;              ;                  ; 12.533       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[10] ;                        ;              ;                  ; 3.272        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.838                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7] ;                        ;              ;                  ; 12.739       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[7] ;                        ;              ;                  ; 3.099        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.951                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2] ;                        ;              ;                  ; 12.532       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[2] ;                        ;              ;                  ; 3.419        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.958                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9] ;                        ;              ;                  ; 12.737       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[9] ;                        ;              ;                  ; 3.221        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 16.059                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0] ;                        ;              ;                  ; 12.531       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[0] ;                        ;              ;                  ; 3.528        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 16.134                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3] ;                        ;              ;                  ; 12.738       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[3] ;                        ;              ;                  ; 3.396        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 16.243                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1] ;                        ;              ;                  ; 12.739       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[1] ;                        ;              ;                  ; 3.504        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 103.722                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 12.128       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 12.568       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 12.530       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; 2.804        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 103.941                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 12.087       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 12.567       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 12.567       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 12.529       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; 3.233        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 104.171                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 12.569       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 12.567       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; 2.604        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 104.223                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 12.238       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 12.568       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 12.567       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 12.531       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; 3.362        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 104.266                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 12.327       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 12.570       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 12.535       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; 3.131        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 104.286                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 12.304       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 12.570       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 12.531       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; 3.183        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 104.301                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 12.396       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 12.531       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; 2.942        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 104.330                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 12.569       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 12.572       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; 2.738        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 104.457                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 12.567       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 12.567       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; 2.892        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 104.597                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 12.569       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; 2.846        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 104.604                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 12.295       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 12.743       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 12.571       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 12.536       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; 3.505        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 104.725                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 12.286       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 12.566       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 12.528       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; 3.656        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 104.829                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 12.037       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 12.531       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; 3.829        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 104.868                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 12.735       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 12.566       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 12.564       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 12.735       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; 3.320        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 104.931                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 12.743       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 12.743       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 12.570       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; 3.168        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 105.022                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 12.266       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 12.567       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 12.567       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 12.533       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; 4.126        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 105.035                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 12.565       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 12.531       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; 3.508        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 105.052                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 12.569       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 12.565       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; 3.489        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 105.484                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 12.570       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; 3.735        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 105.767                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 12.529       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; 4.067        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; spi_sck                                                     ; 0.790     ; 0.000         ;
; ad9866_clk                                                  ; 1.716     ; 0.000         ;
; spi_ce0                                                     ; 1.847     ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 2.835     ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 2.944     ; 0.000         ;
; virt_ad9866_rxclk                                           ; 28.083    ; 0.000         ;
; clk_10mhz                                                   ; 97.590    ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1040.069  ; 0.000         ;
; spi_ce1                                                     ; 2498.209  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33330.685 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                    ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; spi_slave:spi_slave_rx_inst|done                            ; 0.132  ; 0.000         ;
; spi_sck                                                     ; 0.148  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.162  ; 0.000         ;
; spi_ce1                                                     ; 0.185  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.187  ; 0.000         ;
; clk_10mhz                                                   ; 0.187  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.187  ; 0.000         ;
; spi_ce0                                                     ; 0.199  ; 0.000         ;
; ad9866_clk                                                  ; 0.200  ; 0.000         ;
; virt_ad9866_rxclk                                           ; 11.477 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; ad9866_clk                                                  ; 3.106     ; 0.000         ;
; ad9866_rxclk                                                ; 3.106     ; 0.000         ;
; ad9866_txclk                                                ; 3.106     ; 0.000         ;
; spi_sck                                                     ; 31.073    ; 0.000         ;
; clk_10mhz                                                   ; 49.269    ; 0.000         ;
; spi_ce0                                                     ; 1249.093  ; 0.000         ;
; spi_ce1                                                     ; 1249.212  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1249.705  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1249.751  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2603.915  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 16666.450 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_sck'                                                                                           ;
+-------+-----------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.790 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[31] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.985      ; 2.172      ;
; 0.790 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[30] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.985      ; 2.172      ;
; 0.790 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[26] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.985      ; 2.172      ;
; 0.790 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[24] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.985      ; 2.172      ;
; 0.790 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[14] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.985      ; 2.172      ;
; 0.790 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.985      ; 2.172      ;
; 0.790 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[2]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.985      ; 2.172      ;
; 0.849 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.056      ; 2.184      ;
; 0.859 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[2]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.091      ; 2.209      ;
; 0.895 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[29]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.985      ; 2.067      ;
; 0.895 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[28]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.985      ; 2.067      ;
; 0.895 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[27]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.985      ; 2.067      ;
; 0.895 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[26]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.985      ; 2.067      ;
; 0.895 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[21]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.985      ; 2.067      ;
; 0.895 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[20]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.985      ; 2.067      ;
; 0.895 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[14]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.985      ; 2.067      ;
; 0.896 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[39] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.085      ; 2.166      ;
; 0.896 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[35] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.085      ; 2.166      ;
; 0.896 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.085      ; 2.166      ;
; 0.896 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[33] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.085      ; 2.166      ;
; 0.896 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[32] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.085      ; 2.166      ;
; 0.896 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[27] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.085      ; 2.166      ;
; 0.896 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[23] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.085      ; 2.166      ;
; 0.896 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[19] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.085      ; 2.166      ;
; 0.896 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.085      ; 2.166      ;
; 0.900 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[25] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.987      ; 2.064      ;
; 0.929 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[2]     ; spi_ce0      ; spi_sck     ; 2.000        ; 0.979      ; 2.027      ;
; 0.929 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[31]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.979      ; 2.027      ;
; 0.929 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.979      ; 2.027      ;
; 0.929 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[25]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.979      ; 2.027      ;
; 0.929 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[24]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.979      ; 2.027      ;
; 0.929 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[23]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.979      ; 2.027      ;
; 0.929 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[22]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.979      ; 2.027      ;
; 0.929 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.979      ; 2.027      ;
; 0.929 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.979      ; 2.027      ;
; 0.929 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.979      ; 2.027      ;
; 0.929 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[32]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.979      ; 2.027      ;
; 0.929 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[33]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.979      ; 2.027      ;
; 0.929 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[18] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.996      ; 2.044      ;
; 0.929 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[17] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.996      ; 2.044      ;
; 0.929 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[16] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.996      ; 2.044      ;
; 0.929 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[15] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.996      ; 2.044      ;
; 0.929 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[13] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.996      ; 2.044      ;
; 0.929 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[12] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.996      ; 2.044      ;
; 0.929 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[11] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.996      ; 2.044      ;
; 0.929 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[10] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.996      ; 2.044      ;
; 0.929 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[9]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.996      ; 2.044      ;
; 0.929 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[7]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.996      ; 2.044      ;
; 0.929 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[6]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.996      ; 2.044      ;
; 0.929 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[5]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.996      ; 2.044      ;
; 0.929 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[0]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.996      ; 2.044      ;
; 0.932 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|done     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.306      ; 2.351      ;
; 0.937 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[32] ; spi_ce0      ; spi_sck     ; 2.000        ; 1.011      ; 2.051      ;
; 0.937 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[33] ; spi_ce0      ; spi_sck     ; 2.000        ; 1.011      ; 2.051      ;
; 0.937 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[34] ; spi_ce0      ; spi_sck     ; 2.000        ; 1.011      ; 2.051      ;
; 0.937 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[35] ; spi_ce0      ; spi_sck     ; 2.000        ; 1.011      ; 2.051      ;
; 0.937 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[31] ; spi_ce0      ; spi_sck     ; 2.000        ; 1.011      ; 2.051      ;
; 0.937 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[30] ; spi_ce0      ; spi_sck     ; 2.000        ; 1.011      ; 2.051      ;
; 0.937 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[29] ; spi_ce0      ; spi_sck     ; 2.000        ; 1.011      ; 2.051      ;
; 0.937 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[26] ; spi_ce0      ; spi_sck     ; 2.000        ; 1.011      ; 2.051      ;
; 0.937 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[24] ; spi_ce0      ; spi_sck     ; 2.000        ; 1.011      ; 2.051      ;
; 0.937 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[22] ; spi_ce0      ; spi_sck     ; 2.000        ; 1.011      ; 2.051      ;
; 0.937 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[13] ; spi_ce0      ; spi_sck     ; 2.000        ; 1.011      ; 2.051      ;
; 0.937 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[11] ; spi_ce0      ; spi_sck     ; 2.000        ; 1.011      ; 2.051      ;
; 0.937 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[4]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.011      ; 2.051      ;
; 0.937 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[3]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.011      ; 2.051      ;
; 0.937 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[1]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.011      ; 2.051      ;
; 0.937 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[38] ; spi_ce0      ; spi_sck     ; 2.000        ; 1.011      ; 2.051      ;
; 0.946 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[7]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.010      ; 2.041      ;
; 0.946 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[4]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.010      ; 2.041      ;
; 0.946 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.010      ; 2.041      ;
; 0.948 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[36] ; spi_ce0      ; spi_sck     ; 2.000        ; 1.001      ; 2.030      ;
; 0.948 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[9]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.001      ; 2.030      ;
; 0.948 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[8]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.001      ; 2.030      ;
; 0.948 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[7]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.001      ; 2.030      ;
; 0.948 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[5]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.001      ; 2.030      ;
; 0.948 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[2]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.001      ; 2.030      ;
; 0.948 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[40] ; spi_ce0      ; spi_sck     ; 2.000        ; 1.001      ; 2.030      ;
; 0.956 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[19]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.986      ; 2.007      ;
; 0.956 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[18]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.986      ; 2.007      ;
; 0.956 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[17]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.986      ; 2.007      ;
; 0.956 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[16]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.986      ; 2.007      ;
; 0.956 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[15]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.986      ; 2.007      ;
; 0.956 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[13]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.986      ; 2.007      ;
; 0.956 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[12]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.986      ; 2.007      ;
; 0.962 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[1]    ; spi_ce1      ; spi_sck     ; 2.000        ; 1.010      ; 2.025      ;
; 0.962 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[2]    ; spi_ce1      ; spi_sck     ; 2.000        ; 1.010      ; 2.025      ;
; 0.962 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[3]    ; spi_ce1      ; spi_sck     ; 2.000        ; 1.010      ; 2.025      ;
; 0.962 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[4]    ; spi_ce1      ; spi_sck     ; 2.000        ; 1.010      ; 2.025      ;
; 0.962 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[5]    ; spi_ce1      ; spi_sck     ; 2.000        ; 1.010      ; 2.025      ;
; 0.962 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[6]    ; spi_ce1      ; spi_sck     ; 2.000        ; 1.010      ; 2.025      ;
; 0.962 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[38] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.010      ; 2.025      ;
; 0.962 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[37] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.010      ; 2.025      ;
; 0.962 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[36] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.010      ; 2.025      ;
; 0.962 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[28] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.010      ; 2.025      ;
; 0.962 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[21] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.010      ; 2.025      ;
; 0.962 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[20] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.010      ; 2.025      ;
; 0.962 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[8]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.010      ; 2.025      ;
; 0.962 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[40] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.010      ; 2.025      ;
; 0.979 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[6] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.000      ; 1.998      ;
+-------+-----------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ad9866_clk'                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                   ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-----------------+-------------+--------------+------------+------------+
; 1.716 ; ad9866_adio[8]                                                                                                                     ; agc_nearclip                              ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.258      ; 3.092      ;
; 1.729 ; ad9866_adio[9]                                                                                                                     ; agc_nearclip                              ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.258      ; 3.079      ;
; 1.784 ; ad9866_adio[11]                                                                                                                    ; agc_nearclip                              ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.258      ; 3.024      ;
; 1.835 ; ad9866_adio[9]                                                                                                                     ; agc_goodlvl                               ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.265      ; 2.980      ;
; 1.851 ; ad9866_adio[10]                                                                                                                    ; agc_nearclip                              ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.258      ; 2.957      ;
; 1.882 ; ad9866_adio[11]                                                                                                                    ; agc_goodlvl                               ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.265      ; 2.933      ;
; 1.949 ; ad9866_adio[10]                                                                                                                    ; agc_goodlvl                               ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.265      ; 2.866      ;
; 2.017 ; ad9866_adio[5]                                                                                                                     ; adcpipe[1][5]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.135      ; 3.105      ;
; 2.054 ; ad9866_adio[7]                                                                                                                     ; adcpipe[1][7]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.298      ; 3.231      ;
; 2.064 ; ad9866_adio[7]                                                                                                                     ; adcpipe[0][7]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.188      ; 3.111      ;
; 2.070 ; ad9866_adio[5]                                                                                                                     ; adcpipe[0][5]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.168      ; 3.085      ;
; 2.083 ; ad9866_adio[0]                                                                                                                     ; adcpipe[0][0]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.179      ; 3.083      ;
; 2.091 ; ad9866_adio[1]                                                                                                                     ; adcpipe[1][1]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.138      ; 3.034      ;
; 2.094 ; ad9866_adio[4]                                                                                                                     ; adcpipe[1][4]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.179      ; 3.072      ;
; 2.113 ; ad9866_adio[2]                                                                                                                     ; adcpipe[1][2]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.151      ; 3.025      ;
; 2.113 ; ad9866_adio[2]                                                                                                                     ; adcpipe[0][2]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.151      ; 3.025      ;
; 2.159 ; ad9866_adio[6]                                                                                                                     ; adcpipe[1][6]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.252      ; 3.080      ;
; 2.160 ; ad9866_adio[6]                                                                                                                     ; adcpipe[0][6]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.252      ; 3.079      ;
; 2.160 ; ad9866_adio[0]                                                                                                                     ; adcpipe[1][0]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.244      ; 3.071      ;
; 2.176 ; ad9866_adio[4]                                                                                                                     ; adcpipe[0][4]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.484      ; 3.295      ;
; 2.232 ; ad9866_adio[9]                                                                                                                     ; adcpipe[1][9]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.230      ; 2.985      ;
; 2.265 ; ad9866_adio[11]                                                                                                                    ; adcpipe[1][11]                            ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.160      ; 2.882      ;
; 2.268 ; ad9866_adio[1]                                                                                                                     ; adcpipe[0][1]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.191      ; 2.910      ;
; 2.314 ; ad9866_adio[3]                                                                                                                     ; adcpipe[0][3]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.188      ; 2.861      ;
; 2.316 ; ad9866_adio[3]                                                                                                                     ; adcpipe[1][3]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.188      ; 2.859      ;
; 2.374 ; ad9866_adio[8]                                                                                                                     ; adcpipe[1][8]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.135      ; 2.748      ;
; 2.445 ; ad9866_adio[9]                                                                                                                     ; adcpipe[0][9]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.178      ; 2.720      ;
; 2.457 ; ad9866_adio[10]                                                                                                                    ; adcpipe[0][10]                            ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.230      ; 2.760      ;
; 2.494 ; ad9866_adio[11]                                                                                                                    ; adcpipe[0][11]                            ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.265      ; 2.758      ;
; 2.562 ; ad9866_adio[10]                                                                                                                    ; adcpipe[1][10]                            ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.265      ; 2.690      ;
; 2.572 ; ad9866_adio[8]                                                                                                                     ; adcpipe[0][8]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.244      ; 2.659      ;
; 2.920 ; ad9866_clk                                                                                                                         ; ad9866_rxclk                              ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 2.862      ;
; 2.920 ; ad9866_clk                                                                                                                         ; ad9866_txclk                              ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 2.862      ;
; 5.434 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[13]                                                                  ; transmitter:transmitter_inst|out_data[13] ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.679      ; 2.033      ;
; 5.631 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[7]                                                                   ; transmitter:transmitter_inst|out_data[7]  ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.724      ; 1.881      ;
; 5.873 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[4]                                                                   ; transmitter:transmitter_inst|out_data[4]  ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.729      ; 1.644      ;
; 5.879 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[10]                                                                  ; transmitter:transmitter_inst|out_data[10] ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.708      ; 1.617      ;
; 5.945 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[11]                                                                  ; transmitter:transmitter_inst|out_data[11] ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.684      ; 1.527      ;
; 6.046 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[6]                                                                   ; transmitter:transmitter_inst|out_data[6]  ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.718      ; 1.460      ;
; 6.172 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[9]                                                                   ; transmitter:transmitter_inst|out_data[9]  ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.685      ; 1.301      ;
; 6.178 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[12]                                                                  ; transmitter:transmitter_inst|out_data[12] ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.729      ; 1.339      ;
; 6.189 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[8]                                                                   ; transmitter:transmitter_inst|out_data[8]  ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.708      ; 1.307      ;
; 6.373 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[5]                                                                   ; transmitter:transmitter_inst|out_data[5]  ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.729      ; 1.144      ;
; 6.393 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[2]                                                                   ; transmitter:transmitter_inst|out_data[2]  ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.729      ; 1.124      ;
; 6.508 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[3]                                                                   ; transmitter:transmitter_inst|out_data[3]  ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.750      ; 1.030      ;
; 7.021 ; spi_slave:spi_slave_rx2_inst|treg[47]                                                                                              ; spi_miso                                  ; spi_sck         ; ad9866_clk  ; 15.000       ; -2.115     ; 4.834      ;
; 7.188 ; spi_slave:spi_slave_rx_inst|treg[47]                                                                                               ; spi_miso                                  ; spi_sck         ; ad9866_clk  ; 15.000       ; -2.043     ; 4.739      ;
; 7.728 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[3]                                                   ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.759     ; 3.076      ;
; 7.782 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[5]                                                   ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.661     ; 3.120      ;
; 7.791 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[11]                                                  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.658     ; 3.114      ;
; 7.792 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[4]                                                   ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.661     ; 3.110      ;
; 7.819 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                               ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.765     ; 2.979      ;
; 7.825 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[5]                                                   ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.669     ; 3.069      ;
; 7.847 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[6]                                                   ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.734     ; 2.982      ;
; 7.865 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[1]                                                 ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.692     ; 3.006      ;
; 7.866 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[1]                                                   ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.694     ; 3.003      ;
; 7.876 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[2]                                                   ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.759     ; 2.928      ;
; 7.881 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[7]                                                   ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.658     ; 3.024      ;
; 7.891 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[6]                                                   ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.658     ; 3.014      ;
; 7.892 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[0]                                                   ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.661     ; 3.010      ;
; 7.911 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[8]                                                   ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.673     ; 2.979      ;
; 7.919 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                               ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.769     ; 2.875      ;
; 7.919 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[7]                                                 ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.679     ; 2.965      ;
; 7.929 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                               ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.660     ; 2.974      ;
; 7.938 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[9]                                                   ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.658     ; 2.967      ;
; 7.944 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[8]                                                   ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.658     ; 2.961      ;
; 7.947 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[10]                                                  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.658     ; 2.958      ;
; 7.958 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                               ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.697     ; 2.908      ;
; 7.965 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[5]  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.644     ; 2.954      ;
; 7.977 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[7]                                                   ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.762     ; 2.824      ;
; 7.977 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[9]                                                   ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.669     ; 2.917      ;
; 7.984 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                               ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.765     ; 2.814      ;
; 7.984 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[4]                                                   ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.669     ; 2.910      ;
; 7.991 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[4]  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.644     ; 2.928      ;
; 8.014 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                               ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.749     ; 2.800      ;
; 8.015 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.681     ; 2.867      ;
; 8.025 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[1]                                                   ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.658     ; 2.880      ;
; 8.028 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[0]                                                   ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.694     ; 2.841      ;
; 8.036 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[0]                                                 ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.692     ; 2.835      ;
; 8.043 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[3]                                                   ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.682     ; 2.838      ;
; 8.047 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[7]  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.654     ; 2.862      ;
; 8.053 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[2]                                                   ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.682     ; 2.828      ;
; 8.072 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[6]                                                 ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.679     ; 2.812      ;
; 8.075 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[5]                                                 ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.679     ; 2.809      ;
; 8.077 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[6]  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.654     ; 2.832      ;
; 8.101 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                               ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.660     ; 2.802      ;
; 8.103 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[9]  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.654     ; 2.806      ;
; 8.127 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[9]                                                 ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.692     ; 2.744      ;
; 8.129 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[10] ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.700     ; 2.734      ;
; 8.132 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                               ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.697     ; 2.734      ;
; 8.133 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[8]  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.654     ; 2.776      ;
; 8.140 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[11] ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.700     ; 2.723      ;
; 8.150 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.692     ; 2.721      ;
; 8.154 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[2]                                                 ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.692     ; 2.717      ;
; 8.182 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                               ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.749     ; 2.632      ;
; 8.183 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.681     ; 2.699      ;
; 8.188 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[3]  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.700     ; 2.675      ;
; 8.213 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[4]                                                 ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.679     ; 2.671      ;
; 8.214 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[8]                                                 ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.679     ; 2.670      ;
; 8.218 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[2]  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.700     ; 2.645      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-----------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                           ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                    ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.847    ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.068      ; 1.220      ;
; 1.853    ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.000      ; 1.146      ;
; 1.888    ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.068      ; 1.179      ;
; 1.904    ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.057      ; 1.152      ;
; 1.912    ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.042      ; 1.129      ;
; 1.912    ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.001      ; 1.088      ;
; 1.913    ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.000      ; 1.086      ;
; 1.913    ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.072      ; 1.158      ;
; 1.920    ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.031      ; 1.110      ;
; 1.933    ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.000      ; 1.066      ;
; 1.947    ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.109      ; 1.161      ;
; 1.951    ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.068      ; 1.116      ;
; 1.954    ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.056      ; 1.101      ;
; 1.964    ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.031      ; 1.066      ;
; 1.971    ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.042      ; 1.070      ;
; 1.978    ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.071      ; 1.092      ;
; 1.985    ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.056      ; 1.070      ;
; 2.003    ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.072      ; 1.068      ;
; 2.004    ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.041      ; 1.036      ;
; 2.009    ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.052      ; 1.042      ;
; 2.019    ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.068      ; 1.048      ;
; 2.025    ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.030      ; 1.004      ;
; 2.072    ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.030      ; 0.957      ;
; 2.075    ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.056      ; 0.980      ;
; 2.082    ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.868      ; 0.785      ;
; 2.093    ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.066      ; 0.972      ;
; 2.095    ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.870      ; 0.774      ;
; 2.119    ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.072      ; 0.952      ;
; 2.121    ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.109      ; 0.987      ;
; 2.121    ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.099      ; 0.977      ;
; 2.177    ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.076      ; 0.898      ;
; 2.220    ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.076      ; 0.855      ;
; 2497.537 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.045     ; 2.425      ;
; 2497.622 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.208      ; 2.593      ;
; 2497.643 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.098     ; 2.266      ;
; 2497.683 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.045     ; 2.279      ;
; 2497.709 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.049     ; 2.249      ;
; 2497.713 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.049     ; 2.245      ;
; 2497.738 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.165      ; 2.434      ;
; 2497.768 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.208      ; 2.447      ;
; 2497.777 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.100      ; 2.352      ;
; 2497.817 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.100     ; 2.090      ;
; 2497.821 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.100     ; 2.086      ;
; 2497.833 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.168      ; 2.364      ;
; 2497.841 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.156      ; 2.344      ;
; 2497.842 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.193      ; 2.380      ;
; 2497.855 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.049     ; 2.103      ;
; 2497.858 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.123     ; 2.026      ;
; 2497.858 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.123     ; 2.026      ;
; 2497.859 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.049     ; 2.099      ;
; 2497.898 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.261      ; 2.392      ;
; 2497.906 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.249      ; 2.372      ;
; 2497.940 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.102      ; 2.191      ;
; 2497.952 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.112      ; 2.189      ;
; 2498.019 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.451     ; 1.537      ;
; 2498.028 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.141      ; 2.142      ;
; 2498.034 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.123     ; 1.850      ;
; 2498.035 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.123     ; 1.849      ;
; 2498.036 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.171      ; 2.164      ;
; 2498.047 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.123     ; 1.837      ;
; 2498.048 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.098     ; 1.861      ;
; 2498.052 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.165      ; 2.142      ;
; 2498.076 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.198      ; 2.151      ;
; 2498.093 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.234      ; 2.170      ;
; 2498.099 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.102      ; 2.032      ;
; 2498.101 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.264      ; 2.192      ;
; 2498.111 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.112      ; 2.030      ;
; 2498.117 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.258      ; 2.170      ;
; 2498.141 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.291      ; 2.179      ;
; 2498.142 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.098     ; 1.767      ;
; 2498.143 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.165      ; 2.029      ;
; 2498.144 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.378     ; 1.485      ;
; 2498.152 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.045     ; 1.810      ;
; 2498.184 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.184      ; 2.029      ;
; 2498.193 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.112      ; 1.948      ;
; 2498.207 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.130      ; 1.952      ;
; 2498.209 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.098     ; 1.700      ;
; 2498.222 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.100     ; 1.685      ;
; 2498.224 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.234      ; 2.039      ;
; 2498.226 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.100     ; 1.681      ;
; 2498.237 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.165      ; 1.935      ;
; 2498.253 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 1.727      ;
; 2498.253 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 1.727      ;
; 2498.254 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.382     ; 1.371      ;
; 2498.258 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.098     ; 1.651      ;
; 2498.272 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.223      ; 1.980      ;
; 2498.285 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.132      ; 1.876      ;
; 2498.298 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.045     ; 1.664      ;
; 2498.304 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.165      ; 1.868      ;
; 2498.316 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.100     ; 1.591      ;
; 2498.320 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.100     ; 1.587      ;
; 2498.343 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.184      ; 1.870      ;
; 2498.346 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.316     ; 1.345      ;
; 2498.357 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.173      ; 1.845      ;
; 2498.359 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.162      ; 1.832      ;
; 2498.360 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.261      ; 1.930      ;
; 2498.361 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.197      ; 1.865      ;
; 2498.365 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.162      ; 1.826      ;
; 2498.375 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.173      ; 1.827      ;
; 2498.383 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.100     ; 1.524      ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 2.835 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.216      ; 1.243      ;
; 2.847 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.216      ; 1.231      ;
; 2.864 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.216      ; 1.214      ;
; 2.877 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.216      ; 1.201      ;
; 2.882 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.216      ; 1.196      ;
; 2.912 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.218      ; 1.168      ;
; 2.915 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.218      ; 1.165      ;
; 2.921 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.329      ; 1.385      ;
; 2.938 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.141      ; 1.180      ;
; 2.956 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.218      ; 1.124      ;
; 2.969 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.216      ; 1.109      ;
; 2.969 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.216      ; 1.109      ;
; 2.972 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.216      ; 1.106      ;
; 2.985 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.218      ; 1.095      ;
; 2.985 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.218      ; 1.095      ;
; 2.994 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.223      ; 1.091      ;
; 2.996 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.218      ; 1.084      ;
; 2.997 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.220      ; 1.085      ;
; 2.997 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.223      ; 1.088      ;
; 2.998 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.218      ; 1.082      ;
; 3.002 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.218      ; 1.078      ;
; 3.008 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.220      ; 1.074      ;
; 3.008 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.218      ; 1.072      ;
; 3.010 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.220      ; 1.072      ;
; 3.011 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.220      ; 1.071      ;
; 3.017 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.220      ; 1.065      ;
; 3.020 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.218      ; 1.060      ;
; 3.021 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.220      ; 1.061      ;
; 3.025 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.216      ; 1.053      ;
; 3.026 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.223      ; 1.059      ;
; 3.027 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.227      ; 1.062      ;
; 3.028 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.220      ; 1.054      ;
; 3.030 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.218      ; 1.050      ;
; 3.037 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.222      ; 1.047      ;
; 3.042 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.218      ; 1.038      ;
; 3.048 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.222      ; 1.036      ;
; 3.049 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.224      ; 1.037      ;
; 3.050 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.222      ; 1.034      ;
; 3.054 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.222      ; 1.030      ;
; 3.058 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.222      ; 1.026      ;
; 3.059 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.223      ; 1.026      ;
; 3.061 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.222      ; 1.023      ;
; 3.061 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.224      ; 1.025      ;
; 3.062 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.225      ; 1.025      ;
; 3.064 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.139      ; 1.052      ;
; 3.064 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.138      ; 1.051      ;
; 3.070 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.223      ; 1.015      ;
; 3.075 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.222      ; 1.009      ;
; 3.080 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.220      ; 1.002      ;
; 3.081 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.225      ; 1.006      ;
; 3.082 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.223      ; 1.003      ;
; 3.083 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.139      ; 1.033      ;
; 3.083 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.223      ; 1.002      ;
; 3.085 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.082      ; 0.859      ;
; 3.086 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.225      ; 1.001      ;
; 3.087 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.227      ; 1.002      ;
; 3.088 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.220      ; 0.994      ;
; 3.090 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.220      ; 0.992      ;
; 3.090 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.222      ; 0.994      ;
; 3.093 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.220      ; 0.989      ;
; 3.093 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.223      ; 0.992      ;
; 3.094 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.223      ; 0.991      ;
; 3.096 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.220      ; 0.986      ;
; 3.097 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.141      ; 1.021      ;
; 3.101 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.220      ; 0.981      ;
; 3.103 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.225      ; 0.984      ;
; 3.109 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.228      ; 0.981      ;
; 3.113 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.084      ; 0.833      ;
; 3.113 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.082      ; 0.831      ;
; 3.117 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.225      ; 0.970      ;
; 3.117 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.082      ; 0.827      ;
; 3.124 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.082      ; 0.820      ;
; 3.128 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.084      ; 0.818      ;
; 3.128 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.082      ; 0.816      ;
; 3.129 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.227      ; 0.960      ;
; 3.130 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.139      ; 0.986      ;
; 3.139 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.223      ; 0.946      ;
; 3.141 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.139      ; 0.975      ;
; 3.141 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.228      ; 0.949      ;
; 3.144 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.226      ; 0.944      ;
; 3.147 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.226      ; 0.941      ;
; 3.152 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.139      ; 0.964      ;
; 3.153 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.222      ; 0.931      ;
; 3.154 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.226      ; 0.934      ;
; 3.157 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.224      ; 0.929      ;
; 3.158 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.141      ; 0.960      ;
; 3.159 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.226      ; 0.929      ;
; 3.160 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.141      ; 0.958      ;
; 3.168 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.141      ; 0.950      ;
; 3.170 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.224      ; 0.916      ;
; 3.173 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.220      ; 0.909      ;
; 3.177 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.139      ; 0.939      ;
; 3.177 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.141      ; 0.941      ;
; 3.179 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.224      ; 0.907      ;
; 3.180 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.225      ; 0.907      ;
; 3.181 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.225      ; 0.906      ;
; 3.181 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.222      ; 0.903      ;
; 3.181 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.223      ; 0.904      ;
; 3.183 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.225      ; 0.904      ;
; 3.188 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.222      ; 0.896      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 2.944 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.456      ; 1.374      ;
; 2.953 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.461      ; 1.370      ;
; 2.955 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.459      ; 1.366      ;
; 2.972 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.264      ; 1.154      ;
; 3.035 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.470      ; 1.297      ;
; 3.035 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.461      ; 1.288      ;
; 3.037 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.461      ; 1.286      ;
; 3.037 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.266      ; 1.091      ;
; 3.039 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.462      ; 1.285      ;
; 3.045 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.462      ; 1.279      ;
; 3.046 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.472      ; 1.288      ;
; 3.046 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.458      ; 1.274      ;
; 3.053 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.472      ; 1.281      ;
; 3.059 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.461      ; 1.264      ;
; 3.062 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.461      ; 1.261      ;
; 3.065 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.462      ; 1.259      ;
; 3.072 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.462      ; 1.252      ;
; 3.075 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.472      ; 1.259      ;
; 3.085 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.518      ; 1.410      ;
; 3.087 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.457      ; 1.232      ;
; 3.089 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.472      ; 1.245      ;
; 3.093 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.456      ; 1.225      ;
; 3.100 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.462      ; 1.224      ;
; 3.101 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.470      ; 1.231      ;
; 3.102 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.457      ; 1.217      ;
; 3.106 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.470      ; 1.226      ;
; 3.107 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.460      ; 1.215      ;
; 3.111 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.461      ; 1.212      ;
; 3.111 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.457      ; 1.208      ;
; 3.112 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.460      ; 1.210      ;
; 3.131 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.456      ; 1.187      ;
; 3.150 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.459      ; 1.171      ;
; 3.151 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.231      ; 0.942      ;
; 3.151 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.458      ; 1.169      ;
; 3.160 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.229      ; 0.931      ;
; 3.168 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.519      ; 1.328      ;
; 3.193 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.472      ; 1.141      ;
; 3.194 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.519      ; 1.302      ;
; 3.199 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.459      ; 1.122      ;
; 3.202 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.519      ; 1.294      ;
; 3.216 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.529      ; 1.290      ;
; 3.220 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.460      ; 1.102      ;
; 3.223 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.456      ; 1.095      ;
; 3.231 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.459      ; 1.090      ;
; 3.232 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.457      ; 1.087      ;
; 3.236 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.459      ; 1.085      ;
; 3.236 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.456      ; 1.082      ;
; 3.237 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.470      ; 1.095      ;
; 3.238 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.460      ; 1.084      ;
; 3.238 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.458      ; 1.082      ;
; 3.239 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.519      ; 1.257      ;
; 3.240 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.457      ; 1.079      ;
; 3.241 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.460      ; 1.081      ;
; 3.241 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.458      ; 1.079      ;
; 3.241 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.459      ; 1.080      ;
; 3.246 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.456      ; 1.072      ;
; 3.246 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.459      ; 1.075      ;
; 3.246 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.459      ; 1.075      ;
; 3.248 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.529      ; 1.258      ;
; 3.248 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.458      ; 1.072      ;
; 3.251 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.456      ; 1.067      ;
; 3.254 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.459      ; 1.067      ;
; 3.255 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.459      ; 1.066      ;
; 3.255 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.519      ; 1.241      ;
; 3.257 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.457      ; 1.062      ;
; 3.262 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.459      ; 1.059      ;
; 3.266 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.458      ; 1.054      ;
; 3.267 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.458      ; 1.053      ;
; 3.269 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.459      ; 1.052      ;
; 3.279 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.518      ; 1.216      ;
; 3.280 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.456      ; 1.038      ;
; 3.290 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.470      ; 1.042      ;
; 3.292 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.458      ; 1.028      ;
; 3.302 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.520      ; 1.195      ;
; 3.334 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.520      ; 1.163      ;
; 3.351 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.520      ; 1.146      ;
; 3.383 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.520      ; 1.114      ;
; 3.394 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.520      ; 1.103      ;
; 3.455 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.530      ; 1.052      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'virt_ad9866_rxclk'                                                                                                  ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 28.083 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.634     ; 4.263      ;
; 29.538 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.647     ; 2.795      ;
; 29.958 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.576     ; 2.446      ;
; 30.140 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.613     ; 2.227      ;
; 30.158 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.613     ; 2.209      ;
; 30.295 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.573     ; 2.112      ;
; 30.310 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.580     ; 2.090      ;
; 30.346 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.613     ; 2.021      ;
; 30.476 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.629     ; 1.875      ;
; 30.546 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.634     ; 1.800      ;
; 30.558 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.634     ; 1.788      ;
; 30.559 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.634     ; 1.787      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                                                                ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 97.590 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.361      ;
; 97.590 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.361      ;
; 97.590 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.361      ;
; 97.590 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.361      ;
; 97.590 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.361      ;
; 97.590 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.361      ;
; 97.590 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.361      ;
; 97.590 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.361      ;
; 97.590 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.361      ;
; 97.590 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.361      ;
; 97.636 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.315      ;
; 97.636 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.315      ;
; 97.636 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.315      ;
; 97.636 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.315      ;
; 97.636 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.315      ;
; 97.636 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.315      ;
; 97.636 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.315      ;
; 97.636 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.315      ;
; 97.636 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.315      ;
; 97.636 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.315      ;
; 97.680 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.270      ;
; 97.680 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.270      ;
; 97.680 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.270      ;
; 97.680 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.270      ;
; 97.680 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.270      ;
; 97.680 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.270      ;
; 97.686 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.265      ;
; 97.686 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.265      ;
; 97.686 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.265      ;
; 97.686 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.265      ;
; 97.686 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.265      ;
; 97.686 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.265      ;
; 97.686 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.265      ;
; 97.686 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.265      ;
; 97.686 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.265      ;
; 97.686 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.265      ;
; 97.724 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.227      ;
; 97.724 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.227      ;
; 97.724 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.227      ;
; 97.724 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.227      ;
; 97.724 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.227      ;
; 97.724 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.227      ;
; 97.724 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.227      ;
; 97.724 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.227      ;
; 97.724 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.227      ;
; 97.724 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.227      ;
; 97.726 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.224      ;
; 97.726 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.224      ;
; 97.726 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.224      ;
; 97.726 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.224      ;
; 97.726 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.224      ;
; 97.726 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.224      ;
; 97.740 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.212      ;
; 97.740 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.212      ;
; 97.740 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.212      ;
; 97.740 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.212      ;
; 97.740 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.212      ;
; 97.740 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.212      ;
; 97.740 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.212      ;
; 97.740 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.212      ;
; 97.740 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.212      ;
; 97.740 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.212      ;
; 97.764 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.184      ;
; 97.764 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.184      ;
; 97.764 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.184      ;
; 97.764 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.184      ;
; 97.764 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.184      ;
; 97.764 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.184      ;
; 97.764 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.184      ;
; 97.764 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.184      ;
; 97.764 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.184      ;
; 97.764 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.184      ;
; 97.764 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.184      ;
; 97.767 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.181      ;
; 97.767 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.181      ;
; 97.767 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.181      ;
; 97.767 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.181      ;
; 97.767 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.181      ;
; 97.767 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.181      ;
; 97.767 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.181      ;
; 97.767 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.181      ;
; 97.767 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.181      ;
; 97.767 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.181      ;
; 97.767 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.039     ; 2.181      ;
; 97.776 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.174      ;
; 97.776 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.174      ;
; 97.776 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.174      ;
; 97.776 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.174      ;
; 97.776 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.174      ;
; 97.776 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.174      ;
; 97.814 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.136      ;
; 97.814 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.136      ;
; 97.814 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.136      ;
; 97.814 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.136      ;
; 97.814 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.136      ;
; 97.814 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.136      ;
; 97.830 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.121      ;
; 97.830 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.121      ;
; 97.830 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.121      ;
; 97.830 ; prev_gain[4]                                       ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.121      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 1040.069 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.096     ; 1.485      ;
; 1040.069 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.096     ; 1.485      ;
; 1040.069 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.096     ; 1.485      ;
; 1040.069 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.096     ; 1.485      ;
; 1040.069 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.096     ; 1.485      ;
; 1040.069 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.096     ; 1.485      ;
; 1040.148 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.097     ; 1.405      ;
; 1040.148 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.097     ; 1.405      ;
; 1040.148 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.097     ; 1.405      ;
; 1040.148 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.097     ; 1.405      ;
; 1040.559 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0100  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.097     ; 0.994      ;
; 1040.585 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.097     ; 0.968      ;
; 1040.893 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0000  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.097     ; 0.660      ;
; 1040.897 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|char_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.097     ; 0.656      ;
; 2601.375 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.015     ; 2.763      ;
; 2601.375 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.015     ; 2.763      ;
; 2601.375 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.015     ; 2.763      ;
; 2601.375 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.015     ; 2.763      ;
; 2601.375 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.015     ; 2.763      ;
; 2601.375 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.015     ; 2.763      ;
; 2601.375 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.015     ; 2.763      ;
; 2601.375 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.015     ; 2.763      ;
; 2601.375 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.015     ; 2.763      ;
; 2601.617 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[17]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.026     ; 2.510      ;
; 2601.617 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[16]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.026     ; 2.510      ;
; 2601.617 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.026     ; 2.510      ;
; 2601.617 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.026     ; 2.510      ;
; 2601.617 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.026     ; 2.510      ;
; 2601.617 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.026     ; 2.510      ;
; 2601.617 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.026     ; 2.510      ;
; 2601.617 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.026     ; 2.510      ;
; 2601.617 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.026     ; 2.510      ;
; 2602.374 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.015     ; 1.764      ;
; 2603.249 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.015     ; 0.889      ;
; 2603.249 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.015     ; 0.889      ;
; 5205.590 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.695      ;
; 5205.590 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.695      ;
; 5205.590 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.695      ;
; 5205.590 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.695      ;
; 5205.590 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.695      ;
; 5205.590 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.695      ;
; 5205.660 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.624      ;
; 5205.660 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.624      ;
; 5205.660 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.624      ;
; 5205.660 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.624      ;
; 5205.744 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.540      ;
; 5205.744 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.540      ;
; 5205.744 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.540      ;
; 5205.744 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.540      ;
; 5205.744 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.540      ;
; 5205.744 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.540      ;
; 5205.823 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.460      ;
; 5205.823 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.460      ;
; 5205.823 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.460      ;
; 5205.823 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.460      ;
; 5205.826 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.458      ;
; 5205.826 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.458      ;
; 5205.826 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.458      ;
; 5205.826 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.458      ;
; 5205.826 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.458      ;
; 5205.826 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.458      ;
; 5205.897 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.388      ;
; 5205.897 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.388      ;
; 5205.897 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.388      ;
; 5205.897 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.388      ;
; 5205.897 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.388      ;
; 5205.897 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.388      ;
; 5205.905 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.378      ;
; 5205.905 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.378      ;
; 5205.905 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.378      ;
; 5205.905 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.378      ;
; 5205.967 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.317      ;
; 5205.967 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.317      ;
; 5205.967 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.317      ;
; 5205.967 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.317      ;
; 5206.025 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.259      ;
; 5206.025 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.259      ;
; 5206.025 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.259      ;
; 5206.025 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.259      ;
; 5206.025 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.259      ;
; 5206.025 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.259      ;
; 5206.037 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.248      ;
; 5206.037 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.248      ;
; 5206.037 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.248      ;
; 5206.037 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.248      ;
; 5206.037 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.248      ;
; 5206.037 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.248      ;
; 5206.055 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.230      ;
; 5206.055 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.230      ;
; 5206.055 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.230      ;
; 5206.055 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.230      ;
; 5206.055 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.230      ;
; 5206.055 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.230      ;
; 5206.065 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.219      ;
; 5206.065 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.219      ;
; 5206.065 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.219      ;
; 5206.065 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.219      ;
; 5206.065 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.219      ;
; 5206.065 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.219      ;
; 5206.095 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.188      ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                                  ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2498.209 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.110      ; 1.910      ;
; 2498.283 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.110      ; 1.836      ;
; 2498.477 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.111      ; 1.643      ;
; 2498.479 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.110      ; 1.640      ;
; 2498.506 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.110      ; 1.613      ;
; 2498.520 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.110      ; 1.599      ;
; 2498.533 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.111      ; 1.587      ;
; 2498.570 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 1.380      ;
; 2498.573 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 1.377      ;
; 2498.585 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 1.365      ;
; 2498.594 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.110      ; 1.525      ;
; 2498.607 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.111      ; 1.513      ;
; 2498.625 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.110      ; 1.494      ;
; 2498.633 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.038     ; 1.316      ;
; 2498.665 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 1.285      ;
; 2498.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 1.282      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.680 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 1.270      ;
; 2498.704 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.110      ; 1.415      ;
; 2498.709 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.110      ; 1.410      ;
; 2498.718 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.111      ; 1.402      ;
; 2498.739 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 1.211      ;
; 2498.741 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.110      ; 1.378      ;
; 2498.748 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 1.202      ;
; 2498.768 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.038     ; 1.181      ;
; 2498.769 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.111      ; 1.351      ;
; 2498.785 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.111      ; 1.335      ;
; 2498.785 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.110      ; 1.334      ;
; 2498.787 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.110      ; 1.332      ;
; 2498.790 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.110      ; 1.329      ;
; 2498.795 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.111      ; 1.325      ;
; 2498.826 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.111      ; 1.294      ;
; 2498.834 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 1.116      ;
; 2498.843 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.110      ; 1.276      ;
; 2498.843 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 1.107      ;
; 2498.864 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 1.086      ;
; 2498.867 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 1.083      ;
; 2498.879 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 1.071      ;
; 2498.886 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.111      ; 1.234      ;
; 2498.907 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 1.043      ;
; 2498.908 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 1.042      ;
; 2498.915 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.110      ; 1.204      ;
; 2498.917 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 1.033      ;
; 2498.921 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 1.029      ;
; 2498.926 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.110      ; 1.193      ;
; 2498.929 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 1.021      ;
; 2498.940 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.110      ; 1.179      ;
; 2498.949 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 1.001      ;
; 2498.952 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 0.998      ;
; 2498.955 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.110      ; 1.164      ;
; 2498.958 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.111      ; 1.162      ;
; 2498.958 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.110      ; 1.161      ;
; 2498.962 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.110      ; 1.157      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                            ;
+-----------+------------------------------+--------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                    ; To Node                              ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------+--------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33330.685 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.042     ; 2.593      ;
; 33330.685 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.042     ; 2.593      ;
; 33330.685 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.042     ; 2.593      ;
; 33330.685 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.042     ; 2.593      ;
; 33330.685 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.042     ; 2.593      ;
; 33330.685 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.042     ; 2.593      ;
; 33330.685 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.042     ; 2.593      ;
; 33330.685 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[7]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.042     ; 2.593      ;
; 33330.685 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[3]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.042     ; 2.593      ;
; 33330.750 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.042     ; 2.528      ;
; 33330.750 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.042     ; 2.528      ;
; 33330.750 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.042     ; 2.528      ;
; 33330.750 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.042     ; 2.528      ;
; 33330.750 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.042     ; 2.528      ;
; 33330.750 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.042     ; 2.528      ;
; 33330.750 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.042     ; 2.528      ;
; 33330.750 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[7]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.042     ; 2.528      ;
; 33330.750 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[3]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.042     ; 2.528      ;
; 33330.778 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.042     ; 2.500      ;
; 33330.778 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.042     ; 2.500      ;
; 33330.778 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.042     ; 2.500      ;
; 33330.778 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.042     ; 2.500      ;
; 33330.778 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.042     ; 2.500      ;
; 33330.778 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.042     ; 2.500      ;
; 33330.778 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.042     ; 2.500      ;
; 33330.778 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[7]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.042     ; 2.500      ;
; 33330.778 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[3]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.042     ; 2.500      ;
; 33330.788 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|key_state.PREDASH ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.040     ; 2.492      ;
; 33330.833 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[17]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.451      ;
; 33330.833 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[9]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.451      ;
; 33330.833 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[10]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.451      ;
; 33330.833 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[11]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.451      ;
; 33330.833 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[12]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.451      ;
; 33330.833 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[13]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.451      ;
; 33330.833 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[14]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.451      ;
; 33330.833 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[15]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.451      ;
; 33330.833 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[16]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.451      ;
; 33330.853 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|key_state.PREDASH ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.040     ; 2.427      ;
; 33330.881 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|key_state.PREDASH ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.040     ; 2.399      ;
; 33330.898 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[17]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.386      ;
; 33330.898 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[9]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.386      ;
; 33330.898 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[10]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.386      ;
; 33330.898 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[11]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.386      ;
; 33330.898 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[12]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.386      ;
; 33330.898 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[13]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.386      ;
; 33330.898 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[14]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.386      ;
; 33330.898 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[15]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.386      ;
; 33330.898 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[16]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.386      ;
; 33330.921 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.362      ;
; 33330.921 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.362      ;
; 33330.921 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.362      ;
; 33330.921 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.362      ;
; 33330.921 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.362      ;
; 33330.921 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.362      ;
; 33330.921 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.362      ;
; 33330.921 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[7]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.362      ;
; 33330.921 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[3]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.362      ;
; 33330.926 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[17]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.358      ;
; 33330.926 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[9]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.358      ;
; 33330.926 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[10]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.358      ;
; 33330.926 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[11]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.358      ;
; 33330.926 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[12]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.358      ;
; 33330.926 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[13]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.358      ;
; 33330.926 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[14]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.358      ;
; 33330.926 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[15]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.358      ;
; 33330.926 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[16]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.358      ;
; 33330.981 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.302      ;
; 33330.981 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.302      ;
; 33330.981 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.302      ;
; 33330.981 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.302      ;
; 33330.981 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.302      ;
; 33330.981 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.302      ;
; 33330.981 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.302      ;
; 33330.981 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[7]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.302      ;
; 33330.981 ; iambic:iambic_inst|delay[6]  ; iambic:iambic_inst|delay[3]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.302      ;
; 33331.012 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.271      ;
; 33331.012 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.271      ;
; 33331.012 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.271      ;
; 33331.012 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.271      ;
; 33331.012 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.271      ;
; 33331.012 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.271      ;
; 33331.012 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.271      ;
; 33331.012 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[7]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.271      ;
; 33331.012 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[3]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.271      ;
; 33331.019 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.264      ;
; 33331.019 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.264      ;
; 33331.019 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.264      ;
; 33331.019 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.264      ;
; 33331.019 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.264      ;
; 33331.019 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.264      ;
; 33331.019 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.264      ;
; 33331.019 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[7]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.264      ;
; 33331.019 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[3]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.264      ;
; 33331.024 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|key_state.PREDASH ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.261      ;
; 33331.056 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.227      ;
; 33331.056 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.227      ;
; 33331.056 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.227      ;
; 33331.056 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.227      ;
; 33331.056 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.227      ;
; 33331.056 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.227      ;
+-----------+------------------------------+--------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                        ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.132 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.641      ; 0.887      ;
; 0.135 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.651      ; 0.900      ;
; 0.178 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.641      ; 0.933      ;
; 0.194 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.641      ; 0.949      ;
; 0.196 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.641      ; 0.951      ;
; 0.265 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.641      ; 1.020      ;
; 0.293 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.639      ; 1.046      ;
; 0.314 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.650      ; 1.078      ;
; 0.316 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.641      ; 1.071      ;
; 0.333 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.641      ; 1.088      ;
; 0.351 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.641      ; 1.106      ;
; 0.355 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.651      ; 1.120      ;
; 0.368 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.641      ; 1.123      ;
; 0.379 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.640      ; 1.133      ;
; 0.386 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.598      ; 0.891      ;
; 0.394 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.596      ; 0.897      ;
; 0.395 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.611      ; 0.913      ;
; 0.405 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.611      ; 0.923      ;
; 0.413 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.597      ; 0.917      ;
; 0.415 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.600      ; 0.922      ;
; 0.415 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.598      ; 0.920      ;
; 0.420 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.598      ; 0.925      ;
; 0.421 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.600      ; 0.928      ;
; 0.425 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.599      ; 0.931      ;
; 0.426 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.598      ; 0.931      ;
; 0.427 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.596      ; 0.930      ;
; 0.427 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.599      ; 0.933      ;
; 0.430 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.599      ; 0.936      ;
; 0.433 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.596      ; 0.936      ;
; 0.435 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.601      ; 0.943      ;
; 0.435 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.597      ; 0.939      ;
; 0.437 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.596      ; 0.940      ;
; 0.441 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.601      ; 0.949      ;
; 0.442 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.599      ; 0.948      ;
; 0.443 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.598      ; 0.948      ;
; 0.445 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.598      ; 0.950      ;
; 0.445 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.599      ; 0.951      ;
; 0.446 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.600      ; 0.953      ;
; 0.447 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.597      ; 0.951      ;
; 0.448 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.640      ; 1.202      ;
; 0.450 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.596      ; 0.953      ;
; 0.453 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.600      ; 0.960      ;
; 0.461 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.599      ; 0.967      ;
; 0.463 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.601      ; 0.971      ;
; 0.465 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.612      ; 0.984      ;
; 0.485 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.600      ; 0.992      ;
; 0.518 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.598      ; 1.023      ;
; 0.521 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.601      ; 1.029      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.380      ; 0.812      ;
; 0.533 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.381      ; 0.821      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.596      ; 1.040      ;
; 0.541 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.611      ; 1.059      ;
; 0.547 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.596      ; 1.050      ;
; 0.549 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.611      ; 1.067      ;
; 0.553 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.597      ; 1.057      ;
; 0.557 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.602      ; 1.066      ;
; 0.557 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.597      ; 1.061      ;
; 0.558 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.612      ; 1.077      ;
; 0.562 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.601      ; 1.070      ;
; 0.562 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.601      ; 1.070      ;
; 0.563 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.612      ; 1.082      ;
; 0.566 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.597      ; 1.070      ;
; 0.575 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.612      ; 1.094      ;
; 0.577 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.611      ; 1.095      ;
; 0.577 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.598      ; 1.082      ;
; 0.585 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.612      ; 1.104      ;
; 0.586 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.602      ; 1.095      ;
; 0.589 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.601      ; 1.097      ;
; 0.597 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.602      ; 1.106      ;
; 0.598 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.601      ; 1.106      ;
; 0.602 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.601      ; 1.110      ;
; 0.602 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.602      ; 1.111      ;
; 0.606 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.601      ; 1.114      ;
; 0.608 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.602      ; 1.117      ;
; 0.615 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.415      ; 0.937      ;
; 0.652 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.600      ; 1.159      ;
; 0.652 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.601      ; 1.160      ;
; 0.673 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.414      ; 0.994      ;
; 0.689 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.596      ; 1.192      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_sck'                                                                                                                         ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.148 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.052      ; 1.314      ;
; 0.148 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[17] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.052      ; 1.314      ;
; 0.148 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[16] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.052      ; 1.314      ;
; 0.148 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.052      ; 1.314      ;
; 0.148 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.052      ; 1.314      ;
; 0.148 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[13] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.052      ; 1.314      ;
; 0.148 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[12] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.052      ; 1.314      ;
; 0.148 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[11] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.052      ; 1.314      ;
; 0.148 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.052      ; 1.314      ;
; 0.148 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.052      ; 1.314      ;
; 0.148 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.052      ; 1.314      ;
; 0.148 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.052      ; 1.314      ;
; 0.148 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.052      ; 1.314      ;
; 0.148 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[20] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.052      ; 1.314      ;
; 0.148 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.052      ; 1.314      ;
; 0.148 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.052      ; 1.314      ;
; 0.166 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.050      ; 1.330      ;
; 0.166 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.050      ; 1.330      ;
; 0.166 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.050      ; 1.330      ;
; 0.166 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.050      ; 1.330      ;
; 0.166 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.050      ; 1.330      ;
; 0.166 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.050      ; 1.330      ;
; 0.166 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.050      ; 1.330      ;
; 0.166 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.050      ; 1.330      ;
; 0.166 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.050      ; 1.330      ;
; 0.166 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.050      ; 1.330      ;
; 0.166 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.050      ; 1.330      ;
; 0.166 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.050      ; 1.330      ;
; 0.166 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.050      ; 1.330      ;
; 0.166 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.050      ; 1.330      ;
; 0.166 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.050      ; 1.330      ;
; 0.168 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.249      ; 0.501      ;
; 0.169 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[0]     ; spi_ce1      ; spi_sck     ; 0.000        ; 1.022      ; 1.305      ;
; 0.169 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[29]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.022      ; 1.305      ;
; 0.169 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.022      ; 1.305      ;
; 0.171 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[8]    ; spi_ce0      ; spi_sck     ; 0.000        ; 1.039      ; 1.324      ;
; 0.171 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[5]    ; spi_ce0      ; spi_sck     ; 0.000        ; 1.039      ; 1.324      ;
; 0.171 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[1]    ; spi_ce0      ; spi_sck     ; 0.000        ; 1.039      ; 1.324      ;
; 0.171 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[0]    ; spi_ce0      ; spi_sck     ; 0.000        ; 1.039      ; 1.324      ;
; 0.171 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[36]   ; spi_ce0      ; spi_sck     ; 0.000        ; 1.039      ; 1.324      ;
; 0.171 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_ce0      ; spi_sck     ; 0.000        ; 1.039      ; 1.324      ;
; 0.171 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[38]   ; spi_ce0      ; spi_sck     ; 0.000        ; 1.039      ; 1.324      ;
; 0.171 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[37]   ; spi_ce0      ; spi_sck     ; 0.000        ; 1.039      ; 1.324      ;
; 0.171 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[40]   ; spi_ce0      ; spi_sck     ; 0.000        ; 1.039      ; 1.324      ;
; 0.181 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.057      ; 1.352      ;
; 0.181 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[28]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.057      ; 1.352      ;
; 0.181 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[27]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.057      ; 1.352      ;
; 0.181 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[25]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.057      ; 1.352      ;
; 0.181 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[23]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.057      ; 1.352      ;
; 0.181 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[21]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.057      ; 1.352      ;
; 0.181 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[20]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.057      ; 1.352      ;
; 0.181 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[19]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.057      ; 1.352      ;
; 0.181 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[18]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.057      ; 1.352      ;
; 0.181 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[17]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.057      ; 1.352      ;
; 0.181 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[16]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.057      ; 1.352      ;
; 0.181 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[15]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.057      ; 1.352      ;
; 0.181 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[14]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.057      ; 1.352      ;
; 0.181 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[12]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.057      ; 1.352      ;
; 0.181 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[0]   ; spi_ce0      ; spi_sck     ; 0.000        ; 1.057      ; 1.352      ;
; 0.181 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.057      ; 1.352      ;
; 0.185 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.118      ; 0.387      ;
; 0.189 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|done      ; spi_ce1      ; spi_sck     ; 0.000        ; 1.364      ; 1.667      ;
; 0.190 ; spi_slave:spi_slave_rx_inst|rreg[39]  ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.317      ;
; 0.198 ; spi_slave:spi_slave_rx2_inst|rreg[25] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_sck      ; spi_sck     ; 0.000        ; 0.046      ; 0.328      ;
; 0.199 ; spi_slave:spi_slave_rx_inst|rreg[8]   ; spi_slave:spi_slave_rx_inst|rdata[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.326      ;
; 0.199 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rdata[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.326      ;
; 0.200 ; spi_slave:spi_slave_rx_inst|treg[4]   ; spi_slave:spi_slave_rx_inst|treg[5]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.030      ; 0.314      ;
; 0.200 ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_slave:spi_slave_rx_inst|treg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.030      ; 0.314      ;
; 0.200 ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.313      ;
; 0.200 ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.313      ;
; 0.200 ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.313      ;
; 0.200 ; spi_slave:spi_slave_rx2_inst|treg[44] ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.030      ; 0.314      ;
; 0.200 ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.030      ; 0.314      ;
; 0.200 ; spi_slave:spi_slave_rx2_inst|treg[31] ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.030      ; 0.314      ;
; 0.200 ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.030      ; 0.314      ;
; 0.200 ; spi_slave:spi_slave_rx2_inst|treg[12] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.313      ;
; 0.200 ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.313      ;
; 0.201 ; spi_slave:spi_slave_rx_inst|treg[43]  ; spi_slave:spi_slave_rx_inst|treg[44]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; spi_slave:spi_slave_rx_inst|treg[24]  ; spi_slave:spi_slave_rx_inst|treg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.313      ;
; 0.201 ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; spi_slave:spi_slave_rx2_inst|treg[18] ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; spi_slave:spi_slave_rx2_inst|treg[21] ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.030      ; 0.315      ;
; 0.201 ; spi_slave:spi_slave_rx2_inst|treg[11] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; spi_slave:spi_slave_rx2_inst|treg[1]  ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; spi_slave:spi_slave_rx2_inst|treg[0]  ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[44]  ; spi_slave:spi_slave_rx_inst|treg[45]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.315      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_slave:spi_slave_rx_inst|treg[40]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.315      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_slave:spi_slave_rx_inst|treg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[20]  ; spi_slave:spi_slave_rx_inst|treg[21]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[19]  ; spi_slave:spi_slave_rx_inst|treg[20]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[16]  ; spi_slave:spi_slave_rx_inst|treg[17]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[3]   ; spi_slave:spi_slave_rx_inst|treg[4]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.030      ; 0.316      ;
; 0.202 ; spi_slave:spi_slave_rx2_inst|treg[25] ; spi_slave:spi_slave_rx2_inst|treg[26]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.315      ;
; 0.202 ; spi_slave:spi_slave_rx2_inst|treg[40] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.030      ; 0.316      ;
; 0.202 ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.315      ;
; 0.203 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[1]     ; spi_ce1      ; spi_sck     ; 0.000        ; 1.056      ; 1.373      ;
; 0.203 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[2]     ; spi_ce1      ; spi_sck     ; 0.000        ; 1.056      ; 1.373      ;
; 0.203 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[3]     ; spi_ce1      ; spi_sck     ; 0.000        ; 1.056      ; 1.373      ;
; 0.203 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[4]     ; spi_ce1      ; spi_sck     ; 0.000        ; 1.056      ; 1.373      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.162 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.488      ;
; 0.172 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.494      ;
; 0.179 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.505      ;
; 0.180 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.506      ;
; 0.186 ; profile:profile_CW|hang_PTT         ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; profile:profile_CW|enable_hang      ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|char_PTT         ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.196 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.522      ;
; 0.197 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.201 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.322      ;
; 0.226 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[5]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.346      ;
; 0.226 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[7]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.346      ;
; 0.232 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[1]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.352      ;
; 0.234 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[9]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.354      ;
; 0.238 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.358      ;
; 0.276 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.603      ;
; 0.286 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.609      ;
; 0.289 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.612      ;
; 0.293 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.620      ;
; 0.296 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.621      ;
; 0.299 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.622      ;
; 0.299 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.303 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.625      ;
; 0.304 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.626      ;
; 0.304 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.631      ;
; 0.305 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.307 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[3]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[6]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[8]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[0]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.318 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.641      ;
; 0.319 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.641      ;
; 0.320 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.323 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.645      ;
; 0.328 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[9]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.448      ;
; 0.329 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.449      ;
; 0.335 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[7]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.455      ;
; 0.336 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[1]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.456      ;
; 0.343 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[5]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.463      ;
; 0.361 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[2]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.482      ;
; 0.361 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[3]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.482      ;
; 0.361 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[8]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.482      ;
; 0.362 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[4]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.483      ;
; 0.362 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.482      ;
; 0.372 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.009       ; 0.087      ; 0.554      ;
; 0.374 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.009       ; 0.087      ; 0.556      ;
; 0.405 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[0]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.526      ;
; 0.407 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.734      ;
; 0.412 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[6]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.533      ;
; 0.416 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[2]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.537      ;
; 0.417 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[4]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.538      ;
; 0.421 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.748      ;
; 0.425 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.751      ;
; 0.445 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.566      ;
; 0.446 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.448 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.569      ;
; 0.453 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.463 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.473 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.583      ;
; 0.476 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.586      ;
; 0.485 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.606      ;
; 0.485 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.606      ;
; 0.485 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.606      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.185 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.307      ;
; 0.191 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.312      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.318      ;
; 0.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.320      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.325      ;
; 0.214 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.336      ;
; 0.217 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.338      ;
; 0.220 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.341      ;
; 0.253 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.374      ;
; 0.262 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.383      ;
; 0.270 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.391      ;
; 0.297 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.418      ;
; 0.314 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.435      ;
; 0.317 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.439      ;
; 0.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.440      ;
; 0.321 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.442      ;
; 0.334 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.455      ;
; 0.347 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.468      ;
; 0.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.478      ;
; 0.442 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.563      ;
; 0.443 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.564      ;
; 0.446 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.568      ;
; 0.447 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.569      ;
; 0.447 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.568      ;
; 0.474 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.595      ;
; 0.496 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.618      ;
; 0.497 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.619      ;
; 0.498 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.619      ;
; 0.500 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.622      ;
; 0.501 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.622      ;
; 0.501 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.623      ;
; 0.502 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.623      ;
; 0.505 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.626      ;
; 0.506 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.627      ;
; 0.513 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.635      ;
; 0.515 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.044      ; 0.643      ;
; 0.529 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.650      ;
; 0.531 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.045      ; 0.660      ;
; 0.533 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.045      ; 0.662      ;
; 0.537 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.658      ;
; 0.547 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.045      ; 0.676      ;
; 0.574 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.696      ;
; 0.600 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.722      ;
; 0.607 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.729      ;
; 0.616 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.738      ;
; 0.626 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.748      ;
; 0.663 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.784      ;
; 0.669 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.791      ;
; 0.676 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.192      ; 0.972      ;
; 0.676 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.797      ;
; 0.680 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.801      ;
; 0.684 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.805      ;
; 0.687 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.808      ;
; 0.691 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.192      ; 0.987      ;
; 0.699 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.192      ; 0.995      ;
; 0.701 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.193      ; 0.998      ;
; 0.708 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.193      ; 1.005      ;
; 0.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.194      ; 1.017      ;
; 0.720 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.194      ; 1.018      ;
; 0.733 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.193      ; 1.030      ;
; 0.739 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.861      ;
; 0.749 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.870      ;
; 0.750 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.871      ;
; 0.767 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.889      ;
; 0.769 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.891      ;
; 0.780 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.193      ; 1.077      ;
; 0.784 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.906      ;
; 0.787 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.193      ; 1.084      ;
; 0.797 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.919      ;
; 0.801 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.923      ;
; 0.821 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.942      ;
; 0.822 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.943      ;
; 0.831 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.193      ; 1.128      ;
; 0.845 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.193      ; 1.142      ;
; 0.845 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.966      ;
; 0.848 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.193      ; 1.145      ;
; 0.851 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.192      ; 1.147      ;
; 0.852 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.193      ; 1.149      ;
; 0.855 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.193      ; 1.152      ;
; 0.858 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.979      ;
; 0.862 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.983      ;
; 0.873 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.193      ; 1.170      ;
; 0.882 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.193      ; 1.179      ;
; 0.892 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.192      ; 1.188      ;
; 0.915 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 1.036      ;
; 0.926 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 1.047      ;
; 0.960 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.193      ; 1.257      ;
; 0.987 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 1.108      ;
; 0.998 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 1.119      ;
; 1.000 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 1.121      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                         ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.187 ; iambic:iambic_inst|keyer_out             ; iambic:iambic_inst|keyer_out             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; iambic:iambic_inst|key_state.DASHDELAY   ; iambic:iambic_inst|key_state.DASHDELAY   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; iambic:iambic_inst|key_state.DOTDELAY    ; iambic:iambic_inst|key_state.DOTDELAY    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; iambic:iambic_inst|key_state.SENDDOT     ; iambic:iambic_inst|key_state.SENDDOT     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; iambic:iambic_inst|key_state.LETTERSPACE ; iambic:iambic_inst|key_state.LETTERSPACE ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.202 ; iambic:iambic_inst|delay[17]             ; iambic:iambic_inst|delay[17]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.322      ;
; 0.208 ; iambic:iambic_inst|key_state.DOTDELAY    ; iambic:iambic_inst|dash_memory           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.328      ;
; 0.221 ; iambic:iambic_inst|dot_memory            ; iambic:iambic_inst|key_state.DASHHELD    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.341      ;
; 0.297 ; iambic:iambic_inst|delay[1]              ; iambic:iambic_inst|delay[1]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; iambic:iambic_inst|delay[15]             ; iambic:iambic_inst|delay[15]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; iambic:iambic_inst|delay[2]              ; iambic:iambic_inst|delay[2]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; iambic:iambic_inst|delay[14]             ; iambic:iambic_inst|delay[14]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; iambic:iambic_inst|dash_memory           ; iambic:iambic_inst|key_state.00000       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; iambic:iambic_inst|delay[13]             ; iambic:iambic_inst|delay[13]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; iambic:iambic_inst|delay[16]             ; iambic:iambic_inst|delay[16]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; iambic:iambic_inst|dash_memory           ; iambic:iambic_inst|key_state.DOTHELD     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; iambic:iambic_inst|dash_memory           ; iambic:iambic_inst|key_state.PREDASH     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; iambic:iambic_inst|delay[7]              ; iambic:iambic_inst|delay[7]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.422      ;
; 0.305 ; iambic:iambic_inst|delay[9]              ; iambic:iambic_inst|delay[9]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; iambic:iambic_inst|delay[5]              ; iambic:iambic_inst|delay[5]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; iambic:iambic_inst|delay[10]             ; iambic:iambic_inst|delay[10]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; iambic:iambic_inst|delay[11]             ; iambic:iambic_inst|delay[11]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; iambic:iambic_inst|delay[3]              ; iambic:iambic_inst|delay[3]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; iambic:iambic_inst|key_state.SENDDOT     ; iambic:iambic_inst|key_state.DOTDELAY    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; iambic:iambic_inst|key_state.PREDOT      ; iambic:iambic_inst|key_state.SENDDOT     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; iambic:iambic_inst|delay[4]              ; iambic:iambic_inst|delay[4]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; iambic:iambic_inst|delay[6]              ; iambic:iambic_inst|delay[6]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.429      ;
; 0.310 ; iambic:iambic_inst|delay[0]              ; iambic:iambic_inst|delay[0]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.313 ; iambic:iambic_inst|delay[8]              ; iambic:iambic_inst|delay[8]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.434      ;
; 0.318 ; iambic:iambic_inst|key_state.LETTERSPACE ; iambic:iambic_inst|dot_memory            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.435      ;
; 0.320 ; iambic:iambic_inst|delay[12]             ; iambic:iambic_inst|delay[12]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.440      ;
; 0.330 ; iambic:iambic_inst|key_state.DOTDELAY    ; iambic:iambic_inst|key_state.DOTHELD     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.450      ;
; 0.348 ; iambic:iambic_inst|dot_memory            ; iambic:iambic_inst|key_state.00000       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.468      ;
; 0.358 ; iambic:iambic_inst|key_state.PREDASH     ; iambic:iambic_inst|key_state.SENDDASH    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.481      ;
; 0.375 ; iambic:iambic_inst|key_state.SENDDASH    ; iambic:iambic_inst|key_state.DASHDELAY   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.495      ;
; 0.422 ; iambic:iambic_inst|key_state.DOTHELD     ; iambic:iambic_inst|key_state.PREDOT      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.542      ;
; 0.424 ; iambic:iambic_inst|key_state.DASHDELAY   ; iambic:iambic_inst|key_state.DASHHELD    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.541      ;
; 0.439 ; iambic:iambic_inst|key_state.00000       ; iambic:iambic_inst|key_state.00000       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.559      ;
; 0.440 ; iambic:iambic_inst|key_state.DASHDELAY   ; iambic:iambic_inst|dot_memory            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.557      ;
; 0.446 ; iambic:iambic_inst|delay[1]              ; iambic:iambic_inst|delay[2]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; iambic:iambic_inst|delay[15]             ; iambic:iambic_inst|delay[16]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.567      ;
; 0.449 ; iambic:iambic_inst|delay[13]             ; iambic:iambic_inst|delay[14]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.569      ;
; 0.450 ; iambic:iambic_inst|delay[7]              ; iambic:iambic_inst|delay[8]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.571      ;
; 0.454 ; iambic:iambic_inst|delay[9]              ; iambic:iambic_inst|delay[10]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; iambic:iambic_inst|delay[3]              ; iambic:iambic_inst|delay[4]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; iambic:iambic_inst|delay[5]              ; iambic:iambic_inst|delay[6]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; iambic:iambic_inst|delay[11]             ; iambic:iambic_inst|delay[12]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.575      ;
; 0.457 ; iambic:iambic_inst|delay[0]              ; iambic:iambic_inst|delay[1]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; iambic:iambic_inst|delay[14]             ; iambic:iambic_inst|delay[15]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; iambic:iambic_inst|delay[2]              ; iambic:iambic_inst|delay[3]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; iambic:iambic_inst|delay[16]             ; iambic:iambic_inst|delay[17]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.578      ;
; 0.460 ; iambic:iambic_inst|delay[0]              ; iambic:iambic_inst|delay[2]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; iambic:iambic_inst|delay[14]             ; iambic:iambic_inst|delay[16]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; iambic:iambic_inst|delay[2]              ; iambic:iambic_inst|delay[4]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.581      ;
; 0.464 ; iambic:iambic_inst|delay[10]             ; iambic:iambic_inst|delay[11]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.584      ;
; 0.466 ; iambic:iambic_inst|key_state.LETTERSPACE ; iambic:iambic_inst|dash_memory           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.583      ;
; 0.466 ; iambic:iambic_inst|delay[6]              ; iambic:iambic_inst|delay[7]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; iambic:iambic_inst|delay[8]              ; iambic:iambic_inst|delay[9]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.592      ;
; 0.466 ; iambic:iambic_inst|delay[4]              ; iambic:iambic_inst|delay[5]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; iambic:iambic_inst|delay[10]             ; iambic:iambic_inst|delay[12]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; iambic:iambic_inst|key_state.DOTHELD     ; iambic:iambic_inst|key_state.PREDASH     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; iambic:iambic_inst|delay[6]              ; iambic:iambic_inst|delay[8]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.590      ;
; 0.469 ; iambic:iambic_inst|delay[8]              ; iambic:iambic_inst|delay[10]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.595      ;
; 0.469 ; iambic:iambic_inst|delay[4]              ; iambic:iambic_inst|delay[6]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.590      ;
; 0.470 ; iambic:iambic_inst|key_state.SENDDASH    ; iambic:iambic_inst|keyer_out             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.591      ;
; 0.474 ; iambic:iambic_inst|dot_memory            ; iambic:iambic_inst|key_state.PREDOT      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.594      ;
; 0.478 ; iambic:iambic_inst|delay[12]             ; iambic:iambic_inst|delay[13]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.598      ;
; 0.478 ; iambic:iambic_inst|key_state.SENDDASH    ; iambic:iambic_inst|key_state.SENDDASH    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.598      ;
; 0.481 ; iambic:iambic_inst|delay[12]             ; iambic:iambic_inst|delay[14]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.601      ;
; 0.502 ; iambic:iambic_inst|dot_memory            ; iambic:iambic_inst|key_state.PREDASH     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.622      ;
; 0.508 ; iambic:iambic_inst|delay[7]              ; iambic:iambic_inst|delay[9]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.634      ;
; 0.509 ; iambic:iambic_inst|delay[1]              ; iambic:iambic_inst|delay[3]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.630      ;
; 0.510 ; iambic:iambic_inst|delay[15]             ; iambic:iambic_inst|delay[17]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.630      ;
; 0.511 ; iambic:iambic_inst|delay[7]              ; iambic:iambic_inst|delay[10]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.637      ;
; 0.512 ; iambic:iambic_inst|delay[13]             ; iambic:iambic_inst|delay[15]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.632      ;
; 0.512 ; iambic:iambic_inst|delay[1]              ; iambic:iambic_inst|delay[4]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.633      ;
; 0.515 ; iambic:iambic_inst|delay[13]             ; iambic:iambic_inst|delay[16]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.635      ;
; 0.517 ; iambic:iambic_inst|delay[9]              ; iambic:iambic_inst|delay[11]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; iambic:iambic_inst|delay[5]              ; iambic:iambic_inst|delay[7]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; iambic:iambic_inst|delay[3]              ; iambic:iambic_inst|delay[5]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; iambic:iambic_inst|delay[11]             ; iambic:iambic_inst|delay[13]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.638      ;
; 0.520 ; iambic:iambic_inst|delay[9]              ; iambic:iambic_inst|delay[12]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; iambic:iambic_inst|delay[5]              ; iambic:iambic_inst|delay[8]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; iambic:iambic_inst|delay[3]              ; iambic:iambic_inst|delay[6]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; iambic:iambic_inst|delay[11]             ; iambic:iambic_inst|delay[14]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.641      ;
; 0.523 ; iambic:iambic_inst|delay[0]              ; iambic:iambic_inst|delay[3]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; iambic:iambic_inst|delay[14]             ; iambic:iambic_inst|delay[17]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.643      ;
; 0.523 ; iambic:iambic_inst|delay[2]              ; iambic:iambic_inst|delay[5]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.644      ;
; 0.526 ; iambic:iambic_inst|delay[0]              ; iambic:iambic_inst|delay[4]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.647      ;
; 0.526 ; iambic:iambic_inst|delay[2]              ; iambic:iambic_inst|delay[6]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.647      ;
; 0.527 ; iambic:iambic_inst|delay[6]              ; iambic:iambic_inst|delay[9]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.653      ;
; 0.529 ; iambic:iambic_inst|key_state.DASHHELD    ; iambic:iambic_inst|key_state.PREDASH     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.649      ;
; 0.530 ; iambic:iambic_inst|delay[6]              ; iambic:iambic_inst|delay[10]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.656      ;
; 0.530 ; iambic:iambic_inst|delay[10]             ; iambic:iambic_inst|delay[13]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.650      ;
; 0.532 ; iambic:iambic_inst|delay[8]              ; iambic:iambic_inst|delay[11]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.658      ;
; 0.532 ; iambic:iambic_inst|delay[4]              ; iambic:iambic_inst|delay[7]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; iambic:iambic_inst|delay[10]             ; iambic:iambic_inst|delay[14]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.653      ;
; 0.535 ; iambic:iambic_inst|delay[8]              ; iambic:iambic_inst|delay[12]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.661      ;
; 0.535 ; iambic:iambic_inst|delay[4]              ; iambic:iambic_inst|delay[8]              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.656      ;
; 0.544 ; iambic:iambic_inst|delay[12]             ; iambic:iambic_inst|delay[15]             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.664      ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.314      ;
; 0.205 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.325      ;
; 0.224 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.344      ;
; 0.228 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.348      ;
; 0.232 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.352      ;
; 0.233 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.353      ;
; 0.233 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.353      ;
; 0.266 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.387      ;
; 0.269 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.389      ;
; 0.293 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.412      ;
; 0.294 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.413      ;
; 0.295 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.414      ;
; 0.296 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.297 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.421      ;
; 0.304 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.428      ;
; 0.313 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.433      ;
; 0.328 ; ad9866:ad9866_inst|sclk                            ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.448      ;
; 0.329 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.449      ;
; 0.331 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.451      ;
; 0.334 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.454      ;
; 0.335 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.455      ;
; 0.338 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.458      ;
; 0.339 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.459      ;
; 0.339 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.459      ;
; 0.340 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut1_pc[0]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.460      ;
; 0.350 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.470      ;
; 0.379 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.499      ;
; 0.393 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.513      ;
; 0.396 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.516      ;
; 0.401 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sclk                            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.521      ;
; 0.418 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.537      ;
; 0.420 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.540      ;
; 0.433 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.554      ;
; 0.438 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.039      ; 0.561      ;
; 0.442 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.561      ;
; 0.443 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.562      ;
; 0.443 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.562      ;
; 0.444 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.563      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                  ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.187 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.247      ; 0.548      ;
; 0.250 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.247      ; 0.611      ;
; 0.253 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.253      ; 0.620      ;
; 0.256 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.247      ; 0.617      ;
; 0.258 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.247      ; 0.619      ;
; 0.259 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.247      ; 0.620      ;
; 0.262 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.253      ; 0.629      ;
; 0.273 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.247      ; 0.634      ;
; 0.282 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.253      ; 0.649      ;
; 0.295 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.248      ; 0.657      ;
; 0.307 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.247      ; 0.668      ;
; 0.334 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.248      ; 0.696      ;
; 0.342 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.248      ; 0.704      ;
; 0.376 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.247      ; 0.737      ;
; 0.379 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.248      ; 0.741      ;
; 0.391 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.248      ; 0.753      ;
; 0.392 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.247      ; 0.753      ;
; 0.396 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.245      ; 0.755      ;
; 0.396 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.248      ; 0.758      ;
; 0.416 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.245      ; 0.775      ;
; 0.436 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.355      ; 0.698      ;
; 0.438 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.358      ; 0.703      ;
; 0.445 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.356      ; 0.708      ;
; 0.447 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.358      ; 0.712      ;
; 0.448 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.247      ; 0.809      ;
; 0.449 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.245      ; 0.808      ;
; 0.454 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.358      ; 0.719      ;
; 0.454 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.247      ; 0.815      ;
; 0.456 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.247      ; 0.817      ;
; 0.462 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.245      ; 0.821      ;
; 0.470 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.245      ; 0.829      ;
; 0.473 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.358      ; 0.738      ;
; 0.473 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.358      ; 0.738      ;
; 0.474 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.356      ; 0.737      ;
; 0.474 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.358      ; 0.739      ;
; 0.477 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.357      ; 0.741      ;
; 0.478 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.355      ; 0.740      ;
; 0.478 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.208      ; 0.593      ;
; 0.481 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.247      ; 0.842      ;
; 0.483 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.357      ; 0.747      ;
; 0.484 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.245      ; 0.843      ;
; 0.486 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.360      ; 0.753      ;
; 0.489 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.357      ; 0.753      ;
; 0.496 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.352      ; 0.755      ;
; 0.497 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.213      ; 0.617      ;
; 0.497 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.360      ; 0.764      ;
; 0.497 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.206      ; 0.610      ;
; 0.499 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.208      ; 0.614      ;
; 0.500 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.213      ; 0.620      ;
; 0.500 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.206      ; 0.613      ;
; 0.501 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.352      ; 0.760      ;
; 0.502 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.352      ; 0.761      ;
; 0.503 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.208      ; 0.618      ;
; 0.504 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.353      ; 0.764      ;
; 0.505 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.357      ; 0.769      ;
; 0.505 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.357      ; 0.769      ;
; 0.507 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.208      ; 0.622      ;
; 0.508 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.354      ; 0.769      ;
; 0.510 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.352      ; 0.769      ;
; 0.510 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.352      ; 0.769      ;
; 0.511 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.247      ; 0.872      ;
; 0.512 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.360      ; 0.779      ;
; 0.513 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.355      ; 0.775      ;
; 0.513 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.206      ; 0.626      ;
; 0.514 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.352      ; 0.773      ;
; 0.514 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.355      ; 0.776      ;
; 0.514 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.355      ; 0.776      ;
; 0.515 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.355      ; 0.777      ;
; 0.515 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.353      ; 0.775      ;
; 0.516 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.359      ; 0.782      ;
; 0.516 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.359      ; 0.782      ;
; 0.516 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.206      ; 0.629      ;
; 0.521 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.359      ; 0.787      ;
; 0.524 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.245      ; 0.883      ;
; 0.525 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.213      ; 0.645      ;
; 0.528 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.352      ; 0.787      ;
; 0.528 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.352      ; 0.787      ;
; 0.529 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.354      ; 0.790      ;
; 0.532 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.350      ; 0.789      ;
; 0.533 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.354      ; 0.794      ;
; 0.537 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.354      ; 0.798      ;
; 0.539 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.355      ; 0.801      ;
; 0.541 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.243      ; 0.898      ;
; 0.546 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.352      ; 0.805      ;
; 0.553 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.356      ; 0.816      ;
; 0.553 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.352      ; 0.812      ;
; 0.563 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.356      ; 0.826      ;
; 0.565 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.356      ; 0.828      ;
; 0.566 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.358      ; 0.831      ;
; 0.567 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.356      ; 0.830      ;
; 0.568 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.245      ; 0.927      ;
; 0.585 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.357      ; 0.849      ;
; 0.587 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.355      ; 0.849      ;
; 0.587 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.358      ; 0.852      ;
; 0.603 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.353      ; 0.863      ;
; 0.604 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.350      ; 0.861      ;
; 0.604 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.206      ; 0.717      ;
; 0.604 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.442      ; 1.160      ;
; 0.609 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.355      ; 0.871      ;
; 0.610 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.357      ; 0.874      ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.202 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.313      ;
; 0.214 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.325      ;
; 0.273 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.384      ;
; 0.287 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.398      ;
; 0.295 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.007      ; 0.386      ;
; 0.302 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.413      ;
; 0.311 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.422      ;
; 0.316 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.427      ;
; 0.321 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.432      ;
; 0.322 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.433      ;
; 0.324 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.434      ;
; 0.326 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.437      ;
; 0.330 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.441      ;
; 0.331 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.003     ; 0.412      ;
; 0.331 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.442      ;
; 0.333 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.074      ; 0.491      ;
; 0.334 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.445      ;
; 0.354 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.465      ;
; 0.358 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.332      ; 0.794      ;
; 0.362 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.052      ; 0.498      ;
; 0.362 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.102      ; 0.548      ;
; 0.371 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.504      ;
; 0.371 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.482      ;
; 0.381 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.492      ;
; 0.388 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.499      ;
; 0.388 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.499      ;
; 0.398 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.451      ; 0.933      ;
; 0.399 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.074      ; 0.557      ;
; 0.401 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.109      ; 0.594      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.034      ; 0.544      ;
; 0.442 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.010     ; 0.516      ;
; 0.449 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.028     ; 0.505      ;
; 0.453 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.006      ; 0.543      ;
; 0.455 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.100      ; 0.639      ;
; 0.455 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.566      ;
; 0.459 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.343      ; 0.906      ;
; 0.468 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.099      ; 0.651      ;
; 0.468 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.382      ; 0.934      ;
; 0.469 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.002      ; 0.555      ;
; 0.469 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.580      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.002      ; 0.565      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.002      ; 0.565      ;
; 0.484 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.087     ; 0.481      ;
; 0.499 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.045      ; 0.628      ;
; 0.499 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.610      ;
; 0.500 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.611      ;
; 0.502 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.102      ; 0.688      ;
; 0.503 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.045      ; 0.632      ;
; 0.504 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.644      ;
; 0.509 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.343      ; 0.956      ;
; 0.513 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.624      ;
; 0.517 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.329      ; 0.950      ;
; 0.520 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.316      ; 0.940      ;
; 0.532 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.643      ;
; 0.537 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.070     ; 0.551      ;
; 0.551 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.014     ; 0.621      ;
; 0.556 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.322      ; 0.982      ;
; 0.557 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.006      ; 0.647      ;
; 0.561 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.325      ; 0.990      ;
; 0.563 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.418      ; 1.065      ;
; 0.565 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.002      ; 0.651      ;
; 0.566 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.677      ;
; 0.567 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.678      ;
; 0.570 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.002      ; 0.656      ;
; 0.579 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.322      ; 1.005      ;
; 0.587 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.312      ; 1.003      ;
; 0.588 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.414      ; 1.106      ;
; 0.596 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.356      ; 1.056      ;
; 0.598 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.382      ; 1.064      ;
; 0.599 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.382      ; 1.065      ;
; 0.601 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.002      ; 0.687      ;
; 0.604 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.354      ; 1.062      ;
; 0.606 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.247      ; 0.957      ;
; 0.611 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.042     ; 0.653      ;
; 0.614 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.386      ; 1.104      ;
; 0.621 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.356      ; 1.081      ;
; 0.622 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.733      ;
; 0.625 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.143     ; 0.566      ;
; 0.633 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.247      ; 0.984      ;
; 0.637 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.328      ; 1.069      ;
; 0.642 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.236      ; 0.982      ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.200 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[1]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.045      ; 0.329      ;
; 0.200 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[12][6]                                                                       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[13][6]                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.107      ; 0.391      ;
; 0.201 ; agc_nearclip                                                                                                                       ; agc_nearclip                                                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                      ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                      ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                       ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.203 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.313      ;
; 0.203 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.313      ;
; 0.203 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.312      ;
; 0.203 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[2][0]                                                                              ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[3][0]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.312      ;
; 0.204 ; transmitter:transmitter_inst|CicInterpM5:in2|s1[50]                                                                                ; transmitter:transmitter_inst|CicInterpM5:in2|s2[50]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.104      ; 0.392      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[9][1]                                                                              ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[10][1]                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter4a2                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|wrptr_g[2]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.045      ; 0.334      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.312      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.315      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.315      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[16][2]                                                                       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[17][2]                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[1][0]                                                                              ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[2][0]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; receiver:receiver_inst|cordic:cordic_inst|Z[0][0]                                                                                  ; receiver:receiver_inst|cordic:cordic_inst|Z[1][0]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; receiver:receiver_inst|cordic:cordic_inst|Z[12][1]                                                                                 ; receiver:receiver_inst|cordic:cordic_inst|Z[13][2]                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.206 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[4]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.289      ; 0.579      ;
; 0.206 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.313      ;
; 0.206 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.316      ;
; 0.206 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.316      ;
; 0.206 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[9] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.313      ;
; 0.206 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.313      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'virt_ad9866_rxclk'                                                                                                   ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 11.477 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.547     ; 1.669      ;
; 11.477 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.547     ; 1.669      ;
; 11.485 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.547     ; 1.677      ;
; 11.552 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.542     ; 1.749      ;
; 11.681 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.494     ; 1.926      ;
; 11.698 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.526     ; 1.911      ;
; 11.704 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.488     ; 1.955      ;
; 11.814 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.526     ; 2.027      ;
; 11.848 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.527     ; 2.060      ;
; 12.042 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.491     ; 2.290      ;
; 12.351 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.559     ; 2.531      ;
; 13.658 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.547     ; 3.850      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                  ;
+-------+--------------+----------------+------------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.106 ; 13.563       ; 10.457         ; Port Rate        ; ad9866_clk ; Rise       ; ad9866_rxclk                                                                                                                                            ;
; 3.106 ; 13.563       ; 10.457         ; Port Rate        ; ad9866_clk ; Rise       ; ad9866_txclk                                                                                                                                            ;
; 5.788 ; 6.004        ; 0.216          ; High Pulse Width ; ad9866_clk ; Fall       ; transmitter:transmitter_inst|out_data[12]                                                                                                               ;
; 5.788 ; 6.004        ; 0.216          ; High Pulse Width ; ad9866_clk ; Fall       ; transmitter:transmitter_inst|out_data[4]                                                                                                                ;
; 5.788 ; 6.004        ; 0.216          ; High Pulse Width ; ad9866_clk ; Fall       ; transmitter:transmitter_inst|out_data[5]                                                                                                                ;
; 5.790 ; 6.006        ; 0.216          ; High Pulse Width ; ad9866_clk ; Fall       ; transmitter:transmitter_inst|out_data[3]                                                                                                                ;
; 5.791 ; 6.007        ; 0.216          ; High Pulse Width ; ad9866_clk ; Fall       ; transmitter:transmitter_inst|out_data[7]                                                                                                                ;
; 5.792 ; 5.976        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|counter[1]                                                                                             ;
; 5.792 ; 5.976        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|counter[2]                                                                                             ;
; 5.792 ; 5.976        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|counter[3]                                                                                             ;
; 5.792 ; 5.976        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|counter[4]                                                                                             ;
; 5.792 ; 5.976        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|counter[5]                                                                                             ;
; 5.792 ; 5.976        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|counter[6]                                                                                             ;
; 5.792 ; 5.976        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|counter[7]                                                                                             ;
; 5.792 ; 5.976        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|counter[8]                                                                                             ;
; 5.793 ; 5.977        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[27]                                          ;
; 5.793 ; 5.977        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[28]                                          ;
; 5.793 ; 5.977        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[29]                                          ;
; 5.793 ; 5.977        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[30]                                          ;
; 5.793 ; 5.977        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[31]                                          ;
; 5.793 ; 5.977        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[32]                                          ;
; 5.793 ; 5.977        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[33]                                          ;
; 5.793 ; 5.977        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[34]                                          ;
; 5.793 ; 5.977        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[35]                                          ;
; 5.793 ; 5.977        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[36]                                          ;
; 5.793 ; 5.977        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[37]                                          ;
; 5.793 ; 5.977        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[38]                                          ;
; 5.795 ; 5.979        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[13][0]                                                                                            ;
; 5.795 ; 5.979        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[13][1]                                                                                            ;
; 5.795 ; 5.979        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[13][2]                                                                                            ;
; 5.795 ; 5.979        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[13][3]                                                                                            ;
; 5.795 ; 5.979        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[13][4]                                                                                            ;
; 5.795 ; 5.979        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[13][5]                                                                                            ;
; 5.795 ; 5.979        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[13][6]                                                                                            ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[27]                                          ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[28]                                          ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[29]                                          ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[30]                                          ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[31]                                          ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[32]                                          ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[33]                                          ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[34]                                          ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[35]                                          ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[36]                                          ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[37]                                          ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[38]                                          ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[14][1]                                                                                            ;
; 5.797 ; 5.981        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[14]                                                                                              ;
; 5.797 ; 5.981        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[18]                                                                                              ;
; 5.797 ; 5.981        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[22]                                                                                              ;
; 5.797 ; 5.981        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[33]                                                                                              ;
; 5.797 ; 5.981        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[0]                                                       ;
; 5.797 ; 5.981        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[10]                                                      ;
; 5.797 ; 5.981        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[1]                                                       ;
; 5.797 ; 5.981        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[2]                                                       ;
; 5.797 ; 5.981        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[3]                                                       ;
; 5.797 ; 5.981        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[4]                                                       ;
; 5.797 ; 5.981        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[5]                                                       ;
; 5.797 ; 5.981        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[6]                                                       ;
; 5.797 ; 5.981        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[7]                                                       ;
; 5.797 ; 5.981        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[8]                                                       ;
; 5.797 ; 5.981        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[9]                                                       ;
; 5.797 ; 5.981        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[1]                                                      ;
; 5.797 ; 5.981        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[5]                                                      ;
; 5.797 ; 5.981        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[6]                                                      ;
; 5.797 ; 5.981        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[9]                                                      ;
; 5.797 ; 5.981        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[2]                                                      ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[2]                                                                ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[0]                                                                                              ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[10]                                                                                             ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[1]                                                                                              ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[2]                                                                                              ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[3]                                                                                              ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[4]                                                                                              ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[5]                                                                                              ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[8]                                                                                              ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Raccum[9]                                                                                              ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[11]                                                                                              ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[12]                                                                                              ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[15]                                                                                              ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[16]                                                                                              ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[20]                                                                                              ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Rmult[21]                                                                                              ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[11][0]                                                                                            ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[11][10]                                                                                           ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[11][1]                                                                                            ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[11][2]                                                                                            ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[11][3]                                                                                            ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[11][4]                                                                                            ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[11][5]                                                                                            ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[11][6]                                                                                            ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[11][7]                                                                                            ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[11][8]                                                                                            ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[11][9]                                                                                            ;
; 5.800 ; 6.030        ; 0.230          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ram_block1a0~porta_address_reg0 ;
; 5.800 ; 5.984        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|counter[1]                                                                                             ;
; 5.800 ; 5.984        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|counter[2]                                                                                             ;
; 5.800 ; 5.984        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|counter[3]                                                                                             ;
; 5.800 ; 5.984        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|counter[4]                                                                                             ;
; 5.800 ; 5.984        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|counter[5]                                                                                             ;
+-------+--------------+----------------+------------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_rxclk'                                     ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+
; 3.106 ; 13.563       ; 10.457         ; Port Rate ; ad9866_rxclk ; Rise       ; ad9866_rxclk ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+


+----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_txclk'                                     ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+
; 3.106 ; 13.563       ; 10.457         ; Port Rate ; ad9866_txclk ; Rise       ; ad9866_txclk ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_sck'                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+
; 31.073 ; 31.289       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[0]   ;
; 31.073 ; 31.289       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[10]  ;
; 31.073 ; 31.289       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[11]  ;
; 31.073 ; 31.289       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[12]  ;
; 31.073 ; 31.289       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[13]  ;
; 31.073 ; 31.289       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[14]  ;
; 31.073 ; 31.289       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[15]  ;
; 31.073 ; 31.289       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[1]   ;
; 31.073 ; 31.289       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[2]   ;
; 31.073 ; 31.289       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[3]   ;
; 31.073 ; 31.289       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[4]   ;
; 31.073 ; 31.289       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[5]   ;
; 31.073 ; 31.289       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[6]   ;
; 31.073 ; 31.289       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[7]   ;
; 31.073 ; 31.289       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[8]   ;
; 31.073 ; 31.289       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[9]   ;
; 31.077 ; 31.293       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[20] ;
; 31.077 ; 31.293       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[21] ;
; 31.077 ; 31.293       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[22] ;
; 31.077 ; 31.293       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[23] ;
; 31.077 ; 31.293       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[24] ;
; 31.077 ; 31.293       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[29] ;
; 31.077 ; 31.293       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[31] ;
; 31.077 ; 31.293       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[32] ;
; 31.077 ; 31.293       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[37] ;
; 31.077 ; 31.293       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[38] ;
; 31.077 ; 31.293       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[39] ;
; 31.077 ; 31.293       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[40] ;
; 31.077 ; 31.293       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[41] ;
; 31.077 ; 31.293       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[44] ;
; 31.077 ; 31.293       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[45] ;
; 31.077 ; 31.293       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[46] ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[16] ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[17] ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[18] ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[19] ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[25] ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[26] ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[27] ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[28] ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[30] ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[33] ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[34] ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[35] ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[36] ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[42] ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[43] ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[47] ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[16]  ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[17]  ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[18]  ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[19]  ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[20]  ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[21]  ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[22]  ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[23]  ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[24]  ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[25]  ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[26]  ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[27]  ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[28]  ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[29]  ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[30]  ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[31]  ;
; 31.090 ; 31.306       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[0]  ;
; 31.090 ; 31.306       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[10] ;
; 31.090 ; 31.306       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[11] ;
; 31.090 ; 31.306       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[12] ;
; 31.090 ; 31.306       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[13] ;
; 31.090 ; 31.306       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[14] ;
; 31.090 ; 31.306       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[15] ;
; 31.090 ; 31.306       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[1]  ;
; 31.090 ; 31.306       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[2]  ;
; 31.090 ; 31.306       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[3]  ;
; 31.090 ; 31.306       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[4]  ;
; 31.090 ; 31.306       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[5]  ;
; 31.090 ; 31.306       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[6]  ;
; 31.090 ; 31.306       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[7]  ;
; 31.090 ; 31.306       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[8]  ;
; 31.090 ; 31.306       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[9]  ;
; 31.108 ; 31.324       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[33]  ;
; 31.108 ; 31.324       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[34]  ;
; 31.108 ; 31.324       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[35]  ;
; 31.117 ; 31.333       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[32]  ;
; 31.117 ; 31.333       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[36]  ;
; 31.117 ; 31.333       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[37]  ;
; 31.117 ; 31.333       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[38]  ;
; 31.117 ; 31.333       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[39]  ;
; 31.117 ; 31.333       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[40]  ;
; 31.117 ; 31.333       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[41]  ;
; 31.117 ; 31.333       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[42]  ;
; 31.117 ; 31.333       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[43]  ;
; 31.117 ; 31.333       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[44]  ;
; 31.117 ; 31.333       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[45]  ;
; 31.117 ; 31.333       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[46]  ;
; 31.117 ; 31.333       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[47]  ;
; 31.145 ; 31.329       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|done     ;
; 31.182 ; 31.366       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[10] ;
; 31.206 ; 31.390       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[19] ;
; 31.206 ; 31.390       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[1]  ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'                                                                                                     ;
+--------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------+
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[0]                                                            ;
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[10]                                                           ;
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[11]                                                           ;
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[1]                                                            ;
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[2]                                                            ;
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[3]                                                            ;
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[4]                                                            ;
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[5]                                                            ;
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[6]                                                            ;
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[7]                                                            ;
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[8]                                                            ;
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[9]                                                            ;
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]                     ;
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10]                    ;
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11]                    ;
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]                     ;
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]                     ;
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]                     ;
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]                     ;
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]                     ;
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]                     ;
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]                     ;
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]                     ;
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]                     ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[0]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[1]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[2]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[3]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[4]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[5]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[0]                                   ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[1]                                   ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[2]                                   ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[3]                                   ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[0]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[10]                                      ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[11]                                      ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[12]                                      ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[13]                                      ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[14]                                      ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[15]                                      ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[1]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[2]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[3]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[4]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[5]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[6]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[7]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[8]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[9]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_state.1                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sclk                                               ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sen_n                                              ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[12]                                                           ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[13]                                                           ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[14]                                                           ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[15]                                                           ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[16]                                                           ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[17]                                                           ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[18]                                                           ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[19]                                                           ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[20]                                                           ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[21]                                                           ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[22]                                                           ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[23]                                                           ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[0]                                 ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[1]                                 ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[2]                                 ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[3]                                 ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; prev_gain[4]                                                          ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset                                ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23]                    ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[4]                                 ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[5]                                 ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[6]                                 ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; prev_gain[0]                                                          ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; prev_gain[1]                                                          ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; prev_gain[2]                                                          ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; prev_gain[3]                                                          ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; prev_gain[5]                                                          ;
; 49.410 ; 49.410       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 49.410 ; 49.410       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 49.410 ; 49.410       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 49.447 ; 49.447       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; clk_10mhz~input|o                                                     ;
; 49.448 ; 49.448       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[0]|clk                               ;
; 49.448 ; 49.448       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[10]|clk                              ;
; 49.448 ; 49.448       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[11]|clk                              ;
; 49.448 ; 49.448       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[1]|clk                               ;
; 49.448 ; 49.448       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[2]|clk                               ;
+--------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce0'                                                                                                                                                                  ;
+----------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                          ;
+----------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 1249.093 ; 1249.309     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ;
; 1249.115 ; 1249.331     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ;
; 1249.115 ; 1249.331     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ;
; 1249.115 ; 1249.331     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ;
; 1249.115 ; 1249.331     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ;
; 1249.115 ; 1249.331     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ;
; 1249.115 ; 1249.331     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ;
; 1249.115 ; 1249.331     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ;
; 1249.115 ; 1249.331     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ;
; 1249.115 ; 1249.331     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ;
; 1249.119 ; 1249.349     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 1249.120 ; 1249.336     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                                ;
; 1249.121 ; 1249.351     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ;
; 1249.121 ; 1249.351     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ;
; 1249.121 ; 1249.351     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ;
; 1249.121 ; 1249.351     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ;
; 1249.121 ; 1249.351     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ;
; 1249.121 ; 1249.351     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ;
; 1249.121 ; 1249.351     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ;
; 1249.121 ; 1249.351     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ;
; 1249.121 ; 1249.351     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ;
; 1249.121 ; 1249.351     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ;
; 1249.121 ; 1249.351     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ;
; 1249.121 ; 1249.351     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ;
; 1249.122 ; 1249.338     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ;
; 1249.126 ; 1249.342     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ;
; 1249.126 ; 1249.342     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2                    ;
; 1249.126 ; 1249.342     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                    ;
; 1249.126 ; 1249.342     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                    ;
; 1249.126 ; 1249.342     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                    ;
; 1249.126 ; 1249.342     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                    ;
; 1249.126 ; 1249.356     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ;
; 1249.126 ; 1249.356     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ;
; 1249.126 ; 1249.356     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_we_reg       ;
; 1249.126 ; 1249.342     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ;
; 1249.127 ; 1249.357     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ;
; 1249.127 ; 1249.357     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ;
; 1249.127 ; 1249.357     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_we_reg       ;
; 1249.128 ; 1249.358     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; 1249.128 ; 1249.358     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ;
; 1249.128 ; 1249.358     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; 1249.128 ; 1249.358     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; 1249.128 ; 1249.358     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_we_reg       ;
; 1249.129 ; 1249.359     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_address_reg0 ;
; 1249.129 ; 1249.359     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ;
; 1249.129 ; 1249.359     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_we_reg       ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ;
; 1249.133 ; 1249.363     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; 1249.133 ; 1249.363     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; 1249.133 ; 1249.363     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_we_reg        ;
; 1249.136 ; 1249.352     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ;
; 1249.137 ; 1249.353     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ;
; 1249.137 ; 1249.353     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ;
; 1249.139 ; 1249.355     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ;
; 1249.139 ; 1249.355     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ;
; 1249.139 ; 1249.355     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ;
; 1249.139 ; 1249.355     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ;
; 1249.139 ; 1249.355     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ;
; 1249.140 ; 1249.370     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; 1249.140 ; 1249.370     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; 1249.140 ; 1249.370     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_we_reg        ;
; 1249.142 ; 1249.358     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                                ;
; 1249.143 ; 1249.359     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ;
; 1249.143 ; 1249.359     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                    ;
; 1249.143 ; 1249.359     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ;
+----------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce1'                                                                                                                                                                    ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                            ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 1249.212 ; 1249.442     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 1249.212 ; 1249.442     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; 1249.212 ; 1249.442     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|ram_block7a30~portb_address_reg0 ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[0]                           ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[10]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[11]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[12]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[13]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[14]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[15]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[16]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[17]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[18]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[19]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[1]                           ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[20]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[21]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[22]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[23]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[24]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[25]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[26]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[27]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[28]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[29]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[2]                           ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[30]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[31]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[32]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[33]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[34]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[35]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[36]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[37]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[38]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[39]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[3]                           ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[40]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[41]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[42]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[43]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[44]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[45]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[46]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[47]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[4]                           ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[5]                           ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[6]                           ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[7]                           ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[8]                           ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[9]                           ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a0                    ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a1                    ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a2                    ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a3                    ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a4                    ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a5                    ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a6                    ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a7                    ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a8                    ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter1a9                    ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity2                       ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[0]               ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[1]               ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity3a[2]               ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; 1249.441 ; 1249.441     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; spi_ce[1]~inputclkctrl|inclk[0]                                                                                                   ;
; 1249.441 ; 1249.441     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; spi_ce[1]~input|o                                                                                                                 ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block7a12|clk1                                                         ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block7a30|clk1                                                         ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a0|clk                                                            ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[0]|clk                                                                      ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[1]|clk                                                                      ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[2]|clk                                                                      ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[4]|clk                                                                      ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[9]|clk                                                                      ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block7a0|clk1                                                          ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a1|clk                                                            ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a2|clk                                                            ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a3|clk                                                            ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a4|clk                                                            ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a5|clk                                                            ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a6|clk                                                            ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a7|clk                                                            ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a8|clk                                                            ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a9|clk                                                            ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity2|clk                                                               ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0]|clk                                                       ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]|clk                                                       ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[2]|clk                                                       ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[3]|clk                                                                      ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'                                                                     ;
+----------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                             ;
+----------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------+
; 1249.705 ; 1249.884     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]                        ;
; 1249.705 ; 1249.884     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]                       ;
; 1249.705 ; 1249.884     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]                       ;
; 1249.705 ; 1249.884     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]                       ;
; 1249.705 ; 1249.884     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]                       ;
; 1249.705 ; 1249.884     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]                       ;
; 1249.705 ; 1249.884     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]                       ;
; 1249.705 ; 1249.884     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]                       ;
; 1249.705 ; 1249.884     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]                       ;
; 1249.705 ; 1249.884     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]                        ;
; 1249.705 ; 1249.884     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]                        ;
; 1249.705 ; 1249.884     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]                        ;
; 1249.705 ; 1249.884     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]                        ;
; 1249.705 ; 1249.884     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]                        ;
; 1249.705 ; 1249.884     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]                        ;
; 1249.705 ; 1249.884     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]                        ;
; 1249.705 ; 1249.884     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]                        ;
; 1249.705 ; 1249.884     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]                        ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1           ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1          ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1          ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_1          ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_1          ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_1          ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_1          ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_1          ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_1          ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]                       ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]~_Duplicate_1          ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]                       ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]~_Duplicate_1          ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]~_Duplicate_1           ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]                       ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]~_Duplicate_1          ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]                       ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]~_Duplicate_1          ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]                       ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]~_Duplicate_1          ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]                       ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]~_Duplicate_1          ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]                       ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]~_Duplicate_1          ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]                       ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]~_Duplicate_1          ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]                       ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]~_Duplicate_1          ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]                       ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]~_Duplicate_1          ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]                       ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]~_Duplicate_1          ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]                       ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]~_Duplicate_1          ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]~_Duplicate_1           ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]                       ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]~_Duplicate_1          ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]                       ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]~_Duplicate_1          ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]~_Duplicate_1           ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]~_Duplicate_1           ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]~_Duplicate_1           ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]~_Duplicate_1           ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]~_Duplicate_1           ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]~_Duplicate_1           ;
; 1249.706 ; 1249.885     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]~_Duplicate_1           ;
; 1249.726 ; 1249.910     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[0]                             ;
; 1249.726 ; 1249.910     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[1]                             ;
; 1249.726 ; 1249.910     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[2]                             ;
; 1249.726 ; 1249.910     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[3]                             ;
; 1249.726 ; 1249.910     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[4]                             ;
; 1249.726 ; 1249.910     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; dither                             ;
; 1249.726 ; 1249.910     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; randomize                          ;
; 1249.726 ; 1249.910     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_speed[0]                       ;
; 1249.726 ; 1249.910     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_speed[1]                       ;
; 1249.726 ; 1249.910     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[0]                         ;
; 1249.726 ; 1249.910     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[1]                         ;
; 1249.726 ; 1249.910     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[2]                         ;
; 1249.726 ; 1249.910     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[3]                         ;
; 1249.726 ; 1249.910     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[4]                         ;
; 1249.726 ; 1249.910     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[5]                         ;
; 1249.868 ; 1250.084     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[0]                             ;
; 1249.868 ; 1250.084     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[1]                             ;
; 1249.868 ; 1250.084     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[2]                             ;
; 1249.868 ; 1250.084     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[3]                             ;
; 1249.868 ; 1250.084     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[4]                             ;
; 1249.868 ; 1250.084     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; dither                             ;
; 1249.868 ; 1250.084     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; randomize                          ;
; 1249.868 ; 1250.084     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_speed[0]                       ;
; 1249.868 ; 1250.084     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_speed[1]                       ;
; 1249.869 ; 1250.085     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[0]                         ;
; 1249.869 ; 1250.085     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[1]                         ;
; 1249.869 ; 1250.085     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[2]                         ;
; 1249.869 ; 1250.085     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[3]                         ;
; 1249.869 ; 1250.085     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[4]                         ;
; 1249.869 ; 1250.085     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[5]                         ;
; 1249.906 ; 1249.906     ; 0.000          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; Mult0|auto_generated|mac_mult1|clk ;
; 1249.906 ; 1249.906     ; 0.000          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; Mult0|auto_generated|mac_mult3|clk ;
; 1249.906 ; 1249.906     ; 0.000          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; Mult0|auto_generated|mac_mult5|clk ;
; 1249.906 ; 1249.906     ; 0.000          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; Mult0|auto_generated|mac_mult7|clk ;
; 1249.906 ; 1249.906     ; 0.000          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[0]|clk                         ;
; 1249.906 ; 1249.906     ; 0.000          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[1]|clk                         ;
+----------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'                                                           ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+
; Slack    ; Actual Width ; Required Width ; Type            ; Clock                             ; Clock Edge ; Target                    ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+
; 1249.751 ; 1249.935     ; 0.184          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_speed[0]              ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[0]                ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[10]               ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[11]               ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[12]               ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[13]               ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[14]               ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[15]               ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[16]               ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[17]               ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[1]                ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[2]                ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[3]                ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[4]                ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[5]                ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[6]                ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[7]                ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[8]                ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[9]                ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[0]~_Duplicate_1   ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[10]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[11]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[12]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[13]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[14]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[15]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[16]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[17]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[1]~_Duplicate_1   ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[2]~_Duplicate_1   ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[3]~_Duplicate_1   ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[4]~_Duplicate_1   ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[5]~_Duplicate_1   ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[6]~_Duplicate_1   ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[7]~_Duplicate_1   ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[8]~_Duplicate_1   ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[9]~_Duplicate_1   ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]~_Duplicate_1  ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]~_Duplicate_1 ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]~_Duplicate_1 ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]~_Duplicate_1 ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]~_Duplicate_1 ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]~_Duplicate_1 ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]~_Duplicate_1 ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]~_Duplicate_1 ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]~_Duplicate_1 ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]~_Duplicate_1 ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]~_Duplicate_1 ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]~_Duplicate_1  ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]~_Duplicate_1 ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]~_Duplicate_1 ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]~_Duplicate_1 ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]~_Duplicate_1 ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]~_Duplicate_1 ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]~_Duplicate_1 ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]~_Duplicate_1 ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]~_Duplicate_1 ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]~_Duplicate_1 ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]~_Duplicate_1 ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]~_Duplicate_1  ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]~_Duplicate_1 ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]~_Duplicate_1 ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]~_Duplicate_1  ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]~_Duplicate_1  ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]~_Duplicate_1  ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]~_Duplicate_1  ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]~_Duplicate_1  ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]               ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]~_Duplicate_1  ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]               ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                                                                                         ;
+----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 2603.915 ; 2604.145     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2603.916 ; 2604.146     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[0]                          ;
; 2603.916 ; 2604.146     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[1]                          ;
; 2603.916 ; 2604.146     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[2]                          ;
; 2603.916 ; 2604.146     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[3]                          ;
; 2603.916 ; 2604.146     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[4]                          ;
; 2603.916 ; 2604.146     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[5]                          ;
; 2603.916 ; 2604.146     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[6]                          ;
; 2603.918 ; 2604.148     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ;
; 2603.919 ; 2604.149     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[10]                         ;
; 2603.919 ; 2604.149     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[11]                         ;
; 2603.919 ; 2604.149     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[12]                         ;
; 2603.919 ; 2604.149     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[13]                         ;
; 2603.919 ; 2604.149     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[14]                         ;
; 2603.919 ; 2604.149     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[15]                         ;
; 2603.919 ; 2604.149     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[7]                          ;
; 2603.919 ; 2604.149     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[8]                          ;
; 2603.919 ; 2604.149     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[9]                          ;
; 2603.936 ; 2604.152     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_PTT                                                                                                                    ;
; 2603.936 ; 2604.152     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_state                                                                                                                  ;
; 2603.936 ; 2604.152     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[0]                                                                                                               ;
; 2603.936 ; 2604.152     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[1]                                                                                                               ;
; 2603.936 ; 2604.152     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[2]                                                                                                               ;
; 2603.936 ; 2604.152     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[3]                                                                                                               ;
; 2603.936 ; 2604.152     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[4]                                                                                                               ;
; 2603.936 ; 2604.152     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[5]                                                                                                               ;
; 2603.936 ; 2604.152     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[6]                                                                                                               ;
; 2603.936 ; 2604.152     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[7]                                                                                                               ;
; 2603.936 ; 2604.152     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[8]                                                                                                               ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[10]                                                                                                              ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[11]                                                                                                              ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[12]                                                                                                              ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[13]                                                                                                              ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[14]                                                                                                              ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[15]                                                                                                              ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[16]                                                                                                              ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[17]                                                                                                              ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[9]                                                                                                               ;
; 2603.950 ; 2604.180     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[10]                         ;
; 2603.950 ; 2604.180     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[11]                         ;
; 2603.950 ; 2604.180     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[12]                         ;
; 2603.950 ; 2604.180     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[13]                         ;
; 2603.950 ; 2604.180     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[14]                         ;
; 2603.950 ; 2604.180     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[15]                         ;
; 2603.950 ; 2604.180     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[7]                          ;
; 2603.950 ; 2604.180     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[8]                          ;
; 2603.950 ; 2604.180     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[9]                          ;
; 2603.952 ; 2604.168     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|char_PTT                                                                                                                    ;
; 2603.952 ; 2604.168     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|enable_hang                                                                                                                 ;
; 2603.952 ; 2604.168     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0000                                                                                                             ;
; 2603.952 ; 2604.168     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0010                                                                                                             ;
; 2603.952 ; 2604.168     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0100                                                                                                             ;
; 2603.952 ; 2604.182     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ;
; 2603.952 ; 2604.168     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[0]                                                                                                            ;
; 2603.952 ; 2604.168     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[1]                                                                                                            ;
; 2603.952 ; 2604.168     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[2]                                                                                                            ;
; 2603.952 ; 2604.168     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[3]                                                                                                            ;
; 2603.952 ; 2604.168     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[4]                                                                                                            ;
; 2603.952 ; 2604.168     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[5]                                                                                                            ;
; 2603.952 ; 2604.168     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[6]                                                                                                            ;
; 2603.952 ; 2604.168     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[7]                                                                                                            ;
; 2603.952 ; 2604.168     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[8]                                                                                                            ;
; 2603.952 ; 2604.168     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[9]                                                                                                            ;
; 2603.953 ; 2604.183     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[0]                          ;
; 2603.953 ; 2604.183     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[1]                          ;
; 2603.953 ; 2604.183     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[2]                          ;
; 2603.953 ; 2604.183     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[3]                          ;
; 2603.953 ; 2604.183     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[4]                          ;
; 2603.953 ; 2604.183     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[5]                          ;
; 2603.953 ; 2604.183     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[6]                          ;
; 2603.955 ; 2604.185     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2603.978 ; 2604.162     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|char_PTT                                                                                                                    ;
; 2603.978 ; 2604.162     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|enable_hang                                                                                                                 ;
; 2603.978 ; 2604.162     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0000                                                                                                             ;
; 2603.978 ; 2604.162     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0010                                                                                                             ;
; 2603.978 ; 2604.162     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0100                                                                                                             ;
; 2603.978 ; 2604.162     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[0]                                                                                                            ;
; 2603.978 ; 2604.162     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[1]                                                                                                            ;
; 2603.978 ; 2604.162     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[2]                                                                                                            ;
; 2603.978 ; 2604.162     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[3]                                                                                                            ;
; 2603.978 ; 2604.162     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[4]                                                                                                            ;
; 2603.978 ; 2604.162     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[5]                                                                                                            ;
; 2603.978 ; 2604.162     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[6]                                                                                                            ;
; 2603.978 ; 2604.162     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[7]                                                                                                            ;
; 2603.978 ; 2604.162     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[8]                                                                                                            ;
; 2603.978 ; 2604.162     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[9]                                                                                                            ;
; 2603.992 ; 2604.176     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[10]                                                                                                              ;
; 2603.992 ; 2604.176     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[11]                                                                                                              ;
; 2603.992 ; 2604.176     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[12]                                                                                                              ;
; 2603.992 ; 2604.176     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[13]                                                                                                              ;
; 2603.992 ; 2604.176     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[14]                                                                                                              ;
; 2603.992 ; 2604.176     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[15]                                                                                                              ;
; 2603.992 ; 2604.176     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[16]                                                                                                              ;
; 2603.992 ; 2604.176     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[17]                                                                                                              ;
; 2603.992 ; 2604.176     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[9]                                                                                                               ;
; 2603.995 ; 2604.179     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_PTT                                                                                                                    ;
; 2603.995 ; 2604.179     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_state                                                                                                                  ;
; 2603.995 ; 2604.179     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[0]                                                                                                               ;
; 2603.995 ; 2604.179     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[1]                                                                                                               ;
; 2603.995 ; 2604.179     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[2]                                                                                                               ;
+----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                     ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                            ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; 16666.450 ; 16666.666    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[0]                                                       ;
; 16666.450 ; 16666.666    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[1]                                                       ;
; 16666.450 ; 16666.666    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[2]                                                       ;
; 16666.450 ; 16666.666    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[3]                                                       ;
; 16666.450 ; 16666.666    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[4]                                                       ;
; 16666.450 ; 16666.666    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[5]                                                       ;
; 16666.450 ; 16666.666    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[6]                                                       ;
; 16666.450 ; 16666.666    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[7]                                                       ;
; 16666.450 ; 16666.666    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[8]                                                       ;
; 16666.452 ; 16666.668    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dash_memory                                                    ;
; 16666.452 ; 16666.668    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[10]                                                      ;
; 16666.452 ; 16666.668    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[11]                                                      ;
; 16666.452 ; 16666.668    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[12]                                                      ;
; 16666.452 ; 16666.668    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[13]                                                      ;
; 16666.452 ; 16666.668    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[14]                                                      ;
; 16666.452 ; 16666.668    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[15]                                                      ;
; 16666.452 ; 16666.668    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[16]                                                      ;
; 16666.452 ; 16666.668    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[17]                                                      ;
; 16666.452 ; 16666.668    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[9]                                                       ;
; 16666.452 ; 16666.668    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dot_memory                                                     ;
; 16666.452 ; 16666.668    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.00000                                                ;
; 16666.452 ; 16666.668    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHDELAY                                            ;
; 16666.452 ; 16666.668    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHHELD                                             ;
; 16666.452 ; 16666.668    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTDELAY                                             ;
; 16666.452 ; 16666.668    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTHELD                                              ;
; 16666.452 ; 16666.668    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.LETTERSPACE                                          ;
; 16666.452 ; 16666.668    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDASH                                              ;
; 16666.452 ; 16666.668    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDOT                                               ;
; 16666.452 ; 16666.668    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDASH                                             ;
; 16666.452 ; 16666.668    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDOT                                              ;
; 16666.452 ; 16666.668    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|keyer_out                                                      ;
; 16666.478 ; 16666.662    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[10]                                                      ;
; 16666.478 ; 16666.662    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[11]                                                      ;
; 16666.478 ; 16666.662    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[12]                                                      ;
; 16666.478 ; 16666.662    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[13]                                                      ;
; 16666.478 ; 16666.662    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[14]                                                      ;
; 16666.478 ; 16666.662    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[15]                                                      ;
; 16666.478 ; 16666.662    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[16]                                                      ;
; 16666.478 ; 16666.662    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[17]                                                      ;
; 16666.478 ; 16666.662    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[9]                                                       ;
; 16666.478 ; 16666.662    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHDELAY                                            ;
; 16666.478 ; 16666.662    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.LETTERSPACE                                          ;
; 16666.478 ; 16666.662    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDASH                                             ;
; 16666.478 ; 16666.662    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|keyer_out                                                      ;
; 16666.479 ; 16666.663    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dash_memory                                                    ;
; 16666.479 ; 16666.663    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dot_memory                                                     ;
; 16666.479 ; 16666.663    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.00000                                                ;
; 16666.479 ; 16666.663    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHHELD                                             ;
; 16666.479 ; 16666.663    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTDELAY                                             ;
; 16666.479 ; 16666.663    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTHELD                                              ;
; 16666.479 ; 16666.663    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDASH                                              ;
; 16666.479 ; 16666.663    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDOT                                               ;
; 16666.479 ; 16666.663    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDOT                                              ;
; 16666.482 ; 16666.666    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[0]                                                       ;
; 16666.482 ; 16666.666    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[1]                                                       ;
; 16666.482 ; 16666.666    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[2]                                                       ;
; 16666.482 ; 16666.666    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[3]                                                       ;
; 16666.482 ; 16666.666    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[4]                                                       ;
; 16666.482 ; 16666.666    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[5]                                                       ;
; 16666.482 ; 16666.666    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[6]                                                       ;
; 16666.482 ; 16666.666    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[7]                                                       ;
; 16666.482 ; 16666.666    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[8]                                                       ;
; 16666.658 ; 16666.658    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[10]|clk                                                         ;
; 16666.658 ; 16666.658    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[11]|clk                                                         ;
; 16666.658 ; 16666.658    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[12]|clk                                                         ;
; 16666.658 ; 16666.658    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[13]|clk                                                         ;
; 16666.658 ; 16666.658    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[14]|clk                                                         ;
; 16666.658 ; 16666.658    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[15]|clk                                                         ;
; 16666.658 ; 16666.658    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[16]|clk                                                         ;
; 16666.658 ; 16666.658    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[17]|clk                                                         ;
; 16666.658 ; 16666.658    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[9]|clk                                                          ;
; 16666.658 ; 16666.658    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DASHDELAY|clk                                               ;
; 16666.658 ; 16666.658    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.LETTERSPACE|clk                                             ;
; 16666.658 ; 16666.658    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.SENDDASH|clk                                                ;
; 16666.658 ; 16666.658    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|keyer_out|clk                                                         ;
; 16666.659 ; 16666.659    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|dash_memory|clk                                                       ;
; 16666.659 ; 16666.659    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|dot_memory|clk                                                        ;
; 16666.659 ; 16666.659    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.00000|clk                                                   ;
; 16666.659 ; 16666.659    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DASHHELD|clk                                                ;
; 16666.659 ; 16666.659    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DOTDELAY|clk                                                ;
; 16666.659 ; 16666.659    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DOTHELD|clk                                                 ;
; 16666.659 ; 16666.659    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.PREDASH|clk                                                 ;
; 16666.659 ; 16666.659    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.PREDOT|clk                                                  ;
; 16666.659 ; 16666.659    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.SENDDOT|clk                                                 ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[0]|clk                                                          ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[1]|clk                                                          ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[2]|clk                                                          ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[3]|clk                                                          ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[4]|clk                                                          ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[5]|clk                                                          ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[6]|clk                                                          ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[7]|clk                                                          ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[8]|clk                                                          ;
; 16666.662 ; 16666.662    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 16666.662 ; 16666.662    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 16666.671 ; 16666.671    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 16666.671 ; 16666.671    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 16666.671 ; 16666.671    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[0]|clk                                                          ;
; 16666.671 ; 16666.671    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[1]|clk                                                          ;
; 16666.671 ; 16666.671    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[2]|clk                                                          ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+
; KEY_DASH         ; clk_10mhz  ; 3.619 ; 4.375 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; KEY_DOT          ; clk_10mhz  ; 3.580 ; 4.329 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ad9866_adio[*]   ; ad9866_clk ; 1.173 ; 1.963 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[0]  ; ad9866_clk ; 1.116 ; 1.897 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[1]  ; ad9866_clk ; 1.118 ; 1.889 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[2]  ; ad9866_clk ; 1.090 ; 1.867 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[3]  ; ad9866_clk ; 0.913 ; 1.666 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[4]  ; ad9866_clk ; 1.093 ; 1.886 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[5]  ; ad9866_clk ; 1.173 ; 1.963 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[6]  ; ad9866_clk ; 1.023 ; 1.821 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[7]  ; ad9866_clk ; 1.127 ; 1.926 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[8]  ; ad9866_clk ; 1.083 ; 1.827 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[9]  ; ad9866_clk ; 1.090 ; 1.814 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[10] ; ad9866_clk ; 0.963 ; 1.692 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[11] ; ad9866_clk ; 1.001 ; 1.759 ; Rise       ; ad9866_clk                                                  ;
; spi_ce[*]        ; spi_sck    ; 0.513 ; 1.180 ; Rise       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; 0.455 ; 1.111 ; Rise       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; 0.513 ; 1.180 ; Rise       ; spi_sck                                                     ;
; spi_mosi         ; spi_sck    ; 1.798 ; 2.680 ; Rise       ; spi_sck                                                     ;
; spi_ce[*]        ; spi_sck    ; 0.524 ; 1.335 ; Fall       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; 0.524 ; 1.335 ; Fall       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; 0.516 ; 1.322 ; Fall       ; spi_sck                                                     ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; KEY_DASH         ; clk_10mhz  ; -2.070 ; -2.822 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; KEY_DOT          ; clk_10mhz  ; -2.153 ; -2.915 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ad9866_adio[*]   ; ad9866_clk ; -0.454 ; -1.186 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[0]  ; ad9866_clk ; -0.818 ; -1.583 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[1]  ; ad9866_clk ; -0.734 ; -1.484 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[2]  ; ad9866_clk ; -0.872 ; -1.635 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[3]  ; ad9866_clk ; -0.698 ; -1.437 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[4]  ; ad9866_clk ; -0.743 ; -1.548 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[5]  ; ad9866_clk ; -0.902 ; -1.676 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[6]  ; ad9866_clk ; -0.800 ; -1.583 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[7]  ; ad9866_clk ; -0.896 ; -1.679 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[8]  ; ad9866_clk ; -0.454 ; -1.186 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[9]  ; ad9866_clk ; -0.568 ; -1.313 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[10] ; ad9866_clk ; -0.469 ; -1.193 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[11] ; ad9866_clk ; -0.510 ; -1.259 ; Rise       ; ad9866_clk                                                  ;
; spi_ce[*]        ; spi_sck    ; -0.178 ; -0.765 ; Rise       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; -0.201 ; -0.802 ; Rise       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; -0.178 ; -0.765 ; Rise       ; spi_sck                                                     ;
; spi_mosi         ; spi_sck    ; -1.520 ; -2.373 ; Rise       ; spi_sck                                                     ;
; spi_ce[*]        ; spi_sck    ; -0.237 ; -1.021 ; Fall       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; -0.237 ; -1.021 ; Fall       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; -0.260 ; -1.061 ; Fall       ; spi_sck                                                     ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ad9866_rxclk     ; ad9866_clk ; 2.210 ; 2.862 ; Rise       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 2.210 ; 2.862 ; Rise       ; ad9866_clk      ;
; rx1_FIFOEmpty    ; ad9866_clk ; 4.835 ; 4.700 ; Rise       ; ad9866_clk      ;
; rx2_FIFOEmpty    ; ad9866_clk ; 4.698 ; 4.603 ; Rise       ; ad9866_clk      ;
; txFIFOFull       ; ad9866_clk ; 4.781 ; 4.747 ; Rise       ; ad9866_clk      ;
; ad9866_adio[*]   ; ad9866_clk ; 6.511 ; 6.897 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 4.318 ; 4.434 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 5.221 ; 5.442 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 4.310 ; 4.422 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 4.310 ; 4.421 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 4.697 ; 4.840 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 4.389 ; 4.504 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 4.544 ; 4.634 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 4.524 ; 4.670 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 4.662 ; 4.822 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 4.902 ; 5.022 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 6.511 ; 6.897 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 4.547 ; 4.685 ; Fall       ; ad9866_clk      ;
; ad9866_rxclk     ; ad9866_clk ; 2.210 ; 2.862 ; Fall       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 2.210 ; 2.862 ; Fall       ; ad9866_clk      ;
; spi_miso         ; spi_sck    ; 6.489 ; 6.949 ; Fall       ; spi_sck         ;
+------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ad9866_rxclk     ; ad9866_clk ; 2.182 ; 2.830 ; Rise       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 2.182 ; 2.830 ; Rise       ; ad9866_clk      ;
; rx1_FIFOEmpty    ; ad9866_clk ; 4.179 ; 4.065 ; Rise       ; ad9866_clk      ;
; rx2_FIFOEmpty    ; ad9866_clk ; 3.876 ; 3.808 ; Rise       ; ad9866_clk      ;
; txFIFOFull       ; ad9866_clk ; 4.164 ; 4.111 ; Rise       ; ad9866_clk      ;
; ad9866_adio[*]   ; ad9866_clk ; 4.216 ; 4.326 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 4.224 ; 4.338 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 5.090 ; 5.305 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 4.216 ; 4.326 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 4.216 ; 4.326 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 4.587 ; 4.728 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 4.291 ; 4.405 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 4.437 ; 4.523 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 4.420 ; 4.564 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 4.553 ; 4.711 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 4.781 ; 4.897 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 6.397 ; 6.780 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 4.443 ; 4.580 ; Fall       ; ad9866_clk      ;
; ad9866_rxclk     ; ad9866_clk ; 2.182 ; 2.830 ; Fall       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 2.182 ; 2.830 ; Fall       ; ad9866_clk      ;
; spi_miso         ; spi_sck    ; 6.233 ; 6.668 ; Fall       ; spi_sck         ;
+------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; ptt_in     ; DEBUG_LED4      ; 5.295 ; 5.379 ; 6.267 ; 6.277 ;
; ptt_in     ; ad9866_adio[0]  ; 5.716 ; 5.340 ; 6.657 ; 6.281 ;
; ptt_in     ; ad9866_adio[1]  ; 6.017 ; 5.641 ; 6.996 ; 6.620 ;
; ptt_in     ; ad9866_adio[2]  ; 5.848 ; 5.472 ; 6.793 ; 6.417 ;
; ptt_in     ; ad9866_adio[3]  ; 5.848 ; 5.472 ; 6.793 ; 6.417 ;
; ptt_in     ; ad9866_adio[4]  ; 5.630 ; 5.254 ; 6.560 ; 6.184 ;
; ptt_in     ; ad9866_adio[5]  ; 5.630 ; 5.254 ; 6.560 ; 6.184 ;
; ptt_in     ; ad9866_adio[6]  ; 5.618 ; 5.242 ; 6.545 ; 6.169 ;
; ptt_in     ; ad9866_adio[7]  ; 5.618 ; 5.242 ; 6.545 ; 6.169 ;
; ptt_in     ; ad9866_adio[8]  ; 5.567 ; 5.191 ; 6.473 ; 6.097 ;
; ptt_in     ; ad9866_adio[9]  ; 5.567 ; 5.191 ; 6.473 ; 6.097 ;
; ptt_in     ; ad9866_adio[10] ; 5.639 ; 5.263 ; 6.564 ; 6.188 ;
; ptt_in     ; ad9866_adio[11] ; 5.353 ; 4.977 ; 6.211 ; 5.835 ;
; ptt_in     ; ad9866_rxen     ;       ; 6.208 ; 7.452 ;       ;
; ptt_in     ; ad9866_txen     ; 4.516 ;       ;       ; 5.535 ;
; ptt_in     ; ptt_out         ; 3.742 ;       ;       ; 4.540 ;
+------------+-----------------+-------+-------+-------+-------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; ptt_in     ; DEBUG_LED4      ; 5.139 ; 5.207 ; 6.083 ; 6.092 ;
; ptt_in     ; ad9866_adio[0]  ; 5.497 ; 5.136 ; 6.424 ; 6.063 ;
; ptt_in     ; ad9866_adio[1]  ; 5.785 ; 5.424 ; 6.749 ; 6.388 ;
; ptt_in     ; ad9866_adio[2]  ; 5.623 ; 5.262 ; 6.554 ; 6.193 ;
; ptt_in     ; ad9866_adio[3]  ; 5.623 ; 5.262 ; 6.554 ; 6.193 ;
; ptt_in     ; ad9866_adio[4]  ; 5.414 ; 5.053 ; 6.331 ; 5.970 ;
; ptt_in     ; ad9866_adio[5]  ; 5.414 ; 5.053 ; 6.331 ; 5.970 ;
; ptt_in     ; ad9866_adio[6]  ; 5.403 ; 5.042 ; 6.316 ; 5.955 ;
; ptt_in     ; ad9866_adio[7]  ; 5.403 ; 5.042 ; 6.316 ; 5.955 ;
; ptt_in     ; ad9866_adio[8]  ; 5.354 ; 4.993 ; 6.248 ; 5.887 ;
; ptt_in     ; ad9866_adio[9]  ; 5.354 ; 4.993 ; 6.248 ; 5.887 ;
; ptt_in     ; ad9866_adio[10] ; 5.423 ; 5.062 ; 6.335 ; 5.974 ;
; ptt_in     ; ad9866_adio[11] ; 5.148 ; 4.787 ; 5.996 ; 5.635 ;
; ptt_in     ; ad9866_rxen     ;       ; 6.089 ; 7.319 ;       ;
; ptt_in     ; ad9866_txen     ; 4.397 ;       ;       ; 5.402 ;
; ptt_in     ; ptt_out         ; 3.652 ;       ;       ; 4.442 ;
+------------+-----------------+-------+-------+-------+-------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 32
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 21.103 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                               ; Synchronization Node                                                                                                               ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 21.103                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4] ;                        ;              ;                  ; 13.112       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[4] ;                        ;              ;                  ; 7.991        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 21.141                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5] ;                        ;              ;                  ; 13.176       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[5] ;                        ;              ;                  ; 7.965        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                             ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 21.164                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ;                        ;              ;                  ; 13.024       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[11] ;                        ;              ;                  ; 8.140        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 21.184                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6] ;                        ;              ;                  ; 13.107       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[6] ;                        ;              ;                  ; 8.077        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 21.220                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7] ;                        ;              ;                  ; 13.173       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[7] ;                        ;              ;                  ; 8.047        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                             ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 21.238                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ;                        ;              ;                  ; 13.109       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[10] ;                        ;              ;                  ; 8.129        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 21.239                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8] ;                        ;              ;                  ; 13.106       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[8] ;                        ;              ;                  ; 8.133        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 21.274                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9] ;                        ;              ;                  ; 13.171       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[9] ;                        ;              ;                  ; 8.103        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 21.326                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2] ;                        ;              ;                  ; 13.108       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[2] ;                        ;              ;                  ; 8.218        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 21.360                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3] ;                        ;              ;                  ; 13.172       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[3] ;                        ;              ;                  ; 8.188        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 21.369                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0] ;                        ;              ;                  ; 13.106       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[0] ;                        ;              ;                  ; 8.263        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 21.406                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1] ;                        ;              ;                  ; 13.174       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[1] ;                        ;              ;                  ; 8.232        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 112.877                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 12.885       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 13.099       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 13.106       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; 7.919        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 113.000                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 12.864       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 13.100       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 13.100       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 13.106       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; 8.132        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 113.070                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 13.102       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 13.101       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; 7.819        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 113.138                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 12.961       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 13.099       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 13.110       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; 8.101        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 113.138                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 12.999       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 13.109       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; 7.984        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 113.180                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 13.099       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 13.102       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; 7.929        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 113.209                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 13.101       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 13.101       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; 7.958        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 113.212                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 12.972       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[9] ;                        ;              ;                  ; 13.101       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[9] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[9] ;                        ;              ;                  ; 13.100       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[9] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[9] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[9] ;                        ;              ;                  ; 13.108       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[9]                                             ;                        ;              ;                  ; 8.232        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 113.217                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 12.962       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 13.101       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 13.105       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; 8.183        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 113.229                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 12.974       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 13.100       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 13.109       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; 8.182        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 113.323                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 13.098       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; 8.014        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 113.327                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[6] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[6] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[6] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[6] ;                        ;              ;                  ; 13.100       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[6] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[6] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; 8.015        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 113.343                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 12.945       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[1] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[1] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[1] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[1] ;                        ;              ;                  ; 13.101       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[1] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[1] ;                        ;              ;                  ; 13.106       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; 8.319        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 113.386                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[0] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[0] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[0] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[0] ;                        ;              ;                  ; 13.100       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[0] ;                        ;              ;                  ; 13.098       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[0] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; 8.150        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 113.420                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[5] ;                        ;              ;                  ; 12.834       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[5] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[5] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[5] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[5] ;                        ;              ;                  ; 13.169       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[5] ;                        ;              ;                  ; 13.105       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; 8.446        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 113.482                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 12.930       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[3] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[3] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[3] ;                        ;              ;                  ; 13.097       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[3] ;                        ;              ;                  ; 13.097       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[3] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[3] ;                        ;              ;                  ; 13.108       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; 8.553        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 113.488                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[7] ;                        ;              ;                  ; 13.097       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[7] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[7] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[7] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[7] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[7] ;                        ;              ;                  ; 13.108       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; 8.243        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 113.501                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 13.099       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[4] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[4] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[4] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[4] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[4] ;                        ;              ;                  ; 13.095       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[4] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; 8.280        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 113.691                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[2] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[2] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[2] ;                        ;              ;                  ; 13.101       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[2] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[2] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[2] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; 8.382        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 113.879                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe11a[8] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe12a[8] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe13a[8] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe14a[8] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe15a[8] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe8|dffe16a[8] ;                        ;              ;                  ; 13.105       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; 8.559        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                          ;
+--------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                        ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                             ; 0.216     ; 0.132  ; N/A      ; N/A     ; -2.123              ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1038.007  ; 0.162  ; N/A      ; N/A     ; 2603.864            ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33327.204 ; 0.187  ; N/A      ; N/A     ; 16666.360           ;
;  ad9866_clk                                                  ; 0.871     ; 0.200  ; N/A      ; N/A     ; -2.123              ;
;  ad9866_rxclk                                                ; N/A       ; N/A    ; N/A      ; N/A     ; -2.123              ;
;  ad9866_txclk                                                ; N/A       ; N/A    ; N/A      ; N/A     ; -2.123              ;
;  clk_10mhz                                                   ; 94.473    ; 0.187  ; N/A      ; N/A     ; 49.269              ;
;  spi_ce0                                                     ; 0.264     ; 0.199  ; N/A      ; N/A     ; 1249.093            ;
;  spi_ce1                                                     ; 2496.055  ; 0.185  ; N/A      ; N/A     ; 1249.212            ;
;  spi_sck                                                     ; 0.216     ; 0.148  ; N/A      ; N/A     ; 31.073              ;
;  spi_slave:spi_slave_rx2_inst|done                           ; 1.014     ; 0.187  ; N/A      ; N/A     ; 1249.495            ;
;  spi_slave:spi_slave_rx_inst|done                            ; 1.273     ; 0.132  ; N/A      ; N/A     ; 1249.537            ;
;  virt_ad9866_rxclk                                           ; 23.345    ; 11.477 ; N/A      ; N/A     ; N/A                 ;
; Design-wide TNS                                              ; 0.0       ; 0.0    ; 0.0      ; 0.0     ; -8.492              ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  ad9866_clk                                                  ; 0.000     ; 0.000  ; N/A      ; N/A     ; -4.246              ;
;  ad9866_rxclk                                                ; N/A       ; N/A    ; N/A      ; N/A     ; -2.123              ;
;  ad9866_txclk                                                ; N/A       ; N/A    ; N/A      ; N/A     ; -2.123              ;
;  clk_10mhz                                                   ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  spi_ce0                                                     ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  spi_ce1                                                     ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  spi_sck                                                     ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  spi_slave:spi_slave_rx2_inst|done                           ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  spi_slave:spi_slave_rx_inst|done                            ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  virt_ad9866_rxclk                                           ; 0.000     ; 0.000  ; N/A      ; N/A     ; N/A                 ;
+--------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+
; KEY_DASH         ; clk_10mhz  ; 7.805 ; 8.066 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; KEY_DOT          ; clk_10mhz  ; 7.736 ; 7.950 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ad9866_adio[*]   ; ad9866_clk ; 2.424 ; 2.672 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[0]  ; ad9866_clk ; 2.269 ; 2.481 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[1]  ; ad9866_clk ; 2.282 ; 2.522 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[2]  ; ad9866_clk ; 2.250 ; 2.510 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[3]  ; ad9866_clk ; 1.822 ; 2.080 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[4]  ; ad9866_clk ; 2.204 ; 2.489 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[5]  ; ad9866_clk ; 2.369 ; 2.652 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[6]  ; ad9866_clk ; 2.015 ; 2.290 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[7]  ; ad9866_clk ; 2.315 ; 2.565 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[8]  ; ad9866_clk ; 2.424 ; 2.672 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[9]  ; ad9866_clk ; 2.375 ; 2.606 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[10] ; ad9866_clk ; 2.130 ; 2.307 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[11] ; ad9866_clk ; 2.273 ; 2.471 ; Rise       ; ad9866_clk                                                  ;
; spi_ce[*]        ; spi_sck    ; 1.249 ; 1.185 ; Rise       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; 1.217 ; 1.177 ; Rise       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; 1.249 ; 1.185 ; Rise       ; spi_sck                                                     ;
; spi_mosi         ; spi_sck    ; 3.823 ; 4.132 ; Rise       ; spi_sck                                                     ;
; spi_ce[*]        ; spi_sck    ; 2.515 ; 2.754 ; Fall       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; 2.515 ; 2.754 ; Fall       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; 2.433 ; 2.692 ; Fall       ; spi_sck                                                     ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; KEY_DASH         ; clk_10mhz  ; -2.070 ; -2.822 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; KEY_DOT          ; clk_10mhz  ; -2.153 ; -2.915 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ad9866_adio[*]   ; ad9866_clk ; -0.454 ; -0.824 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[0]  ; ad9866_clk ; -0.818 ; -1.335 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[1]  ; ad9866_clk ; -0.734 ; -1.362 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[2]  ; ad9866_clk ; -0.872 ; -1.547 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[3]  ; ad9866_clk ; -0.698 ; -1.181 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[4]  ; ad9866_clk ; -0.743 ; -1.282 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[5]  ; ad9866_clk ; -0.902 ; -1.588 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[6]  ; ad9866_clk ; -0.800 ; -1.302 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[7]  ; ad9866_clk ; -0.896 ; -1.457 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[8]  ; ad9866_clk ; -0.454 ; -0.836 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[9]  ; ad9866_clk ; -0.568 ; -0.980 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[10] ; ad9866_clk ; -0.469 ; -0.824 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[11] ; ad9866_clk ; -0.510 ; -0.986 ; Rise       ; ad9866_clk                                                  ;
; spi_ce[*]        ; spi_sck    ; -0.178 ; -0.357 ; Rise       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; -0.201 ; -0.410 ; Rise       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; -0.178 ; -0.357 ; Rise       ; spi_sck                                                     ;
; spi_mosi         ; spi_sck    ; -1.520 ; -2.373 ; Rise       ; spi_sck                                                     ;
; spi_ce[*]        ; spi_sck    ; -0.237 ; -1.021 ; Fall       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; -0.237 ; -1.021 ; Fall       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; -0.260 ; -1.061 ; Fall       ; spi_sck                                                     ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_rxclk     ; ad9866_clk ; 4.611  ; 4.622  ; Rise       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.611  ; 4.622  ; Rise       ; ad9866_clk      ;
; rx1_FIFOEmpty    ; ad9866_clk ; 10.218 ; 10.444 ; Rise       ; ad9866_clk      ;
; rx2_FIFOEmpty    ; ad9866_clk ; 9.969  ; 10.277 ; Rise       ; ad9866_clk      ;
; txFIFOFull       ; ad9866_clk ; 10.438 ; 10.533 ; Rise       ; ad9866_clk      ;
; ad9866_adio[*]   ; ad9866_clk ; 11.516 ; 11.635 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 7.785  ; 7.785  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 9.898  ; 9.712  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 7.809  ; 7.794  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 7.804  ; 7.793  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 8.674  ; 8.558  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 8.032  ; 7.978  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 8.365  ; 8.277  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 8.342  ; 8.261  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 8.609  ; 8.523  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 9.062  ; 8.934  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 11.516 ; 11.635 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 8.338  ; 8.230  ; Fall       ; ad9866_clk      ;
; ad9866_rxclk     ; ad9866_clk ; 4.611  ; 4.622  ; Fall       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.611  ; 4.622  ; Fall       ; ad9866_clk      ;
; spi_miso         ; spi_sck    ; 11.814 ; 11.791 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ad9866_rxclk     ; ad9866_clk ; 2.182 ; 2.830 ; Rise       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 2.182 ; 2.830 ; Rise       ; ad9866_clk      ;
; rx1_FIFOEmpty    ; ad9866_clk ; 4.179 ; 4.065 ; Rise       ; ad9866_clk      ;
; rx2_FIFOEmpty    ; ad9866_clk ; 3.876 ; 3.808 ; Rise       ; ad9866_clk      ;
; txFIFOFull       ; ad9866_clk ; 4.164 ; 4.111 ; Rise       ; ad9866_clk      ;
; ad9866_adio[*]   ; ad9866_clk ; 4.216 ; 4.326 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 4.224 ; 4.338 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 5.090 ; 5.305 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 4.216 ; 4.326 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 4.216 ; 4.326 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 4.587 ; 4.728 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 4.291 ; 4.405 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 4.437 ; 4.523 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 4.420 ; 4.564 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 4.553 ; 4.711 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 4.781 ; 4.897 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 6.397 ; 6.780 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 4.443 ; 4.580 ; Fall       ; ad9866_clk      ;
; ad9866_rxclk     ; ad9866_clk ; 2.182 ; 2.830 ; Fall       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 2.182 ; 2.830 ; Fall       ; ad9866_clk      ;
; spi_miso         ; spi_sck    ; 6.233 ; 6.668 ; Fall       ; spi_sck         ;
+------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; ptt_in     ; DEBUG_LED4      ; 11.421 ; 11.356 ; 11.717 ; 11.495 ;
; ptt_in     ; ad9866_adio[0]  ; 9.656  ; 9.272  ; 9.991  ; 9.607  ;
; ptt_in     ; ad9866_adio[1]  ; 10.298 ; 9.914  ; 10.591 ; 10.207 ;
; ptt_in     ; ad9866_adio[2]  ; 9.882  ; 9.498  ; 10.227 ; 9.843  ;
; ptt_in     ; ad9866_adio[3]  ; 9.882  ; 9.498  ; 10.227 ; 9.843  ;
; ptt_in     ; ad9866_adio[4]  ; 9.410  ; 9.026  ; 9.781  ; 9.397  ;
; ptt_in     ; ad9866_adio[5]  ; 9.410  ; 9.026  ; 9.781  ; 9.397  ;
; ptt_in     ; ad9866_adio[6]  ; 9.400  ; 9.016  ; 9.760  ; 9.376  ;
; ptt_in     ; ad9866_adio[7]  ; 9.400  ; 9.016  ; 9.760  ; 9.376  ;
; ptt_in     ; ad9866_adio[8]  ; 9.316  ; 8.932  ; 9.634  ; 9.250  ;
; ptt_in     ; ad9866_adio[9]  ; 9.316  ; 8.932  ; 9.634  ; 9.250  ;
; ptt_in     ; ad9866_adio[10] ; 9.432  ; 9.048  ; 9.773  ; 9.389  ;
; ptt_in     ; ad9866_adio[11] ; 8.840  ; 8.456  ; 9.125  ; 8.741  ;
; ptt_in     ; ad9866_rxen     ;        ; 12.103 ; 12.628 ;        ;
; ptt_in     ; ad9866_txen     ; 9.519  ;        ;        ; 9.840  ;
; ptt_in     ; ptt_out         ; 7.849  ;        ;        ; 8.017  ;
+------------+-----------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; ptt_in     ; DEBUG_LED4      ; 5.139 ; 5.207 ; 6.083 ; 6.092 ;
; ptt_in     ; ad9866_adio[0]  ; 5.497 ; 5.136 ; 6.424 ; 6.063 ;
; ptt_in     ; ad9866_adio[1]  ; 5.785 ; 5.424 ; 6.749 ; 6.388 ;
; ptt_in     ; ad9866_adio[2]  ; 5.623 ; 5.262 ; 6.554 ; 6.193 ;
; ptt_in     ; ad9866_adio[3]  ; 5.623 ; 5.262 ; 6.554 ; 6.193 ;
; ptt_in     ; ad9866_adio[4]  ; 5.414 ; 5.053 ; 6.331 ; 5.970 ;
; ptt_in     ; ad9866_adio[5]  ; 5.414 ; 5.053 ; 6.331 ; 5.970 ;
; ptt_in     ; ad9866_adio[6]  ; 5.403 ; 5.042 ; 6.316 ; 5.955 ;
; ptt_in     ; ad9866_adio[7]  ; 5.403 ; 5.042 ; 6.316 ; 5.955 ;
; ptt_in     ; ad9866_adio[8]  ; 5.354 ; 4.993 ; 6.248 ; 5.887 ;
; ptt_in     ; ad9866_adio[9]  ; 5.354 ; 4.993 ; 6.248 ; 5.887 ;
; ptt_in     ; ad9866_adio[10] ; 5.423 ; 5.062 ; 6.335 ; 5.974 ;
; ptt_in     ; ad9866_adio[11] ; 5.148 ; 4.787 ; 5.996 ; 5.635 ;
; ptt_in     ; ad9866_rxen     ;       ; 6.089 ; 7.319 ;       ;
; ptt_in     ; ad9866_txen     ; 4.397 ;       ;       ; 5.402 ;
; ptt_in     ; ptt_out         ; 3.652 ;       ;       ; 4.442 ;
+------------+-----------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_miso        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED1      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED2      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED3      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED4      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx1_FIFOEmpty   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx2_FIFOEmpty   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ptt_out         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[0]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[1]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[2]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[3]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[4]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[5]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[6]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------+
; Input Transition Times                                             ;
+-----------------+--------------+-----------------+-----------------+
; Pin             ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------+--------------+-----------------+-----------------+
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ptt_in          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_clk      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk_10mhz       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[1]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[0]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_sck         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_mosi        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_sdo      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY_DOT         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY_DASH        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DCLK~   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.00186 V          ; 0.07 V                               ; 0.172 V                              ; 7.27e-09 s                  ; 7.07e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.00186 V         ; 0.07 V                              ; 0.172 V                             ; 7.27e-09 s                 ; 7.07e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.00186 V          ; 0.07 V                               ; 0.172 V                              ; 7.27e-09 s                  ; 7.07e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.00186 V         ; 0.07 V                              ; 0.172 V                             ; 7.27e-09 s                 ; 7.07e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.08 V              ; -0.00185 V          ; 0.026 V                              ; 0.198 V                              ; 7.29e-09 s                  ; 7.15e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.08 V             ; -0.00185 V         ; 0.026 V                             ; 0.198 V                             ; 7.29e-09 s                 ; 7.15e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.08 V              ; -0.00185 V          ; 0.026 V                              ; 0.198 V                              ; 7.29e-09 s                  ; 7.15e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.08 V             ; -0.00185 V         ; 0.026 V                             ; 0.198 V                             ; 7.29e-09 s                 ; 7.15e-09 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED1      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; DEBUG_LED2      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; DEBUG_LED3      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0671 V           ; 0.235 V                              ; 0.176 V                              ; 6.85e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0671 V          ; 0.235 V                             ; 0.176 V                             ; 6.85e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DEBUG_LED4      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; rx1_FIFOEmpty   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; rx2_FIFOEmpty   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.08 V              ; -0.00185 V          ; 0.026 V                              ; 0.198 V                              ; 7.29e-09 s                  ; 7.15e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.08 V             ; -0.00185 V         ; 0.026 V                             ; 0.198 V                             ; 7.29e-09 s                 ; 7.15e-09 s                 ; Yes                       ; Yes                       ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.00186 V          ; 0.07 V                               ; 0.172 V                              ; 7.27e-09 s                  ; 7.07e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.00186 V         ; 0.07 V                              ; 0.172 V                             ; 7.27e-09 s                 ; 7.07e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.47 V              ; -0.0089 V           ; 0.316 V                              ; 0.302 V                              ; 4.78e-09 s                  ; 4.88e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.47 V             ; -0.0089 V          ; 0.316 V                             ; 0.302 V                             ; 4.78e-09 s                 ; 4.88e-09 s                 ; No                        ; No                        ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.47 V              ; -0.0089 V           ; 0.316 V                              ; 0.302 V                              ; 4.78e-09 s                  ; 4.88e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.47 V             ; -0.0089 V          ; 0.316 V                             ; 0.302 V                             ; 4.78e-09 s                 ; 4.88e-09 s                 ; No                        ; No                        ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.47 V              ; -0.00833 V          ; 0.321 V                              ; 0.308 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.47 V             ; -0.00833 V         ; 0.321 V                             ; 0.308 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; ad9866_pga[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.47 V              ; -0.00833 V          ; 0.321 V                              ; 0.308 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.47 V             ; -0.00833 V         ; 0.321 V                             ; 0.308 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; DEBUG_LED1      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DEBUG_LED2      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DEBUG_LED3      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.6 V               ; -0.129 V            ; 0.303 V                              ; 0.209 V                              ; 4.54e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.6 V              ; -0.129 V           ; 0.303 V                             ; 0.209 V                             ; 4.54e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DEBUG_LED4      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; rx1_FIFOEmpty   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; rx2_FIFOEmpty   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.47 V              ; -0.00833 V          ; 0.321 V                              ; 0.308 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.47 V             ; -0.00833 V         ; 0.321 V                             ; 0.308 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.47 V              ; -0.0089 V           ; 0.316 V                              ; 0.302 V                              ; 4.78e-09 s                  ; 4.88e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.47 V             ; -0.0089 V          ; 0.316 V                             ; 0.302 V                             ; 4.78e-09 s                 ; 4.88e-09 s                 ; No                        ; No                        ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                               ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                  ; To Clock                                                    ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; ad9866_clk                                                  ; ad9866_clk                                                  ; 409014     ; 2          ; 12         ; 0          ;
; clk_10mhz                                                   ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866_clk                                                  ; 11840      ; 6602       ; 0          ; 0          ;
; spi_ce0                                                     ; ad9866_clk                                                  ; false path ; false path ; 0          ; 0          ;
; spi_ce1                                                     ; ad9866_clk                                                  ; false path ; false path ; 0          ; 0          ;
; spi_sck                                                     ; ad9866_clk                                                  ; 0          ; 2          ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; virt_ad9866_clk                                             ; ad9866_clk                                                  ; 31         ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; clk_10mhz                                                   ; false path ; 0          ; 0          ; 0          ;
; clk_10mhz                                                   ; clk_10mhz                                                   ; 1878       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; clk_10mhz                                                   ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 482        ; 0          ; 39         ; 552        ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 16         ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 1635       ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_ce0                                                     ; 0          ; 0          ; 0          ; 389        ;
; spi_sck                                                     ; spi_ce0                                                     ; 0          ; 0          ; 32         ; 0          ;
; spi_ce1                                                     ; spi_ce1                                                     ; 0          ; 0          ; 0          ; 165        ;
; ad9866_clk                                                  ; spi_sck                                                     ; 4          ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_sck                                                     ; 90         ; 90         ; 48         ; 96         ;
; spi_ce1                                                     ; spi_sck                                                     ; 83         ; 83         ; 48         ; 96         ;
; spi_sck                                                     ; spi_sck                                                     ; 2455       ; 0          ; 672        ; 94         ;
; spi_ce1                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; 162        ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_slave:spi_slave_rx_inst|done                            ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx_inst|done                            ; 79         ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; virt_ad9866_rxclk                                           ; 0          ; 12         ; 0          ; 0          ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                  ; To Clock                                                    ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; ad9866_clk                                                  ; ad9866_clk                                                  ; 409014     ; 2          ; 12         ; 0          ;
; clk_10mhz                                                   ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866_clk                                                  ; 11840      ; 6602       ; 0          ; 0          ;
; spi_ce0                                                     ; ad9866_clk                                                  ; false path ; false path ; 0          ; 0          ;
; spi_ce1                                                     ; ad9866_clk                                                  ; false path ; false path ; 0          ; 0          ;
; spi_sck                                                     ; ad9866_clk                                                  ; 0          ; 2          ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; virt_ad9866_clk                                             ; ad9866_clk                                                  ; 31         ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; clk_10mhz                                                   ; false path ; 0          ; 0          ; 0          ;
; clk_10mhz                                                   ; clk_10mhz                                                   ; 1878       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; clk_10mhz                                                   ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 482        ; 0          ; 39         ; 552        ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 16         ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 1635       ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_ce0                                                     ; 0          ; 0          ; 0          ; 389        ;
; spi_sck                                                     ; spi_ce0                                                     ; 0          ; 0          ; 32         ; 0          ;
; spi_ce1                                                     ; spi_ce1                                                     ; 0          ; 0          ; 0          ; 165        ;
; ad9866_clk                                                  ; spi_sck                                                     ; 4          ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_sck                                                     ; 90         ; 90         ; 48         ; 96         ;
; spi_ce1                                                     ; spi_sck                                                     ; 83         ; 83         ; 48         ; 96         ;
; spi_sck                                                     ; spi_sck                                                     ; 2455       ; 0          ; 672        ; 94         ;
; spi_ce1                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; 162        ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_slave:spi_slave_rx_inst|done                            ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx_inst|done                            ; 79         ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; virt_ad9866_rxclk                                           ; 0          ; 12         ; 0          ; 0          ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                             ;
+------------+-----------------------------------+------------+----------+------------+----------+
; From Clock ; To Clock                          ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+-----------------------------------+------------+----------+------------+----------+
; clk_10mhz  ; ad9866_clk                        ; false path ; 0        ; 0          ; 0        ;
; clk_10mhz  ; clk_10mhz                         ; 29         ; 0        ; 0          ; 0        ;
; clk_10mhz  ; spi_ce0                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_ce1                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_sck                           ; 173        ; 0        ; 96         ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx2_inst|done ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx_inst|done  ; false path ; 0        ; false path ; 0        ;
+------------+-----------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                              ;
+------------+-----------------------------------+------------+----------+------------+----------+
; From Clock ; To Clock                          ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+-----------------------------------+------------+----------+------------+----------+
; clk_10mhz  ; ad9866_clk                        ; false path ; 0        ; 0          ; 0        ;
; clk_10mhz  ; clk_10mhz                         ; 29         ; 0        ; 0          ; 0        ;
; clk_10mhz  ; spi_ce0                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_ce1                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_sck                           ; 173        ; 0        ; 96         ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx2_inst|done ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx_inst|done  ; false path ; 0        ; false path ; 0        ;
+------------+-----------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 14    ; 14   ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun Nov 12 13:52:49 2017
Info: Command: quartus_sta RadioBerry -c radioberry
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_jek1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe10|dffe11a* 
Info (332104): Reading SDC File: 'radioberry.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 625 -multiply_by 12 -duty_cycle 50.00 -name {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1000 -multiply_by 3 -duty_cycle 50.00 -name {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.216
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.216               0.000 spi_sck 
    Info (332119):     0.333               0.000 spi_ce0 
    Info (332119):     0.871               0.000 ad9866_clk 
    Info (332119):     1.031               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     1.273               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):    23.345               0.000 virt_ad9866_rxclk 
    Info (332119):    94.473               0.000 clk_10mhz 
    Info (332119):  1038.007               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  2496.055               0.000 spi_ce1 
    Info (332119): 33327.204               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.382               0.000 spi_sck 
    Info (332119):     0.454               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.454               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.454               0.000 clk_10mhz 
    Info (332119):     0.455               0.000 spi_ce1 
    Info (332119):     0.485               0.000 ad9866_clk 
    Info (332119):     0.485               0.000 spi_ce0 
    Info (332119):     0.694               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     0.922               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):    14.851               0.000 virt_ad9866_rxclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -2.123
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.123              -4.246 ad9866_clk 
    Info (332119):    -2.123              -2.123 ad9866_rxclk 
    Info (332119):    -2.123              -2.123 ad9866_txclk 
    Info (332119):    31.645               0.000 spi_sck 
    Info (332119):    49.758               0.000 clk_10mhz 
    Info (332119):  1249.495               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  1249.575               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.630               0.000 spi_ce1 
    Info (332119):  1249.672               0.000 spi_ce0 
    Info (332119):  2603.864               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 16666.360               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 32
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.865 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.264
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.264               0.000 spi_ce0 
    Info (332119):     0.596               0.000 spi_sck 
    Info (332119):     1.014               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     1.273               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     1.288               0.000 ad9866_clk 
    Info (332119):    23.895               0.000 virt_ad9866_rxclk 
    Info (332119):    94.724               0.000 clk_10mhz 
    Info (332119):  1038.257               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  2496.226               0.000 spi_ce1 
    Info (332119): 33327.509               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.284
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.284               0.000 spi_sck 
    Info (332119):     0.402               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.403               0.000 clk_10mhz 
    Info (332119):     0.406               0.000 spi_ce1 
    Info (332119):     0.430               0.000 ad9866_clk 
    Info (332119):     0.432               0.000 spi_ce0 
    Info (332119):     0.669               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     0.959               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):    14.408               0.000 virt_ad9866_rxclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -2.123
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.123              -4.246 ad9866_clk 
    Info (332119):    -2.123              -2.123 ad9866_rxclk 
    Info (332119):    -2.123              -2.123 ad9866_txclk 
    Info (332119):    31.540               0.000 spi_sck 
    Info (332119):    49.753               0.000 clk_10mhz 
    Info (332119):  1249.524               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  1249.531               0.000 spi_ce0 
    Info (332119):  1249.537               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.629               0.000 spi_ce1 
    Info (332119):  2603.867               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 16666.363               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 32
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 15.424 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.790
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.790               0.000 spi_sck 
    Info (332119):     1.716               0.000 ad9866_clk 
    Info (332119):     1.847               0.000 spi_ce0 
    Info (332119):     2.835               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     2.944               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):    28.083               0.000 virt_ad9866_rxclk 
    Info (332119):    97.590               0.000 clk_10mhz 
    Info (332119):  1040.069               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  2498.209               0.000 spi_ce1 
    Info (332119): 33330.685               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.132
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.132               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     0.148               0.000 spi_sck 
    Info (332119):     0.162               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.185               0.000 spi_ce1 
    Info (332119):     0.187               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.187               0.000 clk_10mhz 
    Info (332119):     0.187               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     0.199               0.000 spi_ce0 
    Info (332119):     0.200               0.000 ad9866_clk 
    Info (332119):    11.477               0.000 virt_ad9866_rxclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.106
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.106               0.000 ad9866_clk 
    Info (332119):     3.106               0.000 ad9866_rxclk 
    Info (332119):     3.106               0.000 ad9866_txclk 
    Info (332119):    31.073               0.000 spi_sck 
    Info (332119):    49.269               0.000 clk_10mhz 
    Info (332119):  1249.093               0.000 spi_ce0 
    Info (332119):  1249.212               0.000 spi_ce1 
    Info (332119):  1249.705               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.751               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  2603.915               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 16666.450               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 32
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 21.103 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 719 megabytes
    Info: Processing ended: Sun Nov 12 13:53:13 2017
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:22


