Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_top_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_top_time_synth.sdf", for root module "tb_top/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_top_time_synth.sdf", for root module "tb_top/dut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.GND
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1010101010...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b1101110111...
Compiling module xil_defaultlib.vga_bitmap
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.freq_divider
Compiling module xil_defaultlib.timing_clk
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.freq_divider_out
Compiling module xil_defaultlib.vga_controller
Compiling module xil_defaultlib.top
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_time_synth
