/* Generated by Yosys 0.7 (git sha1 61f6811, gcc 4.8.4-2ubuntu1~14.04.3 -O2 -fstack-protector -fPIC -Os) */

(* src = "../clk_250hz/clk_250hz.v:1" *)
module CLK_250hz_cond(CLK, RESET, CLK_250hz);
  (* src = "../clk_250hz/clk_250hz.v:12" *)
  wire _00_;
  (* src = "../clk_250hz/clk_250hz.v:12" *)
  wire [4:0] _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  (* src = "../clk_250hz/clk_250hz.v:4" *)
  input CLK;
  (* src = "../clk_250hz/clk_250hz.v:7" *)
  output CLK_250hz;
  (* src = "../clk_250hz/clk_250hz.v:5" *)
  input RESET;
  (* src = "../clk_250hz/clk_250hz.v:10" *)
  wire [4:0] counter;
  NOT _24_ (
    .A(RESET),
    .Y(_02_)
  );
  NOT _25_ (
    .A(counter[4]),
    .Y(_03_)
  );
  NOT _26_ (
    .A(counter[3]),
    .Y(_04_)
  );
  NOT _27_ (
    .A(counter[0]),
    .Y(_05_)
  );
  NOT _28_ (
    .A(counter[1]),
    .Y(_06_)
  );
  NOR _29_ (
    .A(_06_),
    .B(_05_),
    .Y(_07_)
  );
  NAND _30_ (
    .A(_07_),
    .B(counter[2]),
    .Y(_08_)
  );
  NOR _31_ (
    .A(_08_),
    .B(_04_),
    .Y(_09_)
  );
  NAND _32_ (
    .A(_09_),
    .B(_03_),
    .Y(_10_)
  );
  NAND _33_ (
    .A(_10_),
    .B(_02_),
    .Y(_11_)
  );
  NOR _34_ (
    .A(_11_),
    .B(counter[0]),
    .Y(_01_[0])
  );
  NAND _35_ (
    .A(counter[1]),
    .B(counter[0]),
    .Y(_12_)
  );
  NAND _36_ (
    .A(_06_),
    .B(_05_),
    .Y(_13_)
  );
  NAND _37_ (
    .A(_13_),
    .B(_12_),
    .Y(_14_)
  );
  NOR _38_ (
    .A(_14_),
    .B(_11_),
    .Y(_01_[1])
  );
  NOT _39_ (
    .A(counter[2]),
    .Y(_15_)
  );
  NOR _40_ (
    .A(_12_),
    .B(_15_),
    .Y(_16_)
  );
  NAND _41_ (
    .A(_12_),
    .B(_15_),
    .Y(_17_)
  );
  NAND _42_ (
    .A(_17_),
    .B(_02_),
    .Y(_18_)
  );
  NOR _43_ (
    .A(_18_),
    .B(_16_),
    .Y(_01_[2])
  );
  NOR _44_ (
    .A(_16_),
    .B(counter[3]),
    .Y(_19_)
  );
  NAND _45_ (
    .A(_16_),
    .B(counter[3]),
    .Y(_20_)
  );
  NAND _46_ (
    .A(_20_),
    .B(_02_),
    .Y(_21_)
  );
  NOR _47_ (
    .A(_21_),
    .B(_19_),
    .Y(_01_[3])
  );
  NOR _48_ (
    .A(_21_),
    .B(_03_),
    .Y(_01_[4])
  );
  NOR _49_ (
    .A(_08_),
    .B(counter[4]),
    .Y(_22_)
  );
  NOR _50_ (
    .A(_22_),
    .B(CLK_250hz),
    .Y(_23_)
  );
  NOR _51_ (
    .A(_23_),
    .B(_11_),
    .Y(_00_)
  );
  DFF _52_ (
    .C(CLK),
    .D(_00_),
    .Q(CLK_250hz)
  );
  DFF _53_ (
    .C(CLK),
    .D(_01_[0]),
    .Q(counter[0])
  );
  DFF _54_ (
    .C(CLK),
    .D(_01_[1]),
    .Q(counter[1])
  );
  DFF _55_ (
    .C(CLK),
    .D(_01_[2]),
    .Q(counter[2])
  );
  DFF _56_ (
    .C(CLK),
    .D(_01_[3]),
    .Q(counter[3])
  );
  DFF _57_ (
    .C(CLK),
    .D(_01_[4]),
    .Q(counter[4])
  );
endmodule

(* src = "../Byte_Striping/Rx/byte_stripingRx.v:2" *)
module bytestripingRX(clk, reset, valid, data, data_in0, data_in1, data_in2, data_in3);
  (* src = "../Byte_Striping/Rx/byte_stripingRx.v:27" *)
  wire [7:0] _000_;
  (* src = "../Byte_Striping/Rx/byte_stripingRx.v:27" *)
  wire [7:0] _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  (* src = "../Byte_Striping/Rx/byte_stripingRx.v:2" *)
  input clk;
  (* src = "../Byte_Striping/Rx/byte_stripingRx.v:3" *)
  output [7:0] data;
  (* src = "../Byte_Striping/Rx/byte_stripingRx.v:4" *)
  input [7:0] data_in0;
  (* src = "../Byte_Striping/Rx/byte_stripingRx.v:4" *)
  input [7:0] data_in1;
  (* src = "../Byte_Striping/Rx/byte_stripingRx.v:4" *)
  input [7:0] data_in2;
  (* src = "../Byte_Striping/Rx/byte_stripingRx.v:4" *)
  input [7:0] data_in3;
  (* src = "../Byte_Striping/Rx/byte_stripingRx.v:2" *)
  input reset;
  (* src = "../Byte_Striping/Rx/byte_stripingRx.v:15" *)
  wire [7:0] state;
  (* src = "../Byte_Striping/Rx/byte_stripingRx.v:2" *)
  input valid;
  NOR _042_ (
    .A(valid),
    .B(state[1]),
    .Y(_002_)
  );
  NOT _043_ (
    .A(valid),
    .Y(_003_)
  );
  NOR _044_ (
    .A(_003_),
    .B(data[7]),
    .Y(_004_)
  );
  NOR _045_ (
    .A(_004_),
    .B(_002_),
    .Y(_001_[1])
  );
  NOT _046_ (
    .A(data[7]),
    .Y(_005_)
  );
  NOR _047_ (
    .A(valid),
    .B(_005_),
    .Y(_001_[3])
  );
  NOT _048_ (
    .A(_001_[3]),
    .Y(_006_)
  );
  NAND _049_ (
    .A(_004_),
    .B(state[1]),
    .Y(_007_)
  );
  NAND _050_ (
    .A(_007_),
    .B(_006_),
    .Y(_001_[2])
  );
  NAND _051_ (
    .A(_005_),
    .B(state[1]),
    .Y(_008_)
  );
  NOR _052_ (
    .A(_008_),
    .B(_003_),
    .Y(_009_)
  );
  NAND _053_ (
    .A(_009_),
    .B(data_in1[0]),
    .Y(_010_)
  );
  NOT _054_ (
    .A(data_in0[0]),
    .Y(_011_)
  );
  NAND _055_ (
    .A(valid),
    .B(_011_),
    .Y(_012_)
  );
  NAND _056_ (
    .A(_012_),
    .B(data[7]),
    .Y(_013_)
  );
  NAND _057_ (
    .A(_013_),
    .B(_010_),
    .Y(_000_[0])
  );
  NAND _058_ (
    .A(_009_),
    .B(data_in1[1]),
    .Y(_014_)
  );
  NOT _059_ (
    .A(data_in0[1]),
    .Y(_015_)
  );
  NAND _060_ (
    .A(valid),
    .B(_015_),
    .Y(_016_)
  );
  NAND _061_ (
    .A(_016_),
    .B(data[7]),
    .Y(_017_)
  );
  NAND _062_ (
    .A(_017_),
    .B(_014_),
    .Y(_000_[1])
  );
  NAND _063_ (
    .A(_009_),
    .B(data_in1[2]),
    .Y(_018_)
  );
  NOT _064_ (
    .A(data_in0[2]),
    .Y(_019_)
  );
  NAND _065_ (
    .A(valid),
    .B(_019_),
    .Y(_020_)
  );
  NAND _066_ (
    .A(_020_),
    .B(data[7]),
    .Y(_021_)
  );
  NAND _067_ (
    .A(_021_),
    .B(_018_),
    .Y(_000_[2])
  );
  NAND _068_ (
    .A(_009_),
    .B(data_in1[3]),
    .Y(_022_)
  );
  NOT _069_ (
    .A(data_in0[3]),
    .Y(_023_)
  );
  NAND _070_ (
    .A(valid),
    .B(_023_),
    .Y(_024_)
  );
  NAND _071_ (
    .A(_024_),
    .B(data[7]),
    .Y(_025_)
  );
  NAND _072_ (
    .A(_025_),
    .B(_022_),
    .Y(_000_[3])
  );
  NAND _073_ (
    .A(_009_),
    .B(data_in1[4]),
    .Y(_026_)
  );
  NOT _074_ (
    .A(data_in0[4]),
    .Y(_027_)
  );
  NAND _075_ (
    .A(valid),
    .B(_027_),
    .Y(_028_)
  );
  NAND _076_ (
    .A(_028_),
    .B(data[7]),
    .Y(_029_)
  );
  NAND _077_ (
    .A(_029_),
    .B(_026_),
    .Y(_000_[4])
  );
  NAND _078_ (
    .A(_009_),
    .B(data_in1[5]),
    .Y(_030_)
  );
  NOT _079_ (
    .A(data_in0[5]),
    .Y(_031_)
  );
  NAND _080_ (
    .A(valid),
    .B(_031_),
    .Y(_032_)
  );
  NAND _081_ (
    .A(_032_),
    .B(data[7]),
    .Y(_033_)
  );
  NAND _082_ (
    .A(_033_),
    .B(_030_),
    .Y(_000_[5])
  );
  NAND _083_ (
    .A(_009_),
    .B(data_in1[6]),
    .Y(_034_)
  );
  NOT _084_ (
    .A(data_in0[6]),
    .Y(_035_)
  );
  NAND _085_ (
    .A(valid),
    .B(_035_),
    .Y(_036_)
  );
  NAND _086_ (
    .A(_036_),
    .B(data[7]),
    .Y(_037_)
  );
  NAND _087_ (
    .A(_037_),
    .B(_034_),
    .Y(_000_[6])
  );
  NAND _088_ (
    .A(_009_),
    .B(data_in1[7]),
    .Y(_038_)
  );
  NOT _089_ (
    .A(data_in0[7]),
    .Y(_039_)
  );
  NAND _090_ (
    .A(valid),
    .B(_039_),
    .Y(_040_)
  );
  NAND _091_ (
    .A(_040_),
    .B(data[7]),
    .Y(_041_)
  );
  NAND _092_ (
    .A(_041_),
    .B(_038_),
    .Y(_000_[7])
  );
  NOR _093_ (
    .A(valid),
    .B(_005_),
    .Y(_001_[4])
  );
  NOR _094_ (
    .A(valid),
    .B(_005_),
    .Y(_001_[7])
  );
  DFF _095_ (
    .C(clk),
    .D(_000_[0]),
    .Q(data[7])
  );
  DFF _096_ (
    .C(clk),
    .D(_000_[1]),
    .Q(data[7])
  );
  DFF _097_ (
    .C(clk),
    .D(_000_[2]),
    .Q(data[7])
  );
  DFF _098_ (
    .C(clk),
    .D(_000_[3]),
    .Q(data[7])
  );
  DFF _099_ (
    .C(clk),
    .D(_000_[4]),
    .Q(data[7])
  );
  DFF _100_ (
    .C(clk),
    .D(_000_[5]),
    .Q(data[7])
  );
  DFF _101_ (
    .C(clk),
    .D(_000_[6]),
    .Q(data[7])
  );
  DFF _102_ (
    .C(clk),
    .D(_000_[7]),
    .Q(data[7])
  );
  DFF _103_ (
    .C(clk),
    .D(_001_[7]),
    .Q(data[7])
  );
  DFF _104_ (
    .C(clk),
    .D(_001_[1]),
    .Q(state[1])
  );
  DFF _105_ (
    .C(clk),
    .D(_001_[2]),
    .Q(data[7])
  );
  DFF _106_ (
    .C(clk),
    .D(_001_[3]),
    .Q(data[7])
  );
  DFF _107_ (
    .C(clk),
    .D(_001_[4]),
    .Q(data[7])
  );
  \$_DLATCH_P_  _108_ (
    .D(1'b1),
    .E(reset),
    .Q(state[1])
  );
  \$_DLATCH_P_  _109_ (
    .D(1'b0),
    .E(reset),
    .Q(data[7])
  );
  assign data[6:0] = { data[7], data[7], data[7], data[7], data[7], data[7], data[7] };
  assign { state[7:2], state[0] } = { data[7], data[7], data[7], data[7], data[7], data[7], data[7] };
endmodule

(* src = "../Byte_Striping/Tx/byte_stripingTx.v:2" *)
module bytestripingTX(clk, reset, valid, data, data_out0, data_out1, data_out2, data_out3);
  (* src = "../Byte_Striping/Tx/byte_stripingTx.v:42" *)
  wire [7:0] _00_;
  (* src = "../Byte_Striping/Tx/byte_stripingTx.v:42" *)
  wire [7:0] _01_;
  (* src = "../Byte_Striping/Tx/byte_stripingTx.v:42" *)
  wire [7:0] _02_;
  (* src = "../Byte_Striping/Tx/byte_stripingTx.v:42" *)
  wire [2:0] _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  (* src = "../Byte_Striping/Tx/byte_stripingTx.v:2" *)
  input clk;
  (* src = "../Byte_Striping/Tx/byte_stripingTx.v:3" *)
  input [7:0] data;
  (* src = "../Byte_Striping/Tx/byte_stripingTx.v:4" *)
  output [7:0] data_out0;
  (* src = "../Byte_Striping/Tx/byte_stripingTx.v:6" *)
  wire [7:0] data_out0_next;
  (* src = "../Byte_Striping/Tx/byte_stripingTx.v:4" *)
  output [7:0] data_out1;
  (* src = "../Byte_Striping/Tx/byte_stripingTx.v:6" *)
  wire [7:0] data_out1_next;
  (* src = "../Byte_Striping/Tx/byte_stripingTx.v:4" *)
  output [7:0] data_out2;
  (* src = "../Byte_Striping/Tx/byte_stripingTx.v:6" *)
  wire [7:0] data_out2_next;
  (* src = "../Byte_Striping/Tx/byte_stripingTx.v:4" *)
  output [7:0] data_out3;
  (* src = "../Byte_Striping/Tx/byte_stripingTx.v:6" *)
  wire [7:0] data_out3_next;
  (* src = "../Byte_Striping/Tx/byte_stripingTx.v:7" *)
  wire [2:0] next_state;
  (* src = "../Byte_Striping/Tx/byte_stripingTx.v:2" *)
  input reset;
  (* src = "../Byte_Striping/Tx/byte_stripingTx.v:7" *)
  wire [2:0] state;
  (* src = "../Byte_Striping/Tx/byte_stripingTx.v:2" *)
  input valid;
  NOT _14_ (
    .A(data_out0[7]),
    .Y(_04_)
  );
  NOT _15_ (
    .A(valid),
    .Y(_05_)
  );
  NAND _16_ (
    .A(_05_),
    .B(_04_),
    .Y(_03_[0])
  );
  NAND _17_ (
    .A(data[0]),
    .B(valid),
    .Y(_06_)
  );
  NAND _18_ (
    .A(_06_),
    .B(_04_),
    .Y(_00_[0])
  );
  NAND _19_ (
    .A(data[1]),
    .B(valid),
    .Y(_07_)
  );
  NAND _20_ (
    .A(_07_),
    .B(_04_),
    .Y(_00_[1])
  );
  NAND _21_ (
    .A(data[2]),
    .B(valid),
    .Y(_08_)
  );
  NAND _22_ (
    .A(_08_),
    .B(_04_),
    .Y(_00_[2])
  );
  NAND _23_ (
    .A(data[3]),
    .B(valid),
    .Y(_09_)
  );
  NAND _24_ (
    .A(_09_),
    .B(_04_),
    .Y(_00_[3])
  );
  NAND _25_ (
    .A(data[4]),
    .B(valid),
    .Y(_10_)
  );
  NAND _26_ (
    .A(_10_),
    .B(_04_),
    .Y(_00_[4])
  );
  NAND _27_ (
    .A(data[5]),
    .B(valid),
    .Y(_11_)
  );
  NAND _28_ (
    .A(_11_),
    .B(_04_),
    .Y(_00_[5])
  );
  NAND _29_ (
    .A(data[6]),
    .B(valid),
    .Y(_12_)
  );
  NAND _30_ (
    .A(_12_),
    .B(_04_),
    .Y(_00_[6])
  );
  NAND _31_ (
    .A(data[7]),
    .B(valid),
    .Y(_13_)
  );
  NAND _32_ (
    .A(_13_),
    .B(_04_),
    .Y(_00_[7])
  );
  BUF _33_ (
    .A(data_out0[7]),
    .Y(_03_[1])
  );
  BUF _34_ (
    .A(data_out0[7]),
    .Y(_03_[2])
  );
  BUF _35_ (
    .A(data_out0[7]),
    .Y(_02_[0])
  );
  BUF _36_ (
    .A(data_out0[7]),
    .Y(_02_[1])
  );
  BUF _37_ (
    .A(data_out0[7]),
    .Y(_02_[2])
  );
  BUF _38_ (
    .A(data_out0[7]),
    .Y(_02_[3])
  );
  BUF _39_ (
    .A(data_out0[7]),
    .Y(_02_[4])
  );
  BUF _40_ (
    .A(data_out0[7]),
    .Y(_02_[5])
  );
  BUF _41_ (
    .A(data_out0[7]),
    .Y(_02_[6])
  );
  BUF _42_ (
    .A(data_out0[7]),
    .Y(_02_[7])
  );
  BUF _43_ (
    .A(data_out0[7]),
    .Y(_01_[7])
  );
  BUF _44_ (
    .A(data_out0[7]),
    .Y(_01_[0])
  );
  BUF _45_ (
    .A(data_out0[7]),
    .Y(_01_[1])
  );
  BUF _46_ (
    .A(data_out0[7]),
    .Y(_01_[2])
  );
  BUF _47_ (
    .A(data_out0[7]),
    .Y(_01_[3])
  );
  BUF _48_ (
    .A(data_out0[7]),
    .Y(_01_[4])
  );
  BUF _49_ (
    .A(data_out0[7]),
    .Y(_01_[5])
  );
  BUF _50_ (
    .A(data_out0[7]),
    .Y(_01_[6])
  );
  DFF _51_ (
    .C(clk),
    .D(_03_[0]),
    .Q(data_out0[7])
  );
  DFF _52_ (
    .C(clk),
    .D(_03_[1]),
    .Q(data_out0[7])
  );
  DFF _53_ (
    .C(clk),
    .D(_03_[2]),
    .Q(data_out0[7])
  );
  DFF _54_ (
    .C(clk),
    .D(_00_[0]),
    .Q(data_out0[7])
  );
  DFF _55_ (
    .C(clk),
    .D(_00_[1]),
    .Q(data_out0[7])
  );
  DFF _56_ (
    .C(clk),
    .D(_00_[2]),
    .Q(data_out0[7])
  );
  DFF _57_ (
    .C(clk),
    .D(_00_[3]),
    .Q(data_out0[7])
  );
  DFF _58_ (
    .C(clk),
    .D(_00_[4]),
    .Q(data_out0[7])
  );
  DFF _59_ (
    .C(clk),
    .D(_00_[5]),
    .Q(data_out0[7])
  );
  DFF _60_ (
    .C(clk),
    .D(_00_[6]),
    .Q(data_out0[7])
  );
  DFF _61_ (
    .C(clk),
    .D(_00_[7]),
    .Q(data_out0[7])
  );
  DFF _62_ (
    .C(clk),
    .D(_01_[0]),
    .Q(data_out0[7])
  );
  DFF _63_ (
    .C(clk),
    .D(_01_[1]),
    .Q(data_out0[7])
  );
  DFF _64_ (
    .C(clk),
    .D(_01_[2]),
    .Q(data_out0[7])
  );
  DFF _65_ (
    .C(clk),
    .D(_01_[3]),
    .Q(data_out0[7])
  );
  DFF _66_ (
    .C(clk),
    .D(_01_[7]),
    .Q(data_out0[7])
  );
  DFF _67_ (
    .C(clk),
    .D(_01_[4]),
    .Q(data_out0[7])
  );
  DFF _68_ (
    .C(clk),
    .D(_01_[5]),
    .Q(data_out0[7])
  );
  DFF _69_ (
    .C(clk),
    .D(_01_[6]),
    .Q(data_out0[7])
  );
  DFF _70_ (
    .C(clk),
    .D(_02_[0]),
    .Q(data_out0[7])
  );
  DFF _71_ (
    .C(clk),
    .D(_02_[1]),
    .Q(data_out0[7])
  );
  DFF _72_ (
    .C(clk),
    .D(_02_[2]),
    .Q(data_out0[7])
  );
  DFF _73_ (
    .C(clk),
    .D(_02_[3]),
    .Q(data_out0[7])
  );
  DFF _74_ (
    .C(clk),
    .D(_02_[4]),
    .Q(data_out0[7])
  );
  DFF _75_ (
    .C(clk),
    .D(_02_[5]),
    .Q(data_out0[7])
  );
  DFF _76_ (
    .C(clk),
    .D(_02_[6]),
    .Q(data_out0[7])
  );
  DFF _77_ (
    .C(clk),
    .D(_02_[7]),
    .Q(data_out0[7])
  );
  \$_DLATCH_P_  _78_ (
    .D(data_out0[7]),
    .E(valid),
    .Q(data_out0[7])
  );
  \$_DLATCH_P_  _79_ (
    .D(1'b0),
    .E(reset),
    .Q(data_out0[7])
  );
  assign data_out0[6:0] = { data_out0[7], data_out0[7], data_out0[7], data_out0[7], data_out0[7], data_out0[7], data_out0[7] };
  assign data_out0_next = { data_out0[7], data_out0[7], data_out0[7], data_out0[7], data_out0[7], data_out0[7], data_out0[7], data_out0[7] };
  assign data_out1 = { data_out0[7], data_out0[7], data_out0[7], data_out0[7], data_out0[7], data_out0[7], data_out0[7], data_out0[7] };
  assign data_out1_next = { data_out0[7], data_out0[7], data_out0[7], data_out0[7], data_out0[7], data_out0[7], data_out0[7], data_out0[7] };
  assign data_out2 = { data_out0[7], data_out0[7], data_out0[7], data_out0[7], data_out0[7], data_out0[7], data_out0[7], data_out0[7] };
  assign data_out2_next = { data_out0[7], data_out0[7], data_out0[7], data_out0[7], data_out0[7], data_out0[7], data_out0[7], data_out0[7] };
  assign data_out3 = { data_out0[7], data_out0[7], data_out0[7], data_out0[7], data_out0[7], data_out0[7], data_out0[7], data_out0[7] };
  assign data_out3_next = { data_out0[7], data_out0[7], data_out0[7], data_out0[7], data_out0[7], data_out0[7], data_out0[7], data_out0[7] };
  assign next_state = { data_out0[7], data_out0[7], data_out0[7] };
  assign state = { data_out0[7], data_out0[7], data_out0[7] };
endmodule

(* src = "../demux/demux.v:3" *)
module demux(Rx_buffer, CLK, VALID, VALID_OUT, DATA);
  (* src = "../demux/demux.v:9" *)
  wire [7:0] _000_;
  (* src = "../demux/demux.v:9" *)
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  (* src = "../demux/demux.v:4" *)
  input CLK;
  (* src = "../demux/demux.v:7" *)
  output [7:0] DATA;
  (* src = "../demux/demux.v:3" *)
  input [7:0] Rx_buffer;
  (* src = "../demux/demux.v:5" *)
  input VALID;
  (* src = "../demux/demux.v:6" *)
  output VALID_OUT;
  NOT _048_ (
    .A(VALID),
    .Y(_002_)
  );
  NOT _049_ (
    .A(Rx_buffer[2]),
    .Y(_003_)
  );
  NOT _050_ (
    .A(Rx_buffer[3]),
    .Y(_004_)
  );
  NAND _051_ (
    .A(_004_),
    .B(_003_),
    .Y(_005_)
  );
  NOT _052_ (
    .A(Rx_buffer[7]),
    .Y(_006_)
  );
  NOR _053_ (
    .A(_006_),
    .B(Rx_buffer[0]),
    .Y(_007_)
  );
  NAND _054_ (
    .A(Rx_buffer[6]),
    .B(Rx_buffer[4]),
    .Y(_008_)
  );
  NOR _055_ (
    .A(_008_),
    .B(_007_),
    .Y(_009_)
  );
  NAND _056_ (
    .A(_009_),
    .B(_005_),
    .Y(_010_)
  );
  NAND _057_ (
    .A(Rx_buffer[3]),
    .B(Rx_buffer[2]),
    .Y(_011_)
  );
  NAND _058_ (
    .A(Rx_buffer[0]),
    .B(Rx_buffer[1]),
    .Y(_012_)
  );
  NAND _059_ (
    .A(_012_),
    .B(_011_),
    .Y(_013_)
  );
  NOT _060_ (
    .A(Rx_buffer[0]),
    .Y(_014_)
  );
  NOT _061_ (
    .A(Rx_buffer[5]),
    .Y(_015_)
  );
  NOR _062_ (
    .A(_006_),
    .B(_015_),
    .Y(_016_)
  );
  NOR _063_ (
    .A(_016_),
    .B(_014_),
    .Y(_017_)
  );
  NOT _064_ (
    .A(Rx_buffer[1]),
    .Y(_018_)
  );
  NOR _065_ (
    .A(_011_),
    .B(_018_),
    .Y(_019_)
  );
  NOR _066_ (
    .A(_019_),
    .B(_017_),
    .Y(_020_)
  );
  NAND _067_ (
    .A(_020_),
    .B(_013_),
    .Y(_021_)
  );
  NOR _068_ (
    .A(_021_),
    .B(_010_),
    .Y(_022_)
  );
  NOR _069_ (
    .A(_022_),
    .B(_002_),
    .Y(_023_)
  );
  NAND _070_ (
    .A(_023_),
    .B(Rx_buffer[0]),
    .Y(_024_)
  );
  NOT _071_ (
    .A(_017_),
    .Y(_025_)
  );
  NOR _072_ (
    .A(_004_),
    .B(_003_),
    .Y(_026_)
  );
  NAND _073_ (
    .A(_026_),
    .B(Rx_buffer[1]),
    .Y(_027_)
  );
  NAND _074_ (
    .A(_027_),
    .B(_013_),
    .Y(_028_)
  );
  NOR _075_ (
    .A(_028_),
    .B(_010_),
    .Y(_029_)
  );
  NAND _076_ (
    .A(_029_),
    .B(_025_),
    .Y(_030_)
  );
  NAND _077_ (
    .A(_030_),
    .B(VALID),
    .Y(_031_)
  );
  NAND _078_ (
    .A(_031_),
    .B(DATA[0]),
    .Y(_032_)
  );
  NAND _079_ (
    .A(_032_),
    .B(_024_),
    .Y(_000_[0])
  );
  NAND _080_ (
    .A(_023_),
    .B(Rx_buffer[1]),
    .Y(_033_)
  );
  NAND _081_ (
    .A(_031_),
    .B(DATA[1]),
    .Y(_034_)
  );
  NAND _082_ (
    .A(_034_),
    .B(_033_),
    .Y(_000_[1])
  );
  NAND _083_ (
    .A(_023_),
    .B(Rx_buffer[2]),
    .Y(_035_)
  );
  NAND _084_ (
    .A(_031_),
    .B(DATA[2]),
    .Y(_036_)
  );
  NAND _085_ (
    .A(_036_),
    .B(_035_),
    .Y(_000_[2])
  );
  NAND _086_ (
    .A(_023_),
    .B(Rx_buffer[3]),
    .Y(_037_)
  );
  NAND _087_ (
    .A(_031_),
    .B(DATA[3]),
    .Y(_038_)
  );
  NAND _088_ (
    .A(_038_),
    .B(_037_),
    .Y(_000_[3])
  );
  NAND _089_ (
    .A(_023_),
    .B(Rx_buffer[4]),
    .Y(_039_)
  );
  NAND _090_ (
    .A(_031_),
    .B(DATA[4]),
    .Y(_040_)
  );
  NAND _091_ (
    .A(_040_),
    .B(_039_),
    .Y(_000_[4])
  );
  NAND _092_ (
    .A(_023_),
    .B(Rx_buffer[5]),
    .Y(_041_)
  );
  NAND _093_ (
    .A(_031_),
    .B(DATA[5]),
    .Y(_042_)
  );
  NAND _094_ (
    .A(_042_),
    .B(_041_),
    .Y(_000_[5])
  );
  NAND _095_ (
    .A(_023_),
    .B(Rx_buffer[6]),
    .Y(_043_)
  );
  NAND _096_ (
    .A(_031_),
    .B(DATA[6]),
    .Y(_044_)
  );
  NAND _097_ (
    .A(_044_),
    .B(_043_),
    .Y(_000_[6])
  );
  NAND _098_ (
    .A(_023_),
    .B(Rx_buffer[7]),
    .Y(_045_)
  );
  NAND _099_ (
    .A(_031_),
    .B(DATA[7]),
    .Y(_046_)
  );
  NAND _100_ (
    .A(_046_),
    .B(_045_),
    .Y(_000_[7])
  );
  NAND _101_ (
    .A(VALID_OUT),
    .B(_002_),
    .Y(_047_)
  );
  NAND _102_ (
    .A(_047_),
    .B(_031_),
    .Y(_001_)
  );
  DFF _103_ (
    .C(CLK),
    .D(_000_[0]),
    .Q(DATA[0])
  );
  DFF _104_ (
    .C(CLK),
    .D(_000_[1]),
    .Q(DATA[1])
  );
  DFF _105_ (
    .C(CLK),
    .D(_000_[2]),
    .Q(DATA[2])
  );
  DFF _106_ (
    .C(CLK),
    .D(_000_[3]),
    .Q(DATA[3])
  );
  DFF _107_ (
    .C(CLK),
    .D(_000_[4]),
    .Q(DATA[4])
  );
  DFF _108_ (
    .C(CLK),
    .D(_000_[5]),
    .Q(DATA[5])
  );
  DFF _109_ (
    .C(CLK),
    .D(_000_[6]),
    .Q(DATA[6])
  );
  DFF _110_ (
    .C(CLK),
    .D(_000_[7]),
    .Q(DATA[7])
  );
  DFF _111_ (
    .C(CLK),
    .D(_001_),
    .Q(VALID_OUT)
  );
endmodule

(* src = "../mux_de_control_forzado/mux_de_control_forzado.v:3" *)
module mux_de_control_forzado(CONTROL, VALID, Tx_Buffer, CLK, OUT);
  (* src = "../mux_de_control_forzado/mux_de_control_forzado.v:10" *)
  wire [7:0] _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  (* src = "../mux_de_control_forzado/mux_de_control_forzado.v:7" *)
  input CLK;
  (* src = "../mux_de_control_forzado/mux_de_control_forzado.v:4" *)
  input [3:0] CONTROL;
  (* src = "../mux_de_control_forzado/mux_de_control_forzado.v:8" *)
  output [7:0] OUT;
  (* src = "../mux_de_control_forzado/mux_de_control_forzado.v:6" *)
  input [7:0] Tx_Buffer;
  (* src = "../mux_de_control_forzado/mux_de_control_forzado.v:5" *)
  output VALID;
  NOT _057_ (
    .A(CONTROL[3]),
    .Y(_001_)
  );
  NOT _058_ (
    .A(CONTROL[1]),
    .Y(_002_)
  );
  NAND _059_ (
    .A(_002_),
    .B(_001_),
    .Y(_003_)
  );
  NOR _060_ (
    .A(_003_),
    .B(CONTROL[2]),
    .Y(_004_)
  );
  NAND _061_ (
    .A(_004_),
    .B(CONTROL[0]),
    .Y(_005_)
  );
  NOT _062_ (
    .A(CONTROL[0]),
    .Y(_006_)
  );
  NOR _063_ (
    .A(CONTROL[3]),
    .B(CONTROL[2]),
    .Y(_007_)
  );
  NAND _064_ (
    .A(_007_),
    .B(CONTROL[0]),
    .Y(_008_)
  );
  NOR _065_ (
    .A(_008_),
    .B(_002_),
    .Y(_009_)
  );
  NOT _066_ (
    .A(CONTROL[2]),
    .Y(_010_)
  );
  NOR _067_ (
    .A(_003_),
    .B(_010_),
    .Y(_011_)
  );
  NOR _068_ (
    .A(_011_),
    .B(_009_),
    .Y(_012_)
  );
  NOR _069_ (
    .A(_012_),
    .B(_006_),
    .Y(_013_)
  );
  NOT _070_ (
    .A(Tx_Buffer[0]),
    .Y(_014_)
  );
  NAND _071_ (
    .A(CONTROL[3]),
    .B(_010_),
    .Y(_015_)
  );
  NOR _072_ (
    .A(_015_),
    .B(CONTROL[1]),
    .Y(_016_)
  );
  NAND _073_ (
    .A(_016_),
    .B(CONTROL[0]),
    .Y(_017_)
  );
  NOR _074_ (
    .A(_017_),
    .B(_014_),
    .Y(_018_)
  );
  NOR _075_ (
    .A(_018_),
    .B(_013_),
    .Y(_019_)
  );
  NAND _076_ (
    .A(_019_),
    .B(_005_),
    .Y(_000_[0])
  );
  NOR _077_ (
    .A(_001_),
    .B(CONTROL[2]),
    .Y(_020_)
  );
  NAND _078_ (
    .A(_020_),
    .B(_002_),
    .Y(_021_)
  );
  NOR _079_ (
    .A(_021_),
    .B(_006_),
    .Y(_022_)
  );
  NAND _080_ (
    .A(_022_),
    .B(Tx_Buffer[1]),
    .Y(_023_)
  );
  NAND _081_ (
    .A(_001_),
    .B(_010_),
    .Y(_024_)
  );
  NOR _082_ (
    .A(_024_),
    .B(_006_),
    .Y(_025_)
  );
  NOR _083_ (
    .A(CONTROL[3]),
    .B(_010_),
    .Y(_026_)
  );
  NAND _084_ (
    .A(_026_),
    .B(CONTROL[1]),
    .Y(_027_)
  );
  NOR _085_ (
    .A(_027_),
    .B(CONTROL[0]),
    .Y(_028_)
  );
  NOR _086_ (
    .A(_028_),
    .B(_025_),
    .Y(_029_)
  );
  NAND _087_ (
    .A(_029_),
    .B(_023_),
    .Y(_000_[1])
  );
  NOR _088_ (
    .A(_024_),
    .B(CONTROL[0]),
    .Y(_030_)
  );
  NAND _089_ (
    .A(_016_),
    .B(_006_),
    .Y(_031_)
  );
  NAND _090_ (
    .A(_031_),
    .B(_027_),
    .Y(_032_)
  );
  NOR _091_ (
    .A(_032_),
    .B(_030_),
    .Y(_033_)
  );
  NOR _092_ (
    .A(CONTROL[1]),
    .B(CONTROL[3]),
    .Y(_034_)
  );
  NOT _093_ (
    .A(Tx_Buffer[2]),
    .Y(_035_)
  );
  NOR _094_ (
    .A(_017_),
    .B(_035_),
    .Y(_036_)
  );
  NOR _095_ (
    .A(_036_),
    .B(_034_),
    .Y(_037_)
  );
  NAND _096_ (
    .A(_037_),
    .B(_033_),
    .Y(_000_[2])
  );
  NAND _097_ (
    .A(_025_),
    .B(CONTROL[1]),
    .Y(_038_)
  );
  NAND _098_ (
    .A(_034_),
    .B(CONTROL[2]),
    .Y(_039_)
  );
  NAND _099_ (
    .A(_039_),
    .B(_038_),
    .Y(_040_)
  );
  NOT _100_ (
    .A(Tx_Buffer[3]),
    .Y(_041_)
  );
  NOR _101_ (
    .A(_017_),
    .B(_041_),
    .Y(_042_)
  );
  NOR _102_ (
    .A(_042_),
    .B(_040_),
    .Y(_043_)
  );
  NAND _103_ (
    .A(_043_),
    .B(_033_),
    .Y(_000_[3])
  );
  NOT _104_ (
    .A(Tx_Buffer[4]),
    .Y(_044_)
  );
  NAND _105_ (
    .A(_044_),
    .B(CONTROL[0]),
    .Y(_045_)
  );
  NAND _106_ (
    .A(_045_),
    .B(_016_),
    .Y(_046_)
  );
  NAND _107_ (
    .A(_046_),
    .B(CONTROL[3]),
    .Y(_000_[4])
  );
  NOT _108_ (
    .A(Tx_Buffer[5]),
    .Y(_047_)
  );
  NOR _109_ (
    .A(_017_),
    .B(_047_),
    .Y(_048_)
  );
  NOR _110_ (
    .A(_048_),
    .B(_032_),
    .Y(_049_)
  );
  NOR _111_ (
    .A(_013_),
    .B(_004_),
    .Y(_050_)
  );
  NAND _112_ (
    .A(_050_),
    .B(_049_),
    .Y(_000_[5])
  );
  NOR _113_ (
    .A(Tx_Buffer[6]),
    .B(_006_),
    .Y(_051_)
  );
  NOR _114_ (
    .A(_051_),
    .B(_021_),
    .Y(_052_)
  );
  NOR _115_ (
    .A(_052_),
    .B(_011_),
    .Y(_053_)
  );
  NAND _116_ (
    .A(_053_),
    .B(_029_),
    .Y(_000_[6])
  );
  NOT _117_ (
    .A(Tx_Buffer[7]),
    .Y(_054_)
  );
  NOR _118_ (
    .A(_017_),
    .B(_054_),
    .Y(_055_)
  );
  NOR _119_ (
    .A(_055_),
    .B(_028_),
    .Y(_056_)
  );
  NAND _120_ (
    .A(_056_),
    .B(_050_),
    .Y(_000_[7])
  );
  DFF _121_ (
    .C(CLK),
    .D(_000_[0]),
    .Q(OUT[0])
  );
  DFF _122_ (
    .C(CLK),
    .D(_000_[1]),
    .Q(OUT[1])
  );
  DFF _123_ (
    .C(CLK),
    .D(_000_[2]),
    .Q(OUT[2])
  );
  DFF _124_ (
    .C(CLK),
    .D(_000_[3]),
    .Q(OUT[3])
  );
  DFF _125_ (
    .C(CLK),
    .D(_000_[4]),
    .Q(OUT[4])
  );
  DFF _126_ (
    .C(CLK),
    .D(_000_[5]),
    .Q(OUT[5])
  );
  DFF _127_ (
    .C(CLK),
    .D(_000_[6]),
    .Q(OUT[6])
  );
  DFF _128_ (
    .C(CLK),
    .D(_000_[7]),
    .Q(OUT[7])
  );
  assign VALID = 1'b1;
endmodule

(* src = "../parallel_to_serial/parallel_serial.v:2" *)
module parallel_serial_cond(DATA_IN, CLK, RESET, Valid, DATA_OUT);
  (* src = "../parallel_to_serial/parallel_serial.v:24" *)
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  (* src = "../parallel_to_serial/parallel_serial.v:6" *)
  input CLK;
  (* src = "../parallel_to_serial/parallel_serial.v:5" *)
  input [7:0] DATA_IN;
  (* src = "../parallel_to_serial/parallel_serial.v:10" *)
  output DATA_OUT;
  (* src = "../parallel_to_serial/parallel_serial.v:7" *)
  input RESET;
  (* src = "../parallel_to_serial/parallel_serial.v:8" *)
  input Valid;
  NAND _4_ (
    .A(Valid),
    .B(DATA_IN[7]),
    .Y(_1_)
  );
  NOT _5_ (
    .A(Valid),
    .Y(_2_)
  );
  NAND _6_ (
    .A(_2_),
    .B(DATA_OUT),
    .Y(_3_)
  );
  NAND _7_ (
    .A(_3_),
    .B(_1_),
    .Y(_0_)
  );
  DFF _8_ (
    .C(CLK),
    .D(_0_),
    .Q(DATA_OUT)
  );
endmodule

(* top =  1  *)
(* src = "pcie.v:13" *)
module pcie(RESET, reset, CONTROL, CLK, DATA, DATA_out);
  (* src = "pcie.v:17" *)
  input CLK;
  (* src = "pcie.v:16" *)
  input [3:0] CONTROL;
  (* src = "pcie.v:18" *)
  input [7:0] DATA;
  (* src = "pcie.v:19" *)
  output [7:0] DATA_out;
  (* src = "pcie.v:24" *)
  wire [7:0] OUTMUX;
  (* src = "pcie.v:33" *)
  wire [7:0] OUTSTRIPING;
  (* src = "pcie.v:14" *)
  input RESET;
  (* src = "pcie.v:23" *)
  wire VALID;
  (* src = "pcie.v:72" *)
  (* unused_bits = "0" *)
  wire VALID_OUT;
  (* src = "pcie.v:38" *)
  wire clk250;
  (* src = "pcie.v:25" *)
  wire [7:0] data0;
  (* src = "pcie.v:26" *)
  wire [7:0] data1;
  (* src = "pcie.v:27" *)
  wire [7:0] data2;
  (* src = "pcie.v:28" *)
  wire [7:0] data3;
  (* src = "pcie.v:34" *)
  wire dataserial0;
  (* src = "pcie.v:35" *)
  wire dataserial1;
  (* src = "pcie.v:36" *)
  wire dataserial2;
  (* src = "pcie.v:37" *)
  wire dataserial3;
  (* src = "pcie.v:29" *)
  wire [7:0] paralelo0;
  (* src = "pcie.v:30" *)
  wire [7:0] paralelo1;
  (* src = "pcie.v:31" *)
  wire [7:0] paralelo2;
  (* src = "pcie.v:32" *)
  wire [7:0] paralelo3;
  (* src = "pcie.v:15" *)
  input reset;
  (* src = "pcie.v:69" *)
  bytestripingRX byteRX (
    .clk(clk250),
    .data(OUTSTRIPING),
    .data_in0(paralelo0),
    .data_in1(paralelo1),
    .data_in2(paralelo2),
    .data_in3(paralelo3),
    .reset(RESET),
    .valid(VALID)
  );
  (* src = "pcie.v:48" *)
  bytestripingTX byteTX (
    .clk(clk250),
    .data(OUTMUX),
    .data_out0(data0),
    .data_out1(data1),
    .data_out2(data2),
    .data_out3(data3),
    .reset(RESET),
    .valid(VALID)
  );
  (* src = "pcie.v:42" *)
  CLK_250hz_cond clkbyte (
    .CLK(CLK),
    .CLK_250hz(clk250),
    .RESET(reset)
  );
  (* src = "pcie.v:45" *)
  mux_de_control_forzado mux (
    .CLK(clk250),
    .CONTROL(CONTROL),
    .OUT(OUTMUX),
    .Tx_Buffer(DATA),
    .VALID(VALID)
  );
  (* src = "pcie.v:72" *)
  demux muxRX (
    .CLK(clk250),
    .DATA(DATA_out),
    .Rx_buffer(OUTSTRIPING),
    .VALID(VALID),
    .VALID_OUT(VALID_OUT)
  );
  (* src = "pcie.v:60" *)
  serial_parallel_cond parallel0 (
    .CLK(CLK),
    .DATA_IN(dataserial0),
    .DATA_OUT(paralelo0),
    .RESET(RESET)
  );
  (* src = "pcie.v:62" *)
  serial_parallel_cond parallel1 (
    .CLK(CLK),
    .DATA_IN(dataserial1),
    .DATA_OUT(paralelo1),
    .RESET(RESET)
  );
  (* src = "pcie.v:64" *)
  serial_parallel_cond parallel2 (
    .CLK(CLK),
    .DATA_IN(dataserial2),
    .DATA_OUT(paralelo2),
    .RESET(RESET)
  );
  (* src = "pcie.v:66" *)
  serial_parallel_cond parallel3 (
    .CLK(CLK),
    .DATA_IN(dataserial3),
    .DATA_OUT(paralelo3),
    .RESET(RESET)
  );
  (* src = "pcie.v:51" *)
  parallel_serial_cond serial0 (
    .CLK(CLK),
    .DATA_IN(data0),
    .DATA_OUT(dataserial0),
    .RESET(RESET),
    .Valid(VALID)
  );
  (* src = "pcie.v:53" *)
  parallel_serial_cond serial1 (
    .CLK(CLK),
    .DATA_IN(data1),
    .DATA_OUT(dataserial1),
    .RESET(RESET),
    .Valid(VALID)
  );
  (* src = "pcie.v:55" *)
  parallel_serial_cond serial2 (
    .CLK(CLK),
    .DATA_IN(data2),
    .DATA_OUT(dataserial2),
    .RESET(RESET),
    .Valid(VALID)
  );
  (* src = "pcie.v:57" *)
  parallel_serial_cond serial3 (
    .CLK(CLK),
    .DATA_IN(data3),
    .DATA_OUT(dataserial3),
    .RESET(RESET),
    .Valid(VALID)
  );
endmodule

(* src = "../serial_to_parallel/serial_parallel.v:2" *)
module serial_parallel_cond(DATA_IN, CLK, RESET, DATA_OUT);
  (* src = "../serial_to_parallel/serial_parallel.v:48" *)
  wire [7:0] _000_;
  (* src = "../serial_to_parallel/serial_parallel.v:48" *)
  wire _001_;
  (* src = "../serial_to_parallel/serial_parallel.v:48" *)
  wire [7:0] _002_;
  (* src = "../serial_to_parallel/serial_parallel.v:48" *)
  wire [6:0] _003_;
  (* src = "../serial_to_parallel/serial_parallel.v:48" *)
  wire [2:0] _004_;
  (* src = "../serial_to_parallel/serial_parallel.v:48" *)
  wire [7:0] _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  (* src = "../serial_to_parallel/serial_parallel.v:6" *)
  input CLK;
  (* src = "../serial_to_parallel/serial_parallel.v:5" *)
  input DATA_IN;
  (* src = "../serial_to_parallel/serial_parallel.v:9" *)
  output [7:0] DATA_OUT;
  (* src = "../serial_to_parallel/serial_parallel.v:18" *)
  wire [7:0] DataOut_next;
  (* src = "../serial_to_parallel/serial_parallel.v:7" *)
  input RESET;
  (* src = "../serial_to_parallel/serial_parallel.v:15" *)
  wire Valid;
  (* src = "../serial_to_parallel/serial_parallel.v:14" *)
  wire [7:0] check;
  (* src = "../serial_to_parallel/serial_parallel.v:13" *)
  wire [6:0] rBuffer;
  (* onehot = 32'd1 *)
  wire [7:0] rCurrentState;
  NOT _163_ (
    .A(Valid),
    .Y(_149_)
  );
  NAND _164_ (
    .A(check[4]),
    .B(check[3]),
    .Y(_150_)
  );
  NAND _165_ (
    .A(check[7]),
    .B(check[5]),
    .Y(_151_)
  );
  NOR _166_ (
    .A(_151_),
    .B(_150_),
    .Y(_152_)
  );
  NOT _167_ (
    .A(check[1]),
    .Y(_154_)
  );
  NOT _168_ (
    .A(check[6]),
    .Y(_155_)
  );
  NAND _169_ (
    .A(_155_),
    .B(_154_),
    .Y(_156_)
  );
  NOT _170_ (
    .A(check[0]),
    .Y(_157_)
  );
  NAND _171_ (
    .A(check[2]),
    .B(_157_),
    .Y(_158_)
  );
  NOR _172_ (
    .A(_158_),
    .B(_156_),
    .Y(_159_)
  );
  NAND _173_ (
    .A(_159_),
    .B(_152_),
    .Y(_160_)
  );
  NAND _174_ (
    .A(_160_),
    .B(_149_),
    .Y(_161_)
  );
  NOT _175_ (
    .A(check[3]),
    .Y(_162_)
  );
  NOT _176_ (
    .A(check[4]),
    .Y(_006_)
  );
  NOR _177_ (
    .A(_006_),
    .B(_162_),
    .Y(_007_)
  );
  NOT _178_ (
    .A(check[5]),
    .Y(_008_)
  );
  NOT _179_ (
    .A(check[7]),
    .Y(_009_)
  );
  NOR _180_ (
    .A(_009_),
    .B(_008_),
    .Y(_010_)
  );
  NAND _181_ (
    .A(_010_),
    .B(_007_),
    .Y(_011_)
  );
  NOR _182_ (
    .A(check[6]),
    .B(check[1]),
    .Y(_012_)
  );
  NOT _183_ (
    .A(check[2]),
    .Y(_013_)
  );
  NOR _184_ (
    .A(_013_),
    .B(check[0]),
    .Y(_014_)
  );
  NAND _185_ (
    .A(_014_),
    .B(_012_),
    .Y(_015_)
  );
  NOR _186_ (
    .A(_015_),
    .B(_011_),
    .Y(_016_)
  );
  NAND _187_ (
    .A(_016_),
    .B(_149_),
    .Y(_017_)
  );
  NOT _188_ (
    .A(_110_),
    .Y(_018_)
  );
  NOR _189_ (
    .A(_018_),
    .B(RESET),
    .Y(_019_)
  );
  NAND _190_ (
    .A(_019_),
    .B(_017_),
    .Y(_020_)
  );
  NOR _191_ (
    .A(_020_),
    .B(_108_),
    .Y(_021_)
  );
  NAND _192_ (
    .A(_021_),
    .B(_161_),
    .Y(_022_)
  );
  NOR _193_ (
    .A(_160_),
    .B(Valid),
    .Y(_023_)
  );
  NOT _194_ (
    .A(_108_),
    .Y(_024_)
  );
  NOR _195_ (
    .A(_024_),
    .B(RESET),
    .Y(_025_)
  );
  NOT _196_ (
    .A(_025_),
    .Y(_026_)
  );
  NOR _197_ (
    .A(_026_),
    .B(_023_),
    .Y(_027_)
  );
  NAND _198_ (
    .A(_027_),
    .B(_018_),
    .Y(_028_)
  );
  NOT _199_ (
    .A(RESET),
    .Y(_029_)
  );
  NAND _200_ (
    .A(_161_),
    .B(_029_),
    .Y(_031_)
  );
  NOR _201_ (
    .A(_031_),
    .B(_028_),
    .Y(_032_)
  );
  NOR _202_ (
    .A(_161_),
    .B(RESET),
    .Y(_033_)
  );
  NAND _203_ (
    .A(_033_),
    .B(rCurrentState[2]),
    .Y(_034_)
  );
  NOT _204_ (
    .A(rCurrentState[6]),
    .Y(_035_)
  );
  NOR _205_ (
    .A(rCurrentState[3]),
    .B(rCurrentState[7]),
    .Y(_036_)
  );
  NAND _206_ (
    .A(_036_),
    .B(_035_),
    .Y(_037_)
  );
  NAND _207_ (
    .A(_037_),
    .B(_033_),
    .Y(_038_)
  );
  NAND _208_ (
    .A(_038_),
    .B(_034_),
    .Y(_039_)
  );
  NOR _209_ (
    .A(_039_),
    .B(_032_),
    .Y(_040_)
  );
  NAND _210_ (
    .A(_040_),
    .B(_022_),
    .Y(_004_[1])
  );
  NAND _211_ (
    .A(_033_),
    .B(rCurrentState[5]),
    .Y(_041_)
  );
  NAND _212_ (
    .A(_033_),
    .B(rCurrentState[7]),
    .Y(_042_)
  );
  NAND _213_ (
    .A(_042_),
    .B(_041_),
    .Y(_043_)
  );
  NOT _214_ (
    .A(_019_),
    .Y(_044_)
  );
  NOR _215_ (
    .A(_044_),
    .B(_023_),
    .Y(_045_)
  );
  NOR _216_ (
    .A(_027_),
    .B(_045_),
    .Y(_046_)
  );
  NAND _217_ (
    .A(_017_),
    .B(_113_),
    .Y(_047_)
  );
  NOR _218_ (
    .A(_047_),
    .B(_031_),
    .Y(_048_)
  );
  NAND _219_ (
    .A(_048_),
    .B(_046_),
    .Y(_049_)
  );
  NAND _220_ (
    .A(_048_),
    .B(_021_),
    .Y(_050_)
  );
  NAND _221_ (
    .A(_050_),
    .B(_049_),
    .Y(_051_)
  );
  NOR _222_ (
    .A(_051_),
    .B(_043_),
    .Y(_052_)
  );
  NOT _223_ (
    .A(_113_),
    .Y(_053_)
  );
  NOR _224_ (
    .A(_023_),
    .B(_053_),
    .Y(_054_)
  );
  NOR _225_ (
    .A(_054_),
    .B(_031_),
    .Y(_055_)
  );
  NAND _226_ (
    .A(_055_),
    .B(_021_),
    .Y(_056_)
  );
  NAND _227_ (
    .A(_033_),
    .B(rCurrentState[6]),
    .Y(_057_)
  );
  NAND _228_ (
    .A(_057_),
    .B(_056_),
    .Y(_144_)
  );
  NAND _229_ (
    .A(_055_),
    .B(_046_),
    .Y(_058_)
  );
  NAND _230_ (
    .A(_033_),
    .B(rCurrentState[4]),
    .Y(_059_)
  );
  NAND _231_ (
    .A(_059_),
    .B(_058_),
    .Y(_146_)
  );
  NOR _232_ (
    .A(_146_),
    .B(_144_),
    .Y(_060_)
  );
  NAND _233_ (
    .A(_060_),
    .B(_052_),
    .Y(_004_[0])
  );
  NAND _234_ (
    .A(_041_),
    .B(_049_),
    .Y(_145_)
  );
  NAND _235_ (
    .A(_025_),
    .B(_017_),
    .Y(_061_)
  );
  NOR _236_ (
    .A(_061_),
    .B(_110_),
    .Y(_062_)
  );
  NAND _237_ (
    .A(_048_),
    .B(_062_),
    .Y(_063_)
  );
  NAND _238_ (
    .A(_033_),
    .B(rCurrentState[3]),
    .Y(_064_)
  );
  NAND _239_ (
    .A(_064_),
    .B(_063_),
    .Y(_147_)
  );
  NAND _240_ (
    .A(_055_),
    .B(_062_),
    .Y(_065_)
  );
  NAND _241_ (
    .A(_065_),
    .B(_034_),
    .Y(_148_)
  );
  NOR _242_ (
    .A(_061_),
    .B(_018_),
    .Y(_066_)
  );
  NAND _243_ (
    .A(_066_),
    .B(_055_),
    .Y(_067_)
  );
  NAND _244_ (
    .A(_033_),
    .B(rCurrentState[1]),
    .Y(_068_)
  );
  NAND _245_ (
    .A(_068_),
    .B(_067_),
    .Y(_153_)
  );
  NAND _246_ (
    .A(_042_),
    .B(_050_),
    .Y(_030_)
  );
  NOR _247_ (
    .A(_153_),
    .B(_147_),
    .Y(_069_)
  );
  NAND _248_ (
    .A(_069_),
    .B(_052_),
    .Y(_004_[2])
  );
  NOR _249_ (
    .A(_016_),
    .B(Valid),
    .Y(_070_)
  );
  NOR _250_ (
    .A(_070_),
    .B(RESET),
    .Y(_001_)
  );
  NAND _251_ (
    .A(_054_),
    .B(_001_),
    .Y(_071_)
  );
  NOR _252_ (
    .A(_071_),
    .B(_028_),
    .Y(_072_)
  );
  NAND _253_ (
    .A(_072_),
    .B(DATA_IN),
    .Y(_073_)
  );
  NAND _254_ (
    .A(_063_),
    .B(rBuffer[1]),
    .Y(_074_)
  );
  NAND _255_ (
    .A(_074_),
    .B(_073_),
    .Y(_003_[1])
  );
  NAND _256_ (
    .A(_045_),
    .B(_024_),
    .Y(_075_)
  );
  NOR _257_ (
    .A(_071_),
    .B(_075_),
    .Y(_076_)
  );
  NAND _258_ (
    .A(_076_),
    .B(DATA_IN),
    .Y(_077_)
  );
  NAND _259_ (
    .A(_050_),
    .B(rBuffer[0]),
    .Y(_078_)
  );
  NAND _260_ (
    .A(_078_),
    .B(_077_),
    .Y(_003_[0])
  );
  NAND _261_ (
    .A(_061_),
    .B(_020_),
    .Y(_079_)
  );
  NOR _262_ (
    .A(_071_),
    .B(_079_),
    .Y(_080_)
  );
  NAND _263_ (
    .A(_080_),
    .B(DATA_IN),
    .Y(_081_)
  );
  NAND _264_ (
    .A(_049_),
    .B(rBuffer[2]),
    .Y(_082_)
  );
  NAND _265_ (
    .A(_082_),
    .B(_081_),
    .Y(_003_[2])
  );
  NAND _266_ (
    .A(_047_),
    .B(_001_),
    .Y(_083_)
  );
  NAND _267_ (
    .A(_027_),
    .B(_110_),
    .Y(_084_)
  );
  NOR _268_ (
    .A(_084_),
    .B(_083_),
    .Y(_085_)
  );
  NAND _269_ (
    .A(_085_),
    .B(DATA_IN),
    .Y(_086_)
  );
  NAND _270_ (
    .A(_067_),
    .B(rBuffer[3]),
    .Y(_087_)
  );
  NAND _271_ (
    .A(_087_),
    .B(_086_),
    .Y(_003_[3])
  );
  NOR _272_ (
    .A(_083_),
    .B(_075_),
    .Y(_088_)
  );
  NAND _273_ (
    .A(_088_),
    .B(DATA_IN),
    .Y(_089_)
  );
  NAND _274_ (
    .A(_056_),
    .B(rBuffer[4]),
    .Y(_090_)
  );
  NAND _275_ (
    .A(_090_),
    .B(_089_),
    .Y(_003_[4])
  );
  NOR _276_ (
    .A(_083_),
    .B(_028_),
    .Y(_091_)
  );
  NAND _277_ (
    .A(_091_),
    .B(DATA_IN),
    .Y(_092_)
  );
  NAND _278_ (
    .A(_065_),
    .B(rBuffer[5]),
    .Y(_093_)
  );
  NAND _279_ (
    .A(_093_),
    .B(_092_),
    .Y(_003_[5])
  );
  NOR _280_ (
    .A(_083_),
    .B(_079_),
    .Y(_094_)
  );
  NAND _281_ (
    .A(_094_),
    .B(DATA_IN),
    .Y(_095_)
  );
  NAND _282_ (
    .A(_058_),
    .B(rBuffer[6]),
    .Y(_096_)
  );
  NAND _283_ (
    .A(_096_),
    .B(_095_),
    .Y(_003_[6])
  );
  NOT _284_ (
    .A(DATA_OUT[0]),
    .Y(_097_)
  );
  NOR _285_ (
    .A(_023_),
    .B(_097_),
    .Y(DataOut_next[0])
  );
  NOT _286_ (
    .A(DATA_OUT[1]),
    .Y(_098_)
  );
  NOR _287_ (
    .A(_023_),
    .B(_098_),
    .Y(DataOut_next[1])
  );
  NOT _288_ (
    .A(DATA_OUT[2]),
    .Y(_099_)
  );
  NAND _289_ (
    .A(_017_),
    .B(_099_),
    .Y(DataOut_next[2])
  );
  NOT _290_ (
    .A(DATA_OUT[3]),
    .Y(_100_)
  );
  NAND _291_ (
    .A(_017_),
    .B(_100_),
    .Y(DataOut_next[3])
  );
  NOT _292_ (
    .A(DATA_OUT[4]),
    .Y(_101_)
  );
  NAND _293_ (
    .A(_017_),
    .B(_101_),
    .Y(DataOut_next[4])
  );
  NOT _294_ (
    .A(DATA_OUT[5]),
    .Y(_102_)
  );
  NAND _295_ (
    .A(_017_),
    .B(_102_),
    .Y(DataOut_next[5])
  );
  NOT _296_ (
    .A(DATA_OUT[6]),
    .Y(_103_)
  );
  NOR _297_ (
    .A(_023_),
    .B(_103_),
    .Y(DataOut_next[6])
  );
  NOT _298_ (
    .A(DATA_OUT[7]),
    .Y(_104_)
  );
  NAND _299_ (
    .A(_017_),
    .B(_104_),
    .Y(DataOut_next[7])
  );
  NOR _300_ (
    .A(_084_),
    .B(_071_),
    .Y(_105_)
  );
  NAND _301_ (
    .A(_105_),
    .B(DATA_IN),
    .Y(_106_)
  );
  NAND _302_ (
    .A(_066_),
    .B(_048_),
    .Y(_107_)
  );
  NAND _303_ (
    .A(_107_),
    .B(DataOut_next[0]),
    .Y(_109_)
  );
  NAND _304_ (
    .A(_109_),
    .B(_106_),
    .Y(_005_[0])
  );
  NAND _305_ (
    .A(_107_),
    .B(DataOut_next[1]),
    .Y(_111_)
  );
  NAND _306_ (
    .A(_105_),
    .B(rBuffer[0]),
    .Y(_112_)
  );
  NAND _307_ (
    .A(_112_),
    .B(_111_),
    .Y(_005_[1])
  );
  NOR _308_ (
    .A(_105_),
    .B(DataOut_next[2]),
    .Y(_114_)
  );
  NOR _309_ (
    .A(_107_),
    .B(rBuffer[1]),
    .Y(_115_)
  );
  NOR _310_ (
    .A(_115_),
    .B(_114_),
    .Y(_005_[2])
  );
  NOR _311_ (
    .A(_105_),
    .B(DataOut_next[3]),
    .Y(_116_)
  );
  NOR _312_ (
    .A(_107_),
    .B(rBuffer[2]),
    .Y(_117_)
  );
  NOR _313_ (
    .A(_117_),
    .B(_116_),
    .Y(_005_[3])
  );
  NOR _314_ (
    .A(_105_),
    .B(DataOut_next[4]),
    .Y(_118_)
  );
  NOR _315_ (
    .A(_107_),
    .B(rBuffer[3]),
    .Y(_119_)
  );
  NOR _316_ (
    .A(_119_),
    .B(_118_),
    .Y(_005_[4])
  );
  NOR _317_ (
    .A(_105_),
    .B(DataOut_next[5]),
    .Y(_120_)
  );
  NOR _318_ (
    .A(_107_),
    .B(rBuffer[4]),
    .Y(_121_)
  );
  NOR _319_ (
    .A(_121_),
    .B(_120_),
    .Y(_005_[5])
  );
  NAND _320_ (
    .A(_105_),
    .B(rBuffer[5]),
    .Y(_122_)
  );
  NAND _321_ (
    .A(_107_),
    .B(DataOut_next[6]),
    .Y(_123_)
  );
  NAND _322_ (
    .A(_123_),
    .B(_122_),
    .Y(_005_[6])
  );
  NOR _323_ (
    .A(_105_),
    .B(DataOut_next[7]),
    .Y(_124_)
  );
  NOR _324_ (
    .A(_107_),
    .B(rBuffer[6]),
    .Y(_125_)
  );
  NOR _325_ (
    .A(_125_),
    .B(_124_),
    .Y(_005_[7])
  );
  NAND _326_ (
    .A(_001_),
    .B(check[0]),
    .Y(_126_)
  );
  NAND _327_ (
    .A(_033_),
    .B(DATA_IN),
    .Y(_127_)
  );
  NAND _328_ (
    .A(_127_),
    .B(_126_),
    .Y(_002_[0])
  );
  NAND _329_ (
    .A(_001_),
    .B(check[1]),
    .Y(_128_)
  );
  NAND _330_ (
    .A(_033_),
    .B(check[0]),
    .Y(_129_)
  );
  NAND _331_ (
    .A(_129_),
    .B(_128_),
    .Y(_002_[1])
  );
  NAND _332_ (
    .A(_001_),
    .B(check[2]),
    .Y(_130_)
  );
  NAND _333_ (
    .A(_033_),
    .B(check[1]),
    .Y(_131_)
  );
  NAND _334_ (
    .A(_131_),
    .B(_130_),
    .Y(_002_[2])
  );
  NAND _335_ (
    .A(_001_),
    .B(check[3]),
    .Y(_132_)
  );
  NAND _336_ (
    .A(_033_),
    .B(check[2]),
    .Y(_133_)
  );
  NAND _337_ (
    .A(_133_),
    .B(_132_),
    .Y(_002_[3])
  );
  NAND _338_ (
    .A(_001_),
    .B(check[4]),
    .Y(_134_)
  );
  NAND _339_ (
    .A(_033_),
    .B(check[3]),
    .Y(_135_)
  );
  NAND _340_ (
    .A(_135_),
    .B(_134_),
    .Y(_002_[4])
  );
  NAND _341_ (
    .A(_001_),
    .B(check[5]),
    .Y(_136_)
  );
  NAND _342_ (
    .A(_033_),
    .B(check[4]),
    .Y(_137_)
  );
  NAND _343_ (
    .A(_137_),
    .B(_136_),
    .Y(_002_[5])
  );
  NAND _344_ (
    .A(_001_),
    .B(check[6]),
    .Y(_138_)
  );
  NAND _345_ (
    .A(_033_),
    .B(check[5]),
    .Y(_139_)
  );
  NAND _346_ (
    .A(_139_),
    .B(_138_),
    .Y(_002_[6])
  );
  NAND _347_ (
    .A(_001_),
    .B(check[7]),
    .Y(_140_)
  );
  NAND _348_ (
    .A(_033_),
    .B(check[6]),
    .Y(_141_)
  );
  NAND _349_ (
    .A(_141_),
    .B(_140_),
    .Y(_002_[7])
  );
  NOR _350_ (
    .A(_017_),
    .B(RESET),
    .Y(_142_)
  );
  NOR _351_ (
    .A(_142_),
    .B(_097_),
    .Y(_000_[0])
  );
  NOR _352_ (
    .A(_142_),
    .B(_098_),
    .Y(_000_[1])
  );
  NOT _353_ (
    .A(_142_),
    .Y(_143_)
  );
  NAND _354_ (
    .A(_143_),
    .B(_099_),
    .Y(_000_[2])
  );
  NAND _355_ (
    .A(_143_),
    .B(_100_),
    .Y(_000_[3])
  );
  NAND _356_ (
    .A(_143_),
    .B(_101_),
    .Y(_000_[4])
  );
  NAND _357_ (
    .A(_143_),
    .B(_102_),
    .Y(_000_[5])
  );
  NOR _358_ (
    .A(_142_),
    .B(_103_),
    .Y(_000_[6])
  );
  NAND _359_ (
    .A(_143_),
    .B(_104_),
    .Y(_000_[7])
  );
  DFF _360_ (
    .C(CLK),
    .D(_153_),
    .Q(rCurrentState[1])
  );
  DFF _361_ (
    .C(CLK),
    .D(_148_),
    .Q(rCurrentState[2])
  );
  DFF _362_ (
    .C(CLK),
    .D(_147_),
    .Q(rCurrentState[3])
  );
  DFF _363_ (
    .C(CLK),
    .D(_146_),
    .Q(rCurrentState[4])
  );
  DFF _364_ (
    .C(CLK),
    .D(_145_),
    .Q(rCurrentState[5])
  );
  DFF _365_ (
    .C(CLK),
    .D(_144_),
    .Q(rCurrentState[6])
  );
  DFF _366_ (
    .C(CLK),
    .D(_030_),
    .Q(rCurrentState[7])
  );
  DFF _367_ (
    .C(CLK),
    .D(_001_),
    .Q(Valid)
  );
  DFF _368_ (
    .C(CLK),
    .D(_000_[0]),
    .Q(DATA_OUT[0])
  );
  DFF _369_ (
    .C(CLK),
    .D(_000_[1]),
    .Q(DATA_OUT[1])
  );
  DFF _370_ (
    .C(CLK),
    .D(_000_[2]),
    .Q(DATA_OUT[2])
  );
  DFF _371_ (
    .C(CLK),
    .D(_000_[3]),
    .Q(DATA_OUT[3])
  );
  DFF _372_ (
    .C(CLK),
    .D(_000_[4]),
    .Q(DATA_OUT[4])
  );
  DFF _373_ (
    .C(CLK),
    .D(_000_[5]),
    .Q(DATA_OUT[5])
  );
  DFF _374_ (
    .C(CLK),
    .D(_000_[6]),
    .Q(DATA_OUT[6])
  );
  DFF _375_ (
    .C(CLK),
    .D(_000_[7]),
    .Q(DATA_OUT[7])
  );
  DFF _376_ (
    .C(CLK),
    .D(_004_[0]),
    .Q(_108_)
  );
  DFF _377_ (
    .C(CLK),
    .D(_004_[1]),
    .Q(_110_)
  );
  DFF _378_ (
    .C(CLK),
    .D(_004_[2]),
    .Q(_113_)
  );
  DFF _379_ (
    .C(CLK),
    .D(_003_[0]),
    .Q(rBuffer[0])
  );
  DFF _380_ (
    .C(CLK),
    .D(_003_[1]),
    .Q(rBuffer[1])
  );
  DFF _381_ (
    .C(CLK),
    .D(_003_[2]),
    .Q(rBuffer[2])
  );
  DFF _382_ (
    .C(CLK),
    .D(_003_[3]),
    .Q(rBuffer[3])
  );
  DFF _383_ (
    .C(CLK),
    .D(_003_[4]),
    .Q(rBuffer[4])
  );
  DFF _384_ (
    .C(CLK),
    .D(_003_[5]),
    .Q(rBuffer[5])
  );
  DFF _385_ (
    .C(CLK),
    .D(_003_[6]),
    .Q(rBuffer[6])
  );
  DFF _386_ (
    .C(CLK),
    .D(_002_[0]),
    .Q(check[0])
  );
  DFF _387_ (
    .C(CLK),
    .D(_002_[1]),
    .Q(check[1])
  );
  DFF _388_ (
    .C(CLK),
    .D(_002_[2]),
    .Q(check[2])
  );
  DFF _389_ (
    .C(CLK),
    .D(_002_[3]),
    .Q(check[3])
  );
  DFF _390_ (
    .C(CLK),
    .D(_002_[4]),
    .Q(check[4])
  );
  DFF _391_ (
    .C(CLK),
    .D(_002_[5]),
    .Q(check[5])
  );
  DFF _392_ (
    .C(CLK),
    .D(_002_[6]),
    .Q(check[6])
  );
  DFF _393_ (
    .C(CLK),
    .D(_002_[7]),
    .Q(check[7])
  );
  DFF _394_ (
    .C(CLK),
    .D(_005_[0]),
    .Q(DataOut_next[0])
  );
  DFF _395_ (
    .C(CLK),
    .D(_005_[1]),
    .Q(DataOut_next[1])
  );
  DFF _396_ (
    .C(CLK),
    .D(_005_[2]),
    .Q(DataOut_next[2])
  );
  DFF _397_ (
    .C(CLK),
    .D(_005_[3]),
    .Q(DataOut_next[3])
  );
  DFF _398_ (
    .C(CLK),
    .D(_005_[4]),
    .Q(DataOut_next[4])
  );
  DFF _399_ (
    .C(CLK),
    .D(_005_[5]),
    .Q(DataOut_next[5])
  );
  DFF _400_ (
    .C(CLK),
    .D(_005_[6]),
    .Q(DataOut_next[6])
  );
  DFF _401_ (
    .C(CLK),
    .D(_005_[7]),
    .Q(DataOut_next[7])
  );
endmodule
