Start time: 21:21:49 on Mar 07,2023
qverilog r_fsm.sv ../tb/r_fsm_tb.sv 
-- Compiling module r_fsm
-- Compiling module r_fsm_tb

Top level modules:
	r_fsm_tb
# vsim -lib work r_fsm_tb -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.6c win64 Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.r_fsm_tb(fast)
# run -all
# FSM STATE:           0 at time:                    0
# FSM STATE:           1 at time:                   65
# FSM STATE:           2 at time:                   75
# FSM STATE:           3 at time:                   85
# FSM STATE:           7 at time:                   95
# FSM STATE:           0 at time:                  105
# FSM STATE:           1 at time:                  195
# FSM STATE:           2 at time:                  205
# FSM STATE:           3 at time:                  215
# FSM STATE:           7 at time:                  225
# FSM STATE:           4 at time:                  235
# FSM STATE:           5 at time:                  255
# FSM STATE:           2 at time:                  265
# FSM STATE:           3 at time:                  275
# FSM STATE:           7 at time:                  285
# FSM STATE:           0 at time:                  295
# ** Note: $finish    : ../tb/r_fsm_tb.sv(134)
#    Time: 10 us  Iteration: 0  Instance: /r_fsm_tb
# End time: 21:21:51 on Mar 07,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
