

================================================================
== Vitis HLS Report for 'tpgBackground'
================================================================
* Date:           Wed Nov 20 03:58:39 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: spartan7
* Target device:  xc7s50-csga324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  8.015 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+-----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)   |     Interval     | Pipeline|
    |   min   |     max    |    min    |     max    | min |     max    |   Type  |
    +---------+------------+-----------+------------+-----+------------+---------+
    |        1|  4296474601|  12.000 ns|  51.558 sec|    1|  4296474601|       no|
    +---------+------------+-----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442  |tpgBackground_Pipeline_VITIS_LOOP_520_2  |        2|    65557|  24.000 ns|  0.787 ms|    2|  65557|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |                    |   Latency (cycles)   | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |     max    |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_518_1  |        0|  4296474600|  5 ~ 65560|          -|          -|  0 ~ 65535|        no|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    -|      -|      -|    -|
|Expression       |        -|    -|      0|    407|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |       13|   13|   3747|   4708|    -|
|Memory           |        -|    -|      -|      -|    -|
|Multiplexer      |        -|    -|      -|    198|    -|
|Register         |        -|    -|    495|      -|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |       13|   13|   4242|   5313|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |      150|  120|  65200|  32600|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |        8|   10|      6|     16|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442  |tpgBackground_Pipeline_VITIS_LOOP_520_2  |       13|  13|  3747|  4708|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |Total                                               |                                         |       13|  13|  3747|  4708|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |                  Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |add2_i_fu_705_p2                                |         +|   0|  0|  21|          14|           4|
    |add5_i_fu_735_p2                                |         +|   0|  0|  21|          14|           4|
    |add_i_fu_757_p2                                 |         +|   0|  0|  21|          14|           3|
    |add_ln1404_fu_799_p2                            |         +|   0|  0|  24|          17|           2|
    |add_ln1488_fu_1039_p2                           |         +|   0|  0|  15|           8|           8|
    |add_ln518_fu_999_p2                             |         +|   0|  0|  23|          16|           1|
    |add_ln705_fu_1089_p2                            |         +|   0|  0|  15|           8|           8|
    |barWidthMinSamples_fu_721_p2                    |         +|   0|  0|  17|          10|           2|
    |sub40_i_fu_793_p2                               |         +|   0|  0|  24|          17|           2|
    |sub_i_i_i_fu_787_p2                             |         +|   0|  0|  18|          11|           2|
    |cmp126_i_fu_811_p2                              |      icmp|   0|  0|  11|           8|           1|
    |cmp12_i_fu_1005_p2                              |      icmp|   0|  0|  13|          16|           1|
    |cmp141_i_fu_817_p2                              |      icmp|   0|  0|  11|           8|           1|
    |cmp2_i321_fu_629_p2                             |      icmp|   0|  0|  11|           8|           1|
    |cmp59_i_fu_805_p2                               |      icmp|   0|  0|  11|           8|           1|
    |icmp_fu_751_p2                                  |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln1217_fu_915_p2                           |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln1404_1_fu_1033_p2                        |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln1404_fu_1022_p2                          |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1592_1_fu_1051_p2                        |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln1592_2_fu_1064_p2                        |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln1592_fu_1045_p2                          |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln518_fu_994_p2                            |      icmp|   0|  0|  13|          16|          16|
    |ap_block_state1                                 |        or|   0|  0|   2|           1|           1|
    |or_ln1592_1_fu_1070_p2                          |        or|   0|  0|   2|           1|           1|
    |or_ln1592_2_fu_1077_p2                          |        or|   0|  0|   2|           1|           1|
    |or_ln1592_fu_1057_p2                            |        or|   0|  0|   2|           1|           1|
    |conv2_i_i10_i326_fu_635_p3                      |    select|   0|  0|   7|           1|           2|
    |conv2_i_i10_i331_fu_649_p3                      |    select|   0|  0|   8|           1|           1|
    |conv2_i_i10_i349_cast_cast_cast_cast_fu_665_p3  |    select|   0|  0|   3|           1|           1|
    |conv2_i_i_i333_cast_cast_fu_657_p3              |    select|   0|  0|   5|           1|           1|
    |conv2_i_i_i351_fu_673_p3                        |    select|   0|  0|   7|           1|           2|
    |pix_val_V_5_fu_689_p3                           |    select|   0|  0|   9|           1|           2|
    |pix_val_V_fu_681_p3                             |    select|   0|  0|   9|           1|           1|
    |select_ln214_fu_899_p3                          |    select|   0|  0|   9|           1|           8|
    |not_cmp2_i321_fu_643_p2                         |       xor|   0|  0|   2|           1|           2|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                           |          |   0|  0| 407|         260|         106|
    +------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  27|          5|    1|          5|
    |ap_done                      |   9|          2|    1|          2|
    |bckgndYUV_write              |   9|          2|    1|          2|
    |hBarSel_3_loc_0_fu_284       |   9|          2|    8|         16|
    |hBarSel_4_loc_0_fu_312       |   9|          2|    8|         16|
    |hBarSel_5_loc_0_fu_268       |   9|          2|    8|         16|
    |hBarSel_loc_0_fu_300         |   9|          2|    8|         16|
    |hdata_flag_0_reg_418         |   9|          2|    1|          2|
    |hdata_loc_0_fu_292           |   9|          2|   16|         32|
    |rampVal_2_flag_0_reg_430     |   9|          2|    1|          2|
    |rampVal_2_loc_0_fu_276       |   9|          2|   16|         32|
    |rampVal_3_flag_0_reg_406     |   9|          2|    1|          2|
    |rampVal_3_loc_0_fu_320       |   9|          2|   16|         32|
    |rampVal_loc_0_fu_316         |   9|          2|   16|         32|
    |real_start                   |   9|          2|    1|          2|
    |vBarSel_2_loc_0_fu_288       |   9|          2|    8|         16|
    |vBarSel_3_loc_0_fu_272       |   9|          2|    8|         16|
    |vBarSel_loc_0_fu_304         |   9|          2|    8|         16|
    |y_fu_264                     |   9|          2|   16|         32|
    |zonePlateVAddr_loc_0_fu_308  |   9|          2|   16|         32|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 198|         43|  159|        321|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |add_ln1404_reg_1377                                              |  17|   0|   17|          0|
    |add_ln1488_reg_1441                                              |   8|   0|    8|          0|
    |ap_CS_fsm                                                        |   4|   0|    4|          0|
    |ap_done_reg                                                      |   1|   0|    1|          0|
    |barWidthMinSamples_reg_1351                                      |  10|   0|   10|          0|
    |barWidth_reg_1361                                                |  11|   0|   11|          0|
    |cmp126_i_reg_1387                                                |   1|   0|    1|          0|
    |cmp12_i_reg_1426                                                 |   1|   0|    1|          0|
    |cmp141_i_reg_1392                                                |   1|   0|    1|          0|
    |cmp2_i321_reg_1306                                               |   1|   0|    1|          0|
    |cmp59_i_reg_1382                                                 |   1|   0|    1|          0|
    |conv2_i_i10_i326_reg_1311                                        |   5|   0|    8|          3|
    |conv2_i_i10_i331_reg_1321                                        |   4|   0|    8|          4|
    |conv2_i_i10_i349_cast_cast_cast_cast_reg_1331                    |   2|   0|    3|          1|
    |conv2_i_i_i333_cast_cast_reg_1326                                |   3|   0|    5|          2|
    |conv2_i_i_i351_reg_1336                                          |   3|   0|    8|          5|
    |grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg  |   1|   0|    1|          0|
    |hBarSel                                                          |   3|   0|    3|          0|
    |hBarSel_1                                                        |   3|   0|    3|          0|
    |hBarSel_2                                                        |   8|   0|    8|          0|
    |hBarSel_3                                                        |   3|   0|    3|          0|
    |hBarSel_3_loc_0_fu_284                                           |   8|   0|    8|          0|
    |hBarSel_4_loc_0_fu_312                                           |   8|   0|    8|          0|
    |hBarSel_5_loc_0_fu_268                                           |   8|   0|    8|          0|
    |hBarSel_loc_0_fu_300                                             |   8|   0|    8|          0|
    |hdata                                                            |  16|   0|   16|          0|
    |hdata_flag_0_reg_418                                             |   1|   0|    1|          0|
    |hdata_loc_0_fu_292                                               |  16|   0|   16|          0|
    |hdata_new_0_fu_296                                               |  16|   0|   16|          0|
    |icmp_ln1217_reg_1413                                             |   1|   0|    1|          0|
    |icmp_ln1404_1_reg_1436                                           |   1|   0|    1|          0|
    |icmp_ln1404_reg_1431                                             |   1|   0|    1|          0|
    |icmp_reg_1356                                                    |   1|   0|    1|          0|
    |not_cmp2_i321_reg_1316                                           |   1|   0|    1|          0|
    |or_ln1592_1_reg_1451                                             |   1|   0|    1|          0|
    |or_ln1592_2_reg_1456                                             |   1|   0|    1|          0|
    |or_ln1592_reg_1446                                               |   1|   0|    1|          0|
    |p_0_0_0_0_0554_lcssa561_fu_252                                   |   8|   0|    8|          0|
    |p_0_1_0_0_0556_lcssa564_fu_256                                   |   8|   0|    8|          0|
    |p_0_2_0_0_0558_lcssa567_fu_260                                   |   8|   0|    8|          0|
    |pix_val_V_5_reg_1346                                             |   7|   0|    8|          1|
    |pix_val_V_reg_1341                                               |   1|   0|    8|          7|
    |rampStart                                                        |   8|   0|    8|          0|
    |rampStart_load_reg_1397                                          |   8|   0|    8|          0|
    |rampVal                                                          |   8|   0|    8|          0|
    |rampVal_1                                                        |  16|   0|   16|          0|
    |rampVal_2                                                        |  16|   0|   16|          0|
    |rampVal_2_flag_0_reg_430                                         |   1|   0|    1|          0|
    |rampVal_2_loc_0_fu_276                                           |  16|   0|   16|          0|
    |rampVal_2_new_0_fu_280                                           |  16|   0|   16|          0|
    |rampVal_3_flag_0_reg_406                                         |   1|   0|    1|          0|
    |rampVal_3_loc_0_fu_320                                           |  16|   0|   16|          0|
    |rampVal_3_new_0_fu_324                                           |  16|   0|   16|          0|
    |rampVal_loc_0_fu_316                                             |  16|   0|   16|          0|
    |select_ln214_reg_1403                                            |   8|   0|    8|          0|
    |shl_ln_reg_1408                                                  |   8|   0|   16|          8|
    |start_once_reg                                                   |   1|   0|    1|          0|
    |sub40_i_reg_1372                                                 |  17|   0|   17|          0|
    |sub_i_i_i_reg_1367                                               |  11|   0|   11|          0|
    |vBarSel                                                          |   3|   0|    3|          0|
    |vBarSel_1                                                        |   1|   0|    1|          0|
    |vBarSel_2                                                        |   8|   0|    8|          0|
    |vBarSel_2_loc_0_fu_288                                           |   8|   0|    8|          0|
    |vBarSel_3_loc_0_fu_272                                           |   8|   0|    8|          0|
    |vBarSel_loc_0_fu_304                                             |   8|   0|    8|          0|
    |y_3_reg_1418                                                     |  16|   0|   16|          0|
    |y_fu_264                                                         |  16|   0|   16|          0|
    |zonePlateVAddr                                                   |  16|   0|   16|          0|
    |zonePlateVAddr_loc_0_fu_308                                      |  16|   0|   16|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 495|   0|  526|         31|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|height                    |   in|   16|   ap_stable|              height|       pointer|
|width                     |   in|   16|   ap_stable|               width|       pointer|
|bckgndId                  |   in|    8|   ap_stable|            bckgndId|       pointer|
|ZplateHorContStart        |   in|   16|   ap_stable|  ZplateHorContStart|       pointer|
|ZplateHorContDelta        |   in|   16|   ap_stable|  ZplateHorContDelta|       pointer|
|ZplateVerContStart        |   in|   16|   ap_stable|  ZplateVerContStart|       pointer|
|ZplateVerContDelta        |   in|   16|   ap_stable|  ZplateVerContDelta|       pointer|
|dpDynamicRange            |   in|    8|   ap_stable|      dpDynamicRange|       pointer|
|dpYUVCoef                 |   in|    8|   ap_stable|           dpYUVCoef|       pointer|
|motionSpeed               |   in|    8|   ap_stable|         motionSpeed|       pointer|
|colorFormat               |   in|    8|   ap_stable|         colorFormat|       pointer|
|bckgndYUV_din             |  out|   24|     ap_fifo|           bckgndYUV|       pointer|
|bckgndYUV_num_data_valid  |   in|    5|     ap_fifo|           bckgndYUV|       pointer|
|bckgndYUV_fifo_cap        |   in|    5|     ap_fifo|           bckgndYUV|       pointer|
|bckgndYUV_full_n          |   in|    1|     ap_fifo|           bckgndYUV|       pointer|
|bckgndYUV_write           |  out|    1|     ap_fifo|           bckgndYUV|       pointer|
|s                         |   in|   32|     ap_none|                   s|       pointer|
+--------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0554_lcssa561 = alloca i32 1"   --->   Operation 5 'alloca' 'p_0_0_0_0_0554_lcssa561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0556_lcssa564 = alloca i32 1"   --->   Operation 6 'alloca' 'p_0_1_0_0_0556_lcssa564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0558_lcssa567 = alloca i32 1"   --->   Operation 7 'alloca' 'p_0_2_0_0_0558_lcssa567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 8 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%hBarSel_5_loc_0 = alloca i32 1"   --->   Operation 9 'alloca' 'hBarSel_5_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%vBarSel_3_loc_0 = alloca i32 1"   --->   Operation 10 'alloca' 'vBarSel_3_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%rampVal_2_loc_0 = alloca i32 1"   --->   Operation 11 'alloca' 'rampVal_2_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rampVal_2_new_0 = alloca i32 1"   --->   Operation 12 'alloca' 'rampVal_2_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%hBarSel_3_loc_0 = alloca i32 1"   --->   Operation 13 'alloca' 'hBarSel_3_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%vBarSel_2_loc_0 = alloca i32 1"   --->   Operation 14 'alloca' 'vBarSel_2_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%hdata_loc_0 = alloca i32 1"   --->   Operation 15 'alloca' 'hdata_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%hdata_new_0 = alloca i32 1"   --->   Operation 16 'alloca' 'hdata_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%hBarSel_loc_0 = alloca i32 1"   --->   Operation 17 'alloca' 'hBarSel_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%vBarSel_loc_0 = alloca i32 1"   --->   Operation 18 'alloca' 'vBarSel_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zonePlateVAddr_loc_0 = alloca i32 1"   --->   Operation 19 'alloca' 'zonePlateVAddr_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%hBarSel_4_loc_0 = alloca i32 1"   --->   Operation 20 'alloca' 'hBarSel_4_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%rampVal_loc_0 = alloca i32 1"   --->   Operation 21 'alloca' 'rampVal_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%rampVal_3_loc_0 = alloca i32 1"   --->   Operation 22 'alloca' 'rampVal_3_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%rampVal_3_new_0 = alloca i32 1"   --->   Operation 23 'alloca' 'rampVal_3_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%rampVal_2_flag_1_loc = alloca i64 1"   --->   Operation 24 'alloca' 'rampVal_2_flag_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%hdata_flag_1_loc = alloca i64 1"   --->   Operation 25 'alloca' 'hdata_flag_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%rampVal_3_flag_1_loc = alloca i64 1"   --->   Operation 26 'alloca' 'rampVal_3_flag_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %dpYUVCoef, void "   --->   Operation 27 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %dpDynamicRange, void "   --->   Operation 28 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %ZplateVerContDelta, void "   --->   Operation 29 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %ZplateVerContStart, void "   --->   Operation 30 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %ZplateHorContDelta, void "   --->   Operation 31 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %ZplateHorContStart, void "   --->   Operation 32 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %colorFormat, void "   --->   Operation 33 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %motionSpeed, void "   --->   Operation 34 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %bckgndId, void "   --->   Operation 35 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %height, void "   --->   Operation 36 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %width, void "   --->   Operation 37 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %bckgndYUV, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%loopHeight = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %height" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:505]   --->   Operation 39 'read' 'loopHeight' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%loopWidth = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %width" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506]   --->   Operation 40 'read' 'loopWidth' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%colorFormatLocal = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %colorFormat" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 41 'read' 'colorFormatLocal' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%bckgndId_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %bckgndId"   --->   Operation 42 'read' 'bckgndId_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%ZplateHorContStart_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %ZplateHorContStart"   --->   Operation 43 'read' 'ZplateHorContStart_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%ZplateHorContDelta_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %ZplateHorContDelta"   --->   Operation 44 'read' 'ZplateHorContDelta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%ZplateVerContStart_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %ZplateVerContStart"   --->   Operation 45 'read' 'ZplateVerContStart_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%ZplateVerContDelta_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %ZplateVerContDelta"   --->   Operation 46 'read' 'ZplateVerContDelta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%dpDynamicRange_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %dpDynamicRange"   --->   Operation 47 'read' 'dpDynamicRange_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%dpYUVCoef_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %dpYUVCoef"   --->   Operation 48 'read' 'dpYUVCoef_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.62ns)   --->   "%cmp2_i321 = icmp_eq  i8 %colorFormatLocal, i8 0" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 49 'icmp' 'cmp2_i321' <Predicate = true> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.24ns)   --->   "%conv2_i_i10_i326 = select i1 %cmp2_i321, i8 255, i8 76" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 50 'select' 'conv2_i_i10_i326' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.97ns)   --->   "%not_cmp2_i321 = xor i1 %cmp2_i321, i1 1" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 51 'xor' 'not_cmp2_i321' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.24ns)   --->   "%conv2_i_i10_i331 = select i1 %cmp2_i321, i8 0, i8 149" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 52 'select' 'conv2_i_i10_i331' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.99ns)   --->   "%conv2_i_i_i333_cast_cast = select i1 %cmp2_i321, i5 0, i5 21" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 53 'select' 'conv2_i_i_i333_cast_cast' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.98ns)   --->   "%conv2_i_i10_i349_cast_cast_cast_cast = select i1 %cmp2_i321, i3 0, i3 5" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 54 'select' 'conv2_i_i10_i349_cast_cast_cast_cast' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.24ns)   --->   "%conv2_i_i_i351 = select i1 %cmp2_i321, i8 255, i8 107" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 55 'select' 'conv2_i_i_i351' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.24ns)   --->   "%pix_val_V = select i1 %cmp2_i321, i8 0, i8 128" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 56 'select' 'pix_val_V' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.24ns)   --->   "%pix_val_V_5 = select i1 %cmp2_i321, i8 255, i8 128" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 57 'select' 'pix_val_V_5' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%loopWidth_cast15 = zext i16 %loopWidth" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506]   --->   Operation 58 'zext' 'loopWidth_cast15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%empty = trunc i16 %loopWidth" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506]   --->   Operation 59 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (2.06ns)   --->   "%add2_i = add i14 %empty, i14 15" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506]   --->   Operation 60 'add' 'add2_i' <Predicate = true> <Delay = 2.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_cast = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add2_i, i32 4, i32 13" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506]   --->   Operation 61 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.93ns)   --->   "%barWidthMinSamples = add i10 %p_cast, i10 1023" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506]   --->   Operation 62 'add' 'barWidthMinSamples' <Predicate = true> <Delay = 1.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%loopHeight_cast16 = zext i16 %loopHeight" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:505]   --->   Operation 63 'zext' 'loopHeight_cast16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%empty_72 = trunc i16 %loopHeight" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:505]   --->   Operation 64 'trunc' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (2.06ns)   --->   "%add5_i = add i14 %empty_72, i14 15" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:505]   --->   Operation 65 'add' 'add5_i' <Predicate = true> <Delay = 2.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %colorFormatLocal, i32 1, i32 7" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 66 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.57ns)   --->   "%icmp = icmp_ne  i7 %tmp, i7 0" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 67 'icmp' 'icmp' <Predicate = true> <Delay = 1.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (2.06ns)   --->   "%add_i = add i14 %empty, i14 7" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506]   --->   Operation 68 'add' 'add_i' <Predicate = true> <Delay = 2.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%barWidth = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_i, i32 3, i32 13" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506]   --->   Operation 69 'partselect' 'barWidth' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add5_i, i32 4, i32 13" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:505]   --->   Operation 70 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%barHeight_cast_cast = zext i10 %tmp_2" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:505]   --->   Operation 71 'zext' 'barHeight_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.93ns)   --->   "%sub_i_i_i = add i11 %barHeight_cast_cast, i11 2047" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:505]   --->   Operation 72 'add' 'sub_i_i_i' <Predicate = true> <Delay = 1.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (2.13ns)   --->   "%sub40_i = add i17 %loopWidth_cast15, i17 131071" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506]   --->   Operation 73 'add' 'sub40_i' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (2.13ns)   --->   "%add_ln1404 = add i17 %loopHeight_cast16, i17 131071" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404]   --->   Operation 74 'add' 'add_ln1404' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (1.62ns)   --->   "%cmp59_i = icmp_eq  i8 %dpDynamicRange_read, i8 0"   --->   Operation 75 'icmp' 'cmp59_i' <Predicate = true> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (1.62ns)   --->   "%cmp126_i = icmp_eq  i8 %dpYUVCoef_read, i8 0"   --->   Operation 76 'icmp' 'cmp126_i' <Predicate = true> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (1.62ns)   --->   "%cmp141_i = icmp_ne  i8 %colorFormatLocal, i8 1" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 77 'icmp' 'cmp141_i' <Predicate = true> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%rampStart_load = load i8 %rampStart" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:540]   --->   Operation 78 'load' 'rampStart_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%rampVal_1_load = load i16 %rampVal_1" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1032]   --->   Operation 79 'load' 'rampVal_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%rampVal_load = load i8 %rampVal" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1056]   --->   Operation 80 'load' 'rampVal_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln1212 = zext i8 %rampVal_load" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1212]   --->   Operation 81 'zext' 'zext_ln1212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%hBarSel_2_load = load i8 %hBarSel_2" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1212]   --->   Operation 82 'load' 'hBarSel_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%zonePlateVAddr_load = load i16 %zonePlateVAddr" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1296]   --->   Operation 83 'load' 'zonePlateVAddr_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%vBarSel_load = load i3 %vBarSel" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1348]   --->   Operation 84 'load' 'vBarSel_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1367 = zext i3 %vBarSel_load" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1367]   --->   Operation 85 'zext' 'zext_ln1367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%hBarSel_load = load i3 %hBarSel" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1367]   --->   Operation 86 'load' 'hBarSel_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1493 = zext i3 %hBarSel_load" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1493]   --->   Operation 87 'zext' 'zext_ln1493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%hdata_load = load i16 %hdata" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1493]   --->   Operation 88 'load' 'hdata_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%vBarSel_2_load = load i8 %vBarSel_2" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1530]   --->   Operation 89 'load' 'vBarSel_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%hBarSel_3_load = load i3 %hBarSel_3" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1548]   --->   Operation 90 'load' 'hBarSel_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1610 = zext i3 %hBarSel_3_load" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1610]   --->   Operation 91 'zext' 'zext_ln1610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%rampVal_2_load = load i16 %rampVal_2" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1610]   --->   Operation 92 'load' 'rampVal_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%vBarSel_1_load = load i1 %vBarSel_1" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1713]   --->   Operation 93 'load' 'vBarSel_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln1730 = zext i1 %vBarSel_1_load" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1730]   --->   Operation 94 'zext' 'zext_ln1730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%hBarSel_1_load = load i3 %hBarSel_1" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1730]   --->   Operation 95 'load' 'hBarSel_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln518 = zext i3 %hBarSel_1_load" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 96 'zext' 'zext_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (1.24ns)   --->   "%select_ln214 = select i1 %cmp2_i321, i8 %rampStart_load, i8 128"   --->   Operation 97 'select' 'select_ln214' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %rampStart_load, i8 0" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1287]   --->   Operation 98 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.62ns)   --->   "%icmp_ln1217 = icmp_ne  i8 %colorFormatLocal, i8 0" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1217]   --->   Operation 99 'icmp' 'icmp_ln1217' <Predicate = true> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%store_ln518 = store i16 %rampVal_1_load, i16 %rampVal_3_loc_0" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 100 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%store_ln518 = store i16 %zext_ln1212, i16 %rampVal_loc_0" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 101 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%store_ln518 = store i8 %hBarSel_2_load, i8 %hBarSel_4_loc_0" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 102 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln518 = store i16 %zonePlateVAddr_load, i16 %zonePlateVAddr_loc_0" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 103 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln518 = store i8 %zext_ln1367, i8 %vBarSel_loc_0" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 104 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%store_ln518 = store i8 %zext_ln1493, i8 %hBarSel_loc_0" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 105 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln518 = store i16 %hdata_load, i16 %hdata_loc_0" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 106 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln518 = store i8 %vBarSel_2_load, i8 %vBarSel_2_loc_0" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 107 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%store_ln518 = store i8 %zext_ln1610, i8 %hBarSel_3_loc_0" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 108 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%store_ln518 = store i16 %rampVal_2_load, i16 %rampVal_2_loc_0" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 109 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%store_ln518 = store i8 %zext_ln1730, i8 %vBarSel_3_loc_0" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 110 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln518 = store i8 %zext_ln518, i8 %hBarSel_5_loc_0" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 111 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln518 = store i16 0, i16 %y" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 112 'store' 'store_ln518' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 113 [1/1] (1.58ns)   --->   "%br_ln518 = br void %VITIS_LOOP_520_2" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 113 'br' 'br_ln518' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 8.01>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%rampVal_3_flag_0 = phi i1 0, void %entry, i1 %rampVal_3_flag_1_loc_load, void %VITIS_LOOP_520_2.split"   --->   Operation 114 'phi' 'rampVal_3_flag_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%hdata_flag_0 = phi i1 0, void %entry, i1 %hdata_flag_1_loc_load, void %VITIS_LOOP_520_2.split"   --->   Operation 115 'phi' 'hdata_flag_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%rampVal_2_flag_0 = phi i1 0, void %entry, i1 %rampVal_2_flag_1_loc_load, void %VITIS_LOOP_520_2.split"   --->   Operation 116 'phi' 'rampVal_2_flag_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%y_3 = load i16 %y" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 117 'load' 'y_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln518 = trunc i16 %y_3" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 118 'trunc' 'trunc_ln518' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (2.53ns)   --->   "%icmp_ln518 = icmp_eq  i16 %y_3, i16 %loopHeight" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 119 'icmp' 'icmp_ln518' <Predicate = true> <Delay = 2.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%empty_73 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 0"   --->   Operation 120 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (2.13ns)   --->   "%add_ln518 = add i16 %y_3, i16 1" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 121 'add' 'add_ln518' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln518 = br i1 %icmp_ln518, void %VITIS_LOOP_520_2.split, void %for.end47.loopexit" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 122 'br' 'br_ln518' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (2.53ns)   --->   "%cmp12_i = icmp_ne  i16 %y_3, i16 0" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 123 'icmp' 'cmp12_i' <Predicate = (!icmp_ln518)> <Delay = 2.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%Sel = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %y_3, i32 6, i32 7" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 124 'partselect' 'Sel' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (2.53ns)   --->   "%icmp_ln1404 = icmp_eq  i16 %y_3, i16 0" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404]   --->   Operation 125 'icmp' 'icmp_ln1404' <Predicate = (!icmp_ln518)> <Delay = 2.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1404 = zext i16 %y_3" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404]   --->   Operation 126 'zext' 'zext_ln1404' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (2.53ns)   --->   "%icmp_ln1404_1 = icmp_eq  i17 %add_ln1404, i17 %zext_ln1404" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404]   --->   Operation 127 'icmp' 'icmp_ln1404_1' <Predicate = (!icmp_ln518)> <Delay = 2.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (1.87ns)   --->   "%add_ln1488 = add i8 %rampStart_load, i8 %trunc_ln518" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1488]   --->   Operation 128 'add' 'add_ln1488' <Predicate = (!icmp_ln518)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.96ns)   --->   "%icmp_ln1592 = icmp_eq  i2 %Sel, i2 1" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1592]   --->   Operation 129 'icmp' 'icmp_ln1592' <Predicate = (!icmp_ln518)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.96ns)   --->   "%icmp_ln1592_1 = icmp_eq  i2 %Sel, i2 2" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1592]   --->   Operation 130 'icmp' 'icmp_ln1592_1' <Predicate = (!icmp_ln518)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.97ns)   --->   "%or_ln1592 = or i1 %icmp_ln1592, i1 %icmp_ln1592_1" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1592]   --->   Operation 131 'or' 'or_ln1592' <Predicate = (!icmp_ln518)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.96ns)   --->   "%icmp_ln1592_2 = icmp_eq  i2 %Sel, i2 0" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1592]   --->   Operation 132 'icmp' 'icmp_ln1592_2' <Predicate = (!icmp_ln518)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.97ns)   --->   "%or_ln1592_1 = or i1 %icmp_ln1592_2, i1 %icmp_ln1592_1" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1592]   --->   Operation 133 'or' 'or_ln1592_1' <Predicate = (!icmp_ln518)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.97ns)   --->   "%or_ln1592_2 = or i1 %icmp_ln1592_2, i1 %icmp_ln1592" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1592]   --->   Operation 134 'or' 'or_ln1592_2' <Predicate = (!icmp_ln518)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%empty_74 = wait i32 @_ssdm_op_Wait"   --->   Operation 135 'wait' 'empty_74' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_2 : Operation 136 [2/2] (5.48ns)   --->   "%call_ln506 = call void @tpgBackground_Pipeline_VITIS_LOOP_520_2, i1 %rampVal_3_flag_0, i1 %hdata_flag_0, i1 %rampVal_2_flag_0, i16 %loopWidth, i8 %pix_val_V_5, i8 %pix_val_V, i8 %conv2_i_i_i351, i5 %conv2_i_i_i333_cast_cast, i1 %not_cmp2_i321, i8 %select_ln214, i3 %conv2_i_i10_i349_cast_cast_cast_cast, i8 %conv2_i_i10_i331, i8 %conv2_i_i10_i326, i8 %rampStart_load, i24 %bckgndYUV, i16 %ZplateHorContStart_read, i8 %bckgndId_read, i1 %cmp2_i321, i8 %rampStart_load, i16 %y_3, i8 %colorFormatLocal, i1 %cmp141_i, i1 %icmp_ln1217, i11 %barWidth, i11 %barWidth, i16 %shl_ln, i16 %ZplateHorContDelta_read, i16 %ZplateVerContStart_read, i1 %cmp12_i, i16 %ZplateVerContDelta_read, i11 %sub_i_i_i, i10 %barWidthMinSamples, i1 %icmp_ln1404_1, i1 %icmp_ln1404, i17 %sub40_i, i8 %add_ln1488, i1 %icmp, i1 %or_ln1592, i1 %or_ln1592_1, i1 %or_ln1592_2, i1 %cmp59_i, i1 %cmp126_i, i1 %rampVal_3_flag_1_loc, i16 %rampVal_3_new_0, i16 %rampVal_3_loc_0, i16 %rampVal_loc_0, i8 %hBarSel_4_loc_0, i16 %zonePlateVAddr_loc_0, i8 %vBarSel_loc_0, i8 %hBarSel_loc_0, i1 %hdata_flag_1_loc, i16 %hdata_new_0, i16 %hdata_loc_0, i8 %vBarSel_2_loc_0, i8 %hBarSel_3_loc_0, i1 %rampVal_2_flag_1_loc, i16 %rampVal_2_new_0, i16 %rampVal_2_loc_0, i8 %vBarSel_3_loc_0, i8 %hBarSel_5_loc_0, i8 %p_0_2_0_0_0558_lcssa567, i8 %p_0_1_0_0_0556_lcssa564, i8 %p_0_0_0_0_0554_lcssa561, i8 %rampVal, i8 %redYuv, i8 %grnYuv, i8 %bluYuv, i8 %blkYuv, i8 %whiYuv, i2 %tpgBarSelRgb_r, i8 %tpgBarSelYuv_y, i2 %tpgBarSelRgb_g, i8 %tpgBarSelYuv_u, i8 %tpgBarSelYuv_v, i8 %hBarSel_2, i11 %xBar_V, i32 %s, i2 %tpgBarSelRgb_b, i20 %tpgSinTableArray, i16 %zonePlateVAddr, i16 %zonePlateVDelta, i3 %tpgTartanBarArray, i3 %hBarSel, i10 %xCount_V, i10 %yCount_V, i3 %vBarSel, i10 %xCount_V_2, i1 %vHatch, i10 %yCount_V_2, i8 %whiYuv_1, i8 %blkYuv_1, i8 %tpgSinTableArray_9bit_0, i8 %tpgSinTableArray_9bit_1, i9 %tpgSinTableArray_9bit_2, i8 %tpgSinTableArray_9bit_3, i8 %tpgSinTableArray_9bit_4, i2 %tpgCheckerBoardArray, i3 %hBarSel_3, i10 %xCount_V_3, i10 %yCount_V_3, i8 %vBarSel_2, i28 %rSerie_V, i28 %gSerie_V, i28 %bSerie_V, i2 %DPtpgBarSelRgb_VESA_r, i2 %DPtpgBarSelRgb_VESA_g, i2 %DPtpgBarSelRgb_VESA_b, i3 %DPtpgBarArray, i3 %hBarSel_1, i10 %xCount_V_1, i6 %yCount_V_1, i1 %vBarSel_1, i6 %DPtpgBarSelRgb_CEA_r, i6 %DPtpgBarSelRgb_CEA_g, i6 %DPtpgBarSelRgb_CEA_b, i8 %DPtpgBarSelYuv_601_y, i8 %DPtpgBarSelYuv_601_v, i8 %DPtpgBarSelYuv_601_u, i8 %DPtpgBarSelYuv_709_y, i8 %DPtpgBarSelYuv_709_v, i8 %DPtpgBarSelYuv_709_u" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506]   --->   Operation 136 'call' 'call_ln506' <Predicate = (!icmp_ln518)> <Delay = 5.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 137 [1/1] (1.58ns)   --->   "%store_ln518 = store i16 %add_ln518, i16 %y" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 137 'store' 'store_ln518' <Predicate = (!icmp_ln518)> <Delay = 1.58>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%motionSpeed_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %motionSpeed" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:705]   --->   Operation 138 'read' 'motionSpeed_read' <Predicate = (icmp_ln518)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (1.87ns)   --->   "%add_ln705 = add i8 %motionSpeed_read, i8 %rampStart_load" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:705]   --->   Operation 139 'add' 'add_ln705' <Predicate = (icmp_ln518)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%store_ln705 = store i8 %add_ln705, i8 %rampStart" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:705]   --->   Operation 140 'store' 'store_ln705' <Predicate = (icmp_ln518)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %rampVal_2_flag_0, void %for.end47.loopexit.new13, void %mergeST12"   --->   Operation 141 'br' 'br_ln0' <Predicate = (icmp_ln518)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%rampVal_2_new_0_load = load i16 %rampVal_2_new_0" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1585]   --->   Operation 142 'load' 'rampVal_2_new_0_load' <Predicate = (icmp_ln518 & rampVal_2_flag_0)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%store_ln1585 = store i16 %rampVal_2_new_0_load, i16 %rampVal_2" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1585]   --->   Operation 143 'store' 'store_ln1585' <Predicate = (icmp_ln518 & rampVal_2_flag_0)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end47.loopexit.new13"   --->   Operation 144 'br' 'br_ln0' <Predicate = (icmp_ln518 & rampVal_2_flag_0)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %hdata_flag_0, void %for.end47.loopexit.new11, void %mergeST10"   --->   Operation 145 'br' 'br_ln0' <Predicate = (icmp_ln518)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%hdata_new_0_load = load i16 %hdata_new_0" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1488]   --->   Operation 146 'load' 'hdata_new_0_load' <Predicate = (icmp_ln518 & hdata_flag_0)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%store_ln1488 = store i16 %hdata_new_0_load, i16 %hdata" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1488]   --->   Operation 147 'store' 'store_ln1488' <Predicate = (icmp_ln518 & hdata_flag_0)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end47.loopexit.new11"   --->   Operation 148 'br' 'br_ln0' <Predicate = (icmp_ln518 & hdata_flag_0)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %rampVal_3_flag_0, void %for.end47.loopexit.new, void %mergeST"   --->   Operation 149 'br' 'br_ln0' <Predicate = (icmp_ln518)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%rampVal_3_new_0_load = load i16 %rampVal_3_new_0" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1028]   --->   Operation 150 'load' 'rampVal_3_new_0_load' <Predicate = (icmp_ln518 & rampVal_3_flag_0)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%store_ln1028 = store i16 %rampVal_3_new_0_load, i16 %rampVal_1" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1028]   --->   Operation 151 'store' 'store_ln1028' <Predicate = (icmp_ln518 & rampVal_3_flag_0)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end47.loopexit.new"   --->   Operation 152 'br' 'br_ln0' <Predicate = (icmp_ln518 & rampVal_3_flag_0)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%ret_ln706 = ret" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:706]   --->   Operation 153 'ret' 'ret_ln706' <Predicate = (icmp_ln518)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 154 [1/2] (0.00ns)   --->   "%call_ln506 = call void @tpgBackground_Pipeline_VITIS_LOOP_520_2, i1 %rampVal_3_flag_0, i1 %hdata_flag_0, i1 %rampVal_2_flag_0, i16 %loopWidth, i8 %pix_val_V_5, i8 %pix_val_V, i8 %conv2_i_i_i351, i5 %conv2_i_i_i333_cast_cast, i1 %not_cmp2_i321, i8 %select_ln214, i3 %conv2_i_i10_i349_cast_cast_cast_cast, i8 %conv2_i_i10_i331, i8 %conv2_i_i10_i326, i8 %rampStart_load, i24 %bckgndYUV, i16 %ZplateHorContStart_read, i8 %bckgndId_read, i1 %cmp2_i321, i8 %rampStart_load, i16 %y_3, i8 %colorFormatLocal, i1 %cmp141_i, i1 %icmp_ln1217, i11 %barWidth, i11 %barWidth, i16 %shl_ln, i16 %ZplateHorContDelta_read, i16 %ZplateVerContStart_read, i1 %cmp12_i, i16 %ZplateVerContDelta_read, i11 %sub_i_i_i, i10 %barWidthMinSamples, i1 %icmp_ln1404_1, i1 %icmp_ln1404, i17 %sub40_i, i8 %add_ln1488, i1 %icmp, i1 %or_ln1592, i1 %or_ln1592_1, i1 %or_ln1592_2, i1 %cmp59_i, i1 %cmp126_i, i1 %rampVal_3_flag_1_loc, i16 %rampVal_3_new_0, i16 %rampVal_3_loc_0, i16 %rampVal_loc_0, i8 %hBarSel_4_loc_0, i16 %zonePlateVAddr_loc_0, i8 %vBarSel_loc_0, i8 %hBarSel_loc_0, i1 %hdata_flag_1_loc, i16 %hdata_new_0, i16 %hdata_loc_0, i8 %vBarSel_2_loc_0, i8 %hBarSel_3_loc_0, i1 %rampVal_2_flag_1_loc, i16 %rampVal_2_new_0, i16 %rampVal_2_loc_0, i8 %vBarSel_3_loc_0, i8 %hBarSel_5_loc_0, i8 %p_0_2_0_0_0558_lcssa567, i8 %p_0_1_0_0_0556_lcssa564, i8 %p_0_0_0_0_0554_lcssa561, i8 %rampVal, i8 %redYuv, i8 %grnYuv, i8 %bluYuv, i8 %blkYuv, i8 %whiYuv, i2 %tpgBarSelRgb_r, i8 %tpgBarSelYuv_y, i2 %tpgBarSelRgb_g, i8 %tpgBarSelYuv_u, i8 %tpgBarSelYuv_v, i8 %hBarSel_2, i11 %xBar_V, i32 %s, i2 %tpgBarSelRgb_b, i20 %tpgSinTableArray, i16 %zonePlateVAddr, i16 %zonePlateVDelta, i3 %tpgTartanBarArray, i3 %hBarSel, i10 %xCount_V, i10 %yCount_V, i3 %vBarSel, i10 %xCount_V_2, i1 %vHatch, i10 %yCount_V_2, i8 %whiYuv_1, i8 %blkYuv_1, i8 %tpgSinTableArray_9bit_0, i8 %tpgSinTableArray_9bit_1, i9 %tpgSinTableArray_9bit_2, i8 %tpgSinTableArray_9bit_3, i8 %tpgSinTableArray_9bit_4, i2 %tpgCheckerBoardArray, i3 %hBarSel_3, i10 %xCount_V_3, i10 %yCount_V_3, i8 %vBarSel_2, i28 %rSerie_V, i28 %gSerie_V, i28 %bSerie_V, i2 %DPtpgBarSelRgb_VESA_r, i2 %DPtpgBarSelRgb_VESA_g, i2 %DPtpgBarSelRgb_VESA_b, i3 %DPtpgBarArray, i3 %hBarSel_1, i10 %xCount_V_1, i6 %yCount_V_1, i1 %vBarSel_1, i6 %DPtpgBarSelRgb_CEA_r, i6 %DPtpgBarSelRgb_CEA_g, i6 %DPtpgBarSelRgb_CEA_b, i8 %DPtpgBarSelYuv_601_y, i8 %DPtpgBarSelYuv_601_v, i8 %DPtpgBarSelYuv_601_u, i8 %DPtpgBarSelYuv_709_y, i8 %DPtpgBarSelYuv_709_v, i8 %DPtpgBarSelYuv_709_u" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506]   --->   Operation 154 'call' 'call_ln506' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%specloopname_ln504 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:504]   --->   Operation 155 'specloopname' 'specloopname_ln504' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%rampVal_3_flag_1_loc_load = load i1 %rampVal_3_flag_1_loc"   --->   Operation 156 'load' 'rampVal_3_flag_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%hdata_flag_1_loc_load = load i1 %hdata_flag_1_loc"   --->   Operation 157 'load' 'hdata_flag_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%rampVal_2_flag_1_loc_load = load i1 %rampVal_2_flag_1_loc"   --->   Operation 158 'load' 'rampVal_2_flag_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln518 = br void %VITIS_LOOP_520_2" [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 159 'br' 'br_ln518' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ bckgndId]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ ZplateHorContStart]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ ZplateHorContDelta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ ZplateVerContStart]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ ZplateVerContDelta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ dpDynamicRange]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ dpYUVCoef]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ motionSpeed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ colorFormat]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ bckgndYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rampStart]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rampVal_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rampVal]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ hBarSel_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ zonePlateVAddr]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ vBarSel]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ hBarSel]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ hdata]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ vBarSel_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ hBarSel_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rampVal_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ vBarSel_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ hBarSel_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ redYuv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ grnYuv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bluYuv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ blkYuv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ whiYuv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelRgb_r]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelYuv_y]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelRgb_g]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelYuv_u]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelYuv_v]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ xBar_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ s]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tpgBarSelRgb_b]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgSinTableArray]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ zonePlateVDelta]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ tpgTartanBarArray]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ xCount_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ yCount_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ xCount_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ vHatch]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ yCount_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ whiYuv_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ blkYuv_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgSinTableArray_9bit_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ tpgSinTableArray_9bit_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ tpgSinTableArray_9bit_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ tpgSinTableArray_9bit_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ tpgSinTableArray_9bit_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ tpgCheckerBoardArray]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ xCount_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ yCount_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ rSerie_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ gSerie_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bSerie_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ DPtpgBarSelRgb_VESA_r]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelRgb_VESA_g]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelRgb_VESA_b]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarArray]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ xCount_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ yCount_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ DPtpgBarSelRgb_CEA_r]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelRgb_CEA_g]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelRgb_CEA_b]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_601_y]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_601_v]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_601_u]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_709_y]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_709_v]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_709_u]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_0_0_0_0_0554_lcssa561              (alloca           ) [ 00111]
p_0_1_0_0_0556_lcssa564              (alloca           ) [ 00111]
p_0_2_0_0_0558_lcssa567              (alloca           ) [ 00111]
y                                    (alloca           ) [ 01111]
hBarSel_5_loc_0                      (alloca           ) [ 01111]
vBarSel_3_loc_0                      (alloca           ) [ 01111]
rampVal_2_loc_0                      (alloca           ) [ 01111]
rampVal_2_new_0                      (alloca           ) [ 00111]
hBarSel_3_loc_0                      (alloca           ) [ 01111]
vBarSel_2_loc_0                      (alloca           ) [ 01111]
hdata_loc_0                          (alloca           ) [ 01111]
hdata_new_0                          (alloca           ) [ 00111]
hBarSel_loc_0                        (alloca           ) [ 01111]
vBarSel_loc_0                        (alloca           ) [ 01111]
zonePlateVAddr_loc_0                 (alloca           ) [ 01111]
hBarSel_4_loc_0                      (alloca           ) [ 01111]
rampVal_loc_0                        (alloca           ) [ 01111]
rampVal_3_loc_0                      (alloca           ) [ 01111]
rampVal_3_new_0                      (alloca           ) [ 00111]
rampVal_2_flag_1_loc                 (alloca           ) [ 00111]
hdata_flag_1_loc                     (alloca           ) [ 00111]
rampVal_3_flag_1_loc                 (alloca           ) [ 00111]
specstablecontent_ln0                (specstablecontent) [ 00000]
specstablecontent_ln0                (specstablecontent) [ 00000]
specstablecontent_ln0                (specstablecontent) [ 00000]
specstablecontent_ln0                (specstablecontent) [ 00000]
specstablecontent_ln0                (specstablecontent) [ 00000]
specstablecontent_ln0                (specstablecontent) [ 00000]
specstablecontent_ln0                (specstablecontent) [ 00000]
specstablecontent_ln0                (specstablecontent) [ 00000]
specstablecontent_ln0                (specstablecontent) [ 00000]
specstablecontent_ln0                (specstablecontent) [ 00000]
specstablecontent_ln0                (specstablecontent) [ 00000]
specinterface_ln0                    (specinterface    ) [ 00000]
loopHeight                           (read             ) [ 00111]
loopWidth                            (read             ) [ 00111]
colorFormatLocal                     (read             ) [ 00111]
bckgndId_read                        (read             ) [ 00111]
ZplateHorContStart_read              (read             ) [ 00111]
ZplateHorContDelta_read              (read             ) [ 00111]
ZplateVerContStart_read              (read             ) [ 00111]
ZplateVerContDelta_read              (read             ) [ 00111]
dpDynamicRange_read                  (read             ) [ 00000]
dpYUVCoef_read                       (read             ) [ 00000]
cmp2_i321                            (icmp             ) [ 00111]
conv2_i_i10_i326                     (select           ) [ 00111]
not_cmp2_i321                        (xor              ) [ 00111]
conv2_i_i10_i331                     (select           ) [ 00111]
conv2_i_i_i333_cast_cast             (select           ) [ 00111]
conv2_i_i10_i349_cast_cast_cast_cast (select           ) [ 00111]
conv2_i_i_i351                       (select           ) [ 00111]
pix_val_V                            (select           ) [ 00111]
pix_val_V_5                          (select           ) [ 00111]
loopWidth_cast15                     (zext             ) [ 00000]
empty                                (trunc            ) [ 00000]
add2_i                               (add              ) [ 00000]
p_cast                               (partselect       ) [ 00000]
barWidthMinSamples                   (add              ) [ 00111]
loopHeight_cast16                    (zext             ) [ 00000]
empty_72                             (trunc            ) [ 00000]
add5_i                               (add              ) [ 00000]
tmp                                  (partselect       ) [ 00000]
icmp                                 (icmp             ) [ 00111]
add_i                                (add              ) [ 00000]
barWidth                             (partselect       ) [ 00111]
tmp_2                                (partselect       ) [ 00000]
barHeight_cast_cast                  (zext             ) [ 00000]
sub_i_i_i                            (add              ) [ 00111]
sub40_i                              (add              ) [ 00111]
add_ln1404                           (add              ) [ 00111]
cmp59_i                              (icmp             ) [ 00111]
cmp126_i                             (icmp             ) [ 00111]
cmp141_i                             (icmp             ) [ 00111]
rampStart_load                       (load             ) [ 00111]
rampVal_1_load                       (load             ) [ 00000]
rampVal_load                         (load             ) [ 00000]
zext_ln1212                          (zext             ) [ 00000]
hBarSel_2_load                       (load             ) [ 00000]
zonePlateVAddr_load                  (load             ) [ 00000]
vBarSel_load                         (load             ) [ 00000]
zext_ln1367                          (zext             ) [ 00000]
hBarSel_load                         (load             ) [ 00000]
zext_ln1493                          (zext             ) [ 00000]
hdata_load                           (load             ) [ 00000]
vBarSel_2_load                       (load             ) [ 00000]
hBarSel_3_load                       (load             ) [ 00000]
zext_ln1610                          (zext             ) [ 00000]
rampVal_2_load                       (load             ) [ 00000]
vBarSel_1_load                       (load             ) [ 00000]
zext_ln1730                          (zext             ) [ 00000]
hBarSel_1_load                       (load             ) [ 00000]
zext_ln518                           (zext             ) [ 00000]
select_ln214                         (select           ) [ 00111]
shl_ln                               (bitconcatenate   ) [ 00111]
icmp_ln1217                          (icmp             ) [ 00111]
store_ln518                          (store            ) [ 00000]
store_ln518                          (store            ) [ 00000]
store_ln518                          (store            ) [ 00000]
store_ln518                          (store            ) [ 00000]
store_ln518                          (store            ) [ 00000]
store_ln518                          (store            ) [ 00000]
store_ln518                          (store            ) [ 00000]
store_ln518                          (store            ) [ 00000]
store_ln518                          (store            ) [ 00000]
store_ln518                          (store            ) [ 00000]
store_ln518                          (store            ) [ 00000]
store_ln518                          (store            ) [ 00000]
store_ln518                          (store            ) [ 00000]
br_ln518                             (br               ) [ 01111]
rampVal_3_flag_0                     (phi              ) [ 00110]
hdata_flag_0                         (phi              ) [ 00110]
rampVal_2_flag_0                     (phi              ) [ 00110]
y_3                                  (load             ) [ 00010]
trunc_ln518                          (trunc            ) [ 00000]
icmp_ln518                           (icmp             ) [ 00111]
empty_73                             (speclooptripcount) [ 00000]
add_ln518                            (add              ) [ 00000]
br_ln518                             (br               ) [ 00000]
cmp12_i                              (icmp             ) [ 00010]
Sel                                  (partselect       ) [ 00000]
icmp_ln1404                          (icmp             ) [ 00010]
zext_ln1404                          (zext             ) [ 00000]
icmp_ln1404_1                        (icmp             ) [ 00010]
add_ln1488                           (add              ) [ 00010]
icmp_ln1592                          (icmp             ) [ 00000]
icmp_ln1592_1                        (icmp             ) [ 00000]
or_ln1592                            (or               ) [ 00010]
icmp_ln1592_2                        (icmp             ) [ 00000]
or_ln1592_1                          (or               ) [ 00010]
or_ln1592_2                          (or               ) [ 00010]
empty_74                             (wait             ) [ 00000]
store_ln518                          (store            ) [ 00000]
motionSpeed_read                     (read             ) [ 00000]
add_ln705                            (add              ) [ 00000]
store_ln705                          (store            ) [ 00000]
br_ln0                               (br               ) [ 00000]
rampVal_2_new_0_load                 (load             ) [ 00000]
store_ln1585                         (store            ) [ 00000]
br_ln0                               (br               ) [ 00000]
br_ln0                               (br               ) [ 00000]
hdata_new_0_load                     (load             ) [ 00000]
store_ln1488                         (store            ) [ 00000]
br_ln0                               (br               ) [ 00000]
br_ln0                               (br               ) [ 00000]
rampVal_3_new_0_load                 (load             ) [ 00000]
store_ln1028                         (store            ) [ 00000]
br_ln0                               (br               ) [ 00000]
ret_ln706                            (ret              ) [ 00000]
call_ln506                           (call             ) [ 00000]
specloopname_ln504                   (specloopname     ) [ 00000]
rampVal_3_flag_1_loc_load            (load             ) [ 01111]
hdata_flag_1_loc_load                (load             ) [ 01111]
rampVal_2_flag_1_loc_load            (load             ) [ 01111]
br_ln518                             (br               ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bckgndId">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bckgndId"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ZplateHorContStart">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateHorContStart"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ZplateHorContDelta">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateHorContDelta"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ZplateVerContStart">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateVerContStart"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ZplateVerContDelta">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateVerContDelta"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dpDynamicRange">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpDynamicRange"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dpYUVCoef">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpYUVCoef"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="motionSpeed">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="motionSpeed"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="colorFormat">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colorFormat"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="bckgndYUV">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bckgndYUV"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="rampStart">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rampStart"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="rampVal_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rampVal_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="rampVal">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rampVal"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="hBarSel_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hBarSel_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="zonePlateVAddr">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zonePlateVAddr"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="vBarSel">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vBarSel"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="hBarSel">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hBarSel"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="hdata">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hdata"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="vBarSel_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vBarSel_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="hBarSel_3">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hBarSel_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="rampVal_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rampVal_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="vBarSel_1">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vBarSel_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="hBarSel_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hBarSel_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="redYuv">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="redYuv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="grnYuv">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grnYuv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="bluYuv">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bluYuv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="blkYuv">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blkYuv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="whiYuv">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="whiYuv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="tpgBarSelRgb_r">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelRgb_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="tpgBarSelYuv_y">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelYuv_y"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="tpgBarSelRgb_g">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelRgb_g"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="tpgBarSelYuv_u">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelYuv_u"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="tpgBarSelYuv_v">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelYuv_v"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="xBar_V">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xBar_V"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="s">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="tpgBarSelRgb_b">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelRgb_b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="tpgSinTableArray">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgSinTableArray"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="zonePlateVDelta">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zonePlateVDelta"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="tpgTartanBarArray">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgTartanBarArray"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="xCount_V">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xCount_V"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="yCount_V">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yCount_V"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="xCount_V_2">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xCount_V_2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="vHatch">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vHatch"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="yCount_V_2">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yCount_V_2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="whiYuv_1">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="whiYuv_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="blkYuv_1">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blkYuv_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="tpgSinTableArray_9bit_0">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgSinTableArray_9bit_0"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="tpgSinTableArray_9bit_1">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgSinTableArray_9bit_1"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="tpgSinTableArray_9bit_2">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgSinTableArray_9bit_2"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="tpgSinTableArray_9bit_3">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgSinTableArray_9bit_3"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="tpgSinTableArray_9bit_4">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgSinTableArray_9bit_4"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="tpgCheckerBoardArray">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgCheckerBoardArray"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="xCount_V_3">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xCount_V_3"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="yCount_V_3">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yCount_V_3"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="rSerie_V">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rSerie_V"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="gSerie_V">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gSerie_V"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="bSerie_V">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bSerie_V"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="DPtpgBarSelRgb_VESA_r">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="DPtpgBarSelRgb_VESA_g">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_g"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="DPtpgBarSelRgb_VESA_b">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="DPtpgBarArray">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarArray"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="xCount_V_1">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xCount_V_1"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="yCount_V_1">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yCount_V_1"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="DPtpgBarSelRgb_CEA_r">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="DPtpgBarSelRgb_CEA_g">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_g"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="DPtpgBarSelRgb_CEA_b">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="DPtpgBarSelYuv_601_y">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_601_y"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="DPtpgBarSelYuv_601_v">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_601_v"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="DPtpgBarSelYuv_601_u">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_601_u"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="DPtpgBarSelYuv_709_y">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_709_y"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="DPtpgBarSelYuv_709_v">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_709_v"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="DPtpgBarSelYuv_709_u">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_709_u"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBackground_Pipeline_VITIS_LOOP_520_2"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="252" class="1004" name="p_0_0_0_0_0554_lcssa561_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0_0_0554_lcssa561/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="p_0_1_0_0_0556_lcssa564_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_0556_lcssa564/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_0_2_0_0_0558_lcssa567_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_2_0_0_0558_lcssa567/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="y_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="hBarSel_5_loc_0_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hBarSel_5_loc_0/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="vBarSel_3_loc_0_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vBarSel_3_loc_0/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="rampVal_2_loc_0_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_2_loc_0/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="rampVal_2_new_0_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_2_new_0/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="hBarSel_3_loc_0_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hBarSel_3_loc_0/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="vBarSel_2_loc_0_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vBarSel_2_loc_0/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="hdata_loc_0_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hdata_loc_0/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="hdata_new_0_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hdata_new_0/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="hBarSel_loc_0_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hBarSel_loc_0/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="vBarSel_loc_0_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vBarSel_loc_0/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zonePlateVAddr_loc_0_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="zonePlateVAddr_loc_0/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="hBarSel_4_loc_0_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hBarSel_4_loc_0/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="rampVal_loc_0_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_loc_0/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="rampVal_3_loc_0_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_3_loc_0/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="rampVal_3_new_0_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_3_new_0/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="rampVal_2_flag_1_loc_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_2_flag_1_loc/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="hdata_flag_1_loc_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hdata_flag_1_loc/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="rampVal_3_flag_1_loc_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_3_flag_1_loc/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="loopHeight_read_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="0"/>
<pin id="342" dir="0" index="1" bw="16" slack="0"/>
<pin id="343" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopHeight/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="loopWidth_read_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="16" slack="0"/>
<pin id="348" dir="0" index="1" bw="16" slack="0"/>
<pin id="349" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopWidth/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="colorFormatLocal_read_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="0"/>
<pin id="354" dir="0" index="1" bw="8" slack="0"/>
<pin id="355" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="colorFormatLocal/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="bckgndId_read_read_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="0"/>
<pin id="361" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bckgndId_read/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="ZplateHorContStart_read_read_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="0"/>
<pin id="366" dir="0" index="1" bw="16" slack="0"/>
<pin id="367" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ZplateHorContStart_read/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="ZplateHorContDelta_read_read_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="16" slack="0"/>
<pin id="372" dir="0" index="1" bw="16" slack="0"/>
<pin id="373" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ZplateHorContDelta_read/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="ZplateVerContStart_read_read_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="0"/>
<pin id="378" dir="0" index="1" bw="16" slack="0"/>
<pin id="379" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ZplateVerContStart_read/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="ZplateVerContDelta_read_read_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="0"/>
<pin id="384" dir="0" index="1" bw="16" slack="0"/>
<pin id="385" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ZplateVerContDelta_read/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="dpDynamicRange_read_read_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="0" index="1" bw="8" slack="0"/>
<pin id="391" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dpDynamicRange_read/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="dpYUVCoef_read_read_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="0" index="1" bw="8" slack="0"/>
<pin id="397" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dpYUVCoef_read/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="motionSpeed_read_read_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="0" index="1" bw="8" slack="0"/>
<pin id="403" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="motionSpeed_read/2 "/>
</bind>
</comp>

<comp id="406" class="1005" name="rampVal_3_flag_0_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="1"/>
<pin id="408" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rampVal_3_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="410" class="1004" name="rampVal_3_flag_0_phi_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="1"/>
<pin id="412" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="414" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rampVal_3_flag_0/2 "/>
</bind>
</comp>

<comp id="418" class="1005" name="hdata_flag_0_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="1"/>
<pin id="420" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="hdata_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="422" class="1004" name="hdata_flag_0_phi_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="1"/>
<pin id="424" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="425" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="426" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="427" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="hdata_flag_0/2 "/>
</bind>
</comp>

<comp id="430" class="1005" name="rampVal_2_flag_0_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="1"/>
<pin id="432" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rampVal_2_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="434" class="1004" name="rampVal_2_flag_0_phi_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="437" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="438" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="439" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rampVal_2_flag_0/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="0" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="0" index="2" bw="1" slack="0"/>
<pin id="446" dir="0" index="3" bw="1" slack="0"/>
<pin id="447" dir="0" index="4" bw="16" slack="1"/>
<pin id="448" dir="0" index="5" bw="8" slack="1"/>
<pin id="449" dir="0" index="6" bw="8" slack="1"/>
<pin id="450" dir="0" index="7" bw="8" slack="1"/>
<pin id="451" dir="0" index="8" bw="5" slack="1"/>
<pin id="452" dir="0" index="9" bw="1" slack="1"/>
<pin id="453" dir="0" index="10" bw="8" slack="1"/>
<pin id="454" dir="0" index="11" bw="3" slack="1"/>
<pin id="455" dir="0" index="12" bw="8" slack="1"/>
<pin id="456" dir="0" index="13" bw="8" slack="1"/>
<pin id="457" dir="0" index="14" bw="8" slack="2"/>
<pin id="458" dir="0" index="15" bw="24" slack="0"/>
<pin id="459" dir="0" index="16" bw="16" slack="1"/>
<pin id="460" dir="0" index="17" bw="8" slack="1"/>
<pin id="461" dir="0" index="18" bw="1" slack="1"/>
<pin id="462" dir="0" index="19" bw="8" slack="2"/>
<pin id="463" dir="0" index="20" bw="16" slack="0"/>
<pin id="464" dir="0" index="21" bw="8" slack="1"/>
<pin id="465" dir="0" index="22" bw="1" slack="1"/>
<pin id="466" dir="0" index="23" bw="1" slack="1"/>
<pin id="467" dir="0" index="24" bw="11" slack="1"/>
<pin id="468" dir="0" index="25" bw="11" slack="1"/>
<pin id="469" dir="0" index="26" bw="16" slack="1"/>
<pin id="470" dir="0" index="27" bw="16" slack="1"/>
<pin id="471" dir="0" index="28" bw="16" slack="1"/>
<pin id="472" dir="0" index="29" bw="1" slack="0"/>
<pin id="473" dir="0" index="30" bw="16" slack="1"/>
<pin id="474" dir="0" index="31" bw="11" slack="1"/>
<pin id="475" dir="0" index="32" bw="10" slack="1"/>
<pin id="476" dir="0" index="33" bw="1" slack="0"/>
<pin id="477" dir="0" index="34" bw="1" slack="0"/>
<pin id="478" dir="0" index="35" bw="17" slack="1"/>
<pin id="479" dir="0" index="36" bw="8" slack="0"/>
<pin id="480" dir="0" index="37" bw="1" slack="1"/>
<pin id="481" dir="0" index="38" bw="1" slack="0"/>
<pin id="482" dir="0" index="39" bw="1" slack="0"/>
<pin id="483" dir="0" index="40" bw="1" slack="0"/>
<pin id="484" dir="0" index="41" bw="1" slack="1"/>
<pin id="485" dir="0" index="42" bw="1" slack="1"/>
<pin id="486" dir="0" index="43" bw="1" slack="1"/>
<pin id="487" dir="0" index="44" bw="16" slack="1"/>
<pin id="488" dir="0" index="45" bw="16" slack="1"/>
<pin id="489" dir="0" index="46" bw="16" slack="1"/>
<pin id="490" dir="0" index="47" bw="8" slack="1"/>
<pin id="491" dir="0" index="48" bw="16" slack="1"/>
<pin id="492" dir="0" index="49" bw="8" slack="1"/>
<pin id="493" dir="0" index="50" bw="8" slack="1"/>
<pin id="494" dir="0" index="51" bw="1" slack="1"/>
<pin id="495" dir="0" index="52" bw="16" slack="1"/>
<pin id="496" dir="0" index="53" bw="16" slack="1"/>
<pin id="497" dir="0" index="54" bw="8" slack="1"/>
<pin id="498" dir="0" index="55" bw="8" slack="1"/>
<pin id="499" dir="0" index="56" bw="1" slack="1"/>
<pin id="500" dir="0" index="57" bw="16" slack="1"/>
<pin id="501" dir="0" index="58" bw="16" slack="1"/>
<pin id="502" dir="0" index="59" bw="8" slack="1"/>
<pin id="503" dir="0" index="60" bw="8" slack="1"/>
<pin id="504" dir="0" index="61" bw="8" slack="1"/>
<pin id="505" dir="0" index="62" bw="8" slack="1"/>
<pin id="506" dir="0" index="63" bw="8" slack="1"/>
<pin id="507" dir="0" index="64" bw="8" slack="0"/>
<pin id="508" dir="0" index="65" bw="8" slack="0"/>
<pin id="509" dir="0" index="66" bw="8" slack="0"/>
<pin id="510" dir="0" index="67" bw="8" slack="0"/>
<pin id="511" dir="0" index="68" bw="8" slack="0"/>
<pin id="512" dir="0" index="69" bw="8" slack="0"/>
<pin id="513" dir="0" index="70" bw="2" slack="0"/>
<pin id="514" dir="0" index="71" bw="8" slack="0"/>
<pin id="515" dir="0" index="72" bw="2" slack="0"/>
<pin id="516" dir="0" index="73" bw="8" slack="0"/>
<pin id="517" dir="0" index="74" bw="8" slack="0"/>
<pin id="518" dir="0" index="75" bw="8" slack="0"/>
<pin id="519" dir="0" index="76" bw="11" slack="0"/>
<pin id="520" dir="0" index="77" bw="32" slack="0"/>
<pin id="521" dir="0" index="78" bw="2" slack="0"/>
<pin id="522" dir="0" index="79" bw="20" slack="0"/>
<pin id="523" dir="0" index="80" bw="16" slack="0"/>
<pin id="524" dir="0" index="81" bw="16" slack="0"/>
<pin id="525" dir="0" index="82" bw="3" slack="0"/>
<pin id="526" dir="0" index="83" bw="3" slack="0"/>
<pin id="527" dir="0" index="84" bw="10" slack="0"/>
<pin id="528" dir="0" index="85" bw="10" slack="0"/>
<pin id="529" dir="0" index="86" bw="3" slack="0"/>
<pin id="530" dir="0" index="87" bw="10" slack="0"/>
<pin id="531" dir="0" index="88" bw="1" slack="0"/>
<pin id="532" dir="0" index="89" bw="10" slack="0"/>
<pin id="533" dir="0" index="90" bw="8" slack="0"/>
<pin id="534" dir="0" index="91" bw="8" slack="0"/>
<pin id="535" dir="0" index="92" bw="8" slack="0"/>
<pin id="536" dir="0" index="93" bw="8" slack="0"/>
<pin id="537" dir="0" index="94" bw="9" slack="0"/>
<pin id="538" dir="0" index="95" bw="8" slack="0"/>
<pin id="539" dir="0" index="96" bw="8" slack="0"/>
<pin id="540" dir="0" index="97" bw="2" slack="0"/>
<pin id="541" dir="0" index="98" bw="3" slack="0"/>
<pin id="542" dir="0" index="99" bw="10" slack="0"/>
<pin id="543" dir="0" index="100" bw="10" slack="0"/>
<pin id="544" dir="0" index="101" bw="8" slack="0"/>
<pin id="545" dir="0" index="102" bw="28" slack="0"/>
<pin id="546" dir="0" index="103" bw="28" slack="0"/>
<pin id="547" dir="0" index="104" bw="28" slack="0"/>
<pin id="548" dir="0" index="105" bw="2" slack="0"/>
<pin id="549" dir="0" index="106" bw="2" slack="0"/>
<pin id="550" dir="0" index="107" bw="2" slack="0"/>
<pin id="551" dir="0" index="108" bw="3" slack="0"/>
<pin id="552" dir="0" index="109" bw="3" slack="0"/>
<pin id="553" dir="0" index="110" bw="10" slack="0"/>
<pin id="554" dir="0" index="111" bw="6" slack="0"/>
<pin id="555" dir="0" index="112" bw="1" slack="0"/>
<pin id="556" dir="0" index="113" bw="6" slack="0"/>
<pin id="557" dir="0" index="114" bw="6" slack="0"/>
<pin id="558" dir="0" index="115" bw="6" slack="0"/>
<pin id="559" dir="0" index="116" bw="8" slack="0"/>
<pin id="560" dir="0" index="117" bw="8" slack="0"/>
<pin id="561" dir="0" index="118" bw="8" slack="0"/>
<pin id="562" dir="0" index="119" bw="8" slack="0"/>
<pin id="563" dir="0" index="120" bw="8" slack="0"/>
<pin id="564" dir="0" index="121" bw="8" slack="0"/>
<pin id="565" dir="1" index="122" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln506/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="cmp2_i321_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="8" slack="0"/>
<pin id="631" dir="0" index="1" bw="8" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp2_i321/1 "/>
</bind>
</comp>

<comp id="635" class="1004" name="conv2_i_i10_i326_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="8" slack="0"/>
<pin id="638" dir="0" index="2" bw="8" slack="0"/>
<pin id="639" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv2_i_i10_i326/1 "/>
</bind>
</comp>

<comp id="643" class="1004" name="not_cmp2_i321_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_cmp2_i321/1 "/>
</bind>
</comp>

<comp id="649" class="1004" name="conv2_i_i10_i331_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="8" slack="0"/>
<pin id="652" dir="0" index="2" bw="8" slack="0"/>
<pin id="653" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv2_i_i10_i331/1 "/>
</bind>
</comp>

<comp id="657" class="1004" name="conv2_i_i_i333_cast_cast_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="5" slack="0"/>
<pin id="660" dir="0" index="2" bw="5" slack="0"/>
<pin id="661" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv2_i_i_i333_cast_cast/1 "/>
</bind>
</comp>

<comp id="665" class="1004" name="conv2_i_i10_i349_cast_cast_cast_cast_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="3" slack="0"/>
<pin id="668" dir="0" index="2" bw="3" slack="0"/>
<pin id="669" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv2_i_i10_i349_cast_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="673" class="1004" name="conv2_i_i_i351_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="8" slack="0"/>
<pin id="676" dir="0" index="2" bw="8" slack="0"/>
<pin id="677" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv2_i_i_i351/1 "/>
</bind>
</comp>

<comp id="681" class="1004" name="pix_val_V_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="8" slack="0"/>
<pin id="684" dir="0" index="2" bw="8" slack="0"/>
<pin id="685" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pix_val_V/1 "/>
</bind>
</comp>

<comp id="689" class="1004" name="pix_val_V_5_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="8" slack="0"/>
<pin id="692" dir="0" index="2" bw="8" slack="0"/>
<pin id="693" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pix_val_V_5/1 "/>
</bind>
</comp>

<comp id="697" class="1004" name="loopWidth_cast15_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="16" slack="0"/>
<pin id="699" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loopWidth_cast15/1 "/>
</bind>
</comp>

<comp id="701" class="1004" name="empty_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="16" slack="0"/>
<pin id="703" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="705" class="1004" name="add2_i_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="14" slack="0"/>
<pin id="707" dir="0" index="1" bw="5" slack="0"/>
<pin id="708" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add2_i/1 "/>
</bind>
</comp>

<comp id="711" class="1004" name="p_cast_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="10" slack="0"/>
<pin id="713" dir="0" index="1" bw="14" slack="0"/>
<pin id="714" dir="0" index="2" bw="4" slack="0"/>
<pin id="715" dir="0" index="3" bw="5" slack="0"/>
<pin id="716" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="721" class="1004" name="barWidthMinSamples_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="10" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="barWidthMinSamples/1 "/>
</bind>
</comp>

<comp id="727" class="1004" name="loopHeight_cast16_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="16" slack="0"/>
<pin id="729" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loopHeight_cast16/1 "/>
</bind>
</comp>

<comp id="731" class="1004" name="empty_72_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="16" slack="0"/>
<pin id="733" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_72/1 "/>
</bind>
</comp>

<comp id="735" class="1004" name="add5_i_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="14" slack="0"/>
<pin id="737" dir="0" index="1" bw="5" slack="0"/>
<pin id="738" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add5_i/1 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="7" slack="0"/>
<pin id="743" dir="0" index="1" bw="8" slack="0"/>
<pin id="744" dir="0" index="2" bw="1" slack="0"/>
<pin id="745" dir="0" index="3" bw="4" slack="0"/>
<pin id="746" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="751" class="1004" name="icmp_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="7" slack="0"/>
<pin id="753" dir="0" index="1" bw="7" slack="0"/>
<pin id="754" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="757" class="1004" name="add_i_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="14" slack="0"/>
<pin id="759" dir="0" index="1" bw="4" slack="0"/>
<pin id="760" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_i/1 "/>
</bind>
</comp>

<comp id="763" class="1004" name="barWidth_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="11" slack="0"/>
<pin id="765" dir="0" index="1" bw="14" slack="0"/>
<pin id="766" dir="0" index="2" bw="3" slack="0"/>
<pin id="767" dir="0" index="3" bw="5" slack="0"/>
<pin id="768" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="barWidth/1 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_2_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="10" slack="0"/>
<pin id="775" dir="0" index="1" bw="14" slack="0"/>
<pin id="776" dir="0" index="2" bw="4" slack="0"/>
<pin id="777" dir="0" index="3" bw="5" slack="0"/>
<pin id="778" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="783" class="1004" name="barHeight_cast_cast_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="10" slack="0"/>
<pin id="785" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="barHeight_cast_cast/1 "/>
</bind>
</comp>

<comp id="787" class="1004" name="sub_i_i_i_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="10" slack="0"/>
<pin id="789" dir="0" index="1" bw="1" slack="0"/>
<pin id="790" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i_i_i/1 "/>
</bind>
</comp>

<comp id="793" class="1004" name="sub40_i_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="16" slack="0"/>
<pin id="795" dir="0" index="1" bw="1" slack="0"/>
<pin id="796" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub40_i/1 "/>
</bind>
</comp>

<comp id="799" class="1004" name="add_ln1404_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="16" slack="0"/>
<pin id="801" dir="0" index="1" bw="1" slack="0"/>
<pin id="802" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1404/1 "/>
</bind>
</comp>

<comp id="805" class="1004" name="cmp59_i_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="8" slack="0"/>
<pin id="807" dir="0" index="1" bw="8" slack="0"/>
<pin id="808" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp59_i/1 "/>
</bind>
</comp>

<comp id="811" class="1004" name="cmp126_i_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="8" slack="0"/>
<pin id="813" dir="0" index="1" bw="8" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp126_i/1 "/>
</bind>
</comp>

<comp id="817" class="1004" name="cmp141_i_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="8" slack="0"/>
<pin id="819" dir="0" index="1" bw="8" slack="0"/>
<pin id="820" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp141_i/1 "/>
</bind>
</comp>

<comp id="823" class="1004" name="rampStart_load_load_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="8" slack="0"/>
<pin id="825" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampStart_load/1 "/>
</bind>
</comp>

<comp id="827" class="1004" name="rampVal_1_load_load_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="16" slack="0"/>
<pin id="829" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_1_load/1 "/>
</bind>
</comp>

<comp id="831" class="1004" name="rampVal_load_load_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="8" slack="0"/>
<pin id="833" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_load/1 "/>
</bind>
</comp>

<comp id="835" class="1004" name="zext_ln1212_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="8" slack="0"/>
<pin id="837" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1212/1 "/>
</bind>
</comp>

<comp id="839" class="1004" name="hBarSel_2_load_load_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="0"/>
<pin id="841" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hBarSel_2_load/1 "/>
</bind>
</comp>

<comp id="843" class="1004" name="zonePlateVAddr_load_load_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="16" slack="0"/>
<pin id="845" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="zonePlateVAddr_load/1 "/>
</bind>
</comp>

<comp id="847" class="1004" name="vBarSel_load_load_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="3" slack="0"/>
<pin id="849" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vBarSel_load/1 "/>
</bind>
</comp>

<comp id="851" class="1004" name="zext_ln1367_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="3" slack="0"/>
<pin id="853" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1367/1 "/>
</bind>
</comp>

<comp id="855" class="1004" name="hBarSel_load_load_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="3" slack="0"/>
<pin id="857" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hBarSel_load/1 "/>
</bind>
</comp>

<comp id="859" class="1004" name="zext_ln1493_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="3" slack="0"/>
<pin id="861" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1493/1 "/>
</bind>
</comp>

<comp id="863" class="1004" name="hdata_load_load_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="16" slack="0"/>
<pin id="865" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hdata_load/1 "/>
</bind>
</comp>

<comp id="867" class="1004" name="vBarSel_2_load_load_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="8" slack="0"/>
<pin id="869" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vBarSel_2_load/1 "/>
</bind>
</comp>

<comp id="871" class="1004" name="hBarSel_3_load_load_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="3" slack="0"/>
<pin id="873" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hBarSel_3_load/1 "/>
</bind>
</comp>

<comp id="875" class="1004" name="zext_ln1610_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="3" slack="0"/>
<pin id="877" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1610/1 "/>
</bind>
</comp>

<comp id="879" class="1004" name="rampVal_2_load_load_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="16" slack="0"/>
<pin id="881" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_2_load/1 "/>
</bind>
</comp>

<comp id="883" class="1004" name="vBarSel_1_load_load_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="0"/>
<pin id="885" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vBarSel_1_load/1 "/>
</bind>
</comp>

<comp id="887" class="1004" name="zext_ln1730_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="0"/>
<pin id="889" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1730/1 "/>
</bind>
</comp>

<comp id="891" class="1004" name="hBarSel_1_load_load_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="3" slack="0"/>
<pin id="893" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hBarSel_1_load/1 "/>
</bind>
</comp>

<comp id="895" class="1004" name="zext_ln518_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="3" slack="0"/>
<pin id="897" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln518/1 "/>
</bind>
</comp>

<comp id="899" class="1004" name="select_ln214_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="0"/>
<pin id="901" dir="0" index="1" bw="8" slack="0"/>
<pin id="902" dir="0" index="2" bw="8" slack="0"/>
<pin id="903" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln214/1 "/>
</bind>
</comp>

<comp id="907" class="1004" name="shl_ln_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="16" slack="0"/>
<pin id="909" dir="0" index="1" bw="8" slack="0"/>
<pin id="910" dir="0" index="2" bw="1" slack="0"/>
<pin id="911" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="915" class="1004" name="icmp_ln1217_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="8" slack="0"/>
<pin id="917" dir="0" index="1" bw="8" slack="0"/>
<pin id="918" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1217/1 "/>
</bind>
</comp>

<comp id="921" class="1004" name="store_ln518_store_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="16" slack="0"/>
<pin id="923" dir="0" index="1" bw="16" slack="0"/>
<pin id="924" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln518/1 "/>
</bind>
</comp>

<comp id="926" class="1004" name="store_ln518_store_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="8" slack="0"/>
<pin id="928" dir="0" index="1" bw="16" slack="0"/>
<pin id="929" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln518/1 "/>
</bind>
</comp>

<comp id="931" class="1004" name="store_ln518_store_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="8" slack="0"/>
<pin id="933" dir="0" index="1" bw="8" slack="0"/>
<pin id="934" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln518/1 "/>
</bind>
</comp>

<comp id="936" class="1004" name="store_ln518_store_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="16" slack="0"/>
<pin id="938" dir="0" index="1" bw="16" slack="0"/>
<pin id="939" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln518/1 "/>
</bind>
</comp>

<comp id="941" class="1004" name="store_ln518_store_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="3" slack="0"/>
<pin id="943" dir="0" index="1" bw="8" slack="0"/>
<pin id="944" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln518/1 "/>
</bind>
</comp>

<comp id="946" class="1004" name="store_ln518_store_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="3" slack="0"/>
<pin id="948" dir="0" index="1" bw="8" slack="0"/>
<pin id="949" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln518/1 "/>
</bind>
</comp>

<comp id="951" class="1004" name="store_ln518_store_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="16" slack="0"/>
<pin id="953" dir="0" index="1" bw="16" slack="0"/>
<pin id="954" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln518/1 "/>
</bind>
</comp>

<comp id="956" class="1004" name="store_ln518_store_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="8" slack="0"/>
<pin id="958" dir="0" index="1" bw="8" slack="0"/>
<pin id="959" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln518/1 "/>
</bind>
</comp>

<comp id="961" class="1004" name="store_ln518_store_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="3" slack="0"/>
<pin id="963" dir="0" index="1" bw="8" slack="0"/>
<pin id="964" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln518/1 "/>
</bind>
</comp>

<comp id="966" class="1004" name="store_ln518_store_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="16" slack="0"/>
<pin id="968" dir="0" index="1" bw="16" slack="0"/>
<pin id="969" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln518/1 "/>
</bind>
</comp>

<comp id="971" class="1004" name="store_ln518_store_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="0"/>
<pin id="973" dir="0" index="1" bw="8" slack="0"/>
<pin id="974" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln518/1 "/>
</bind>
</comp>

<comp id="976" class="1004" name="store_ln518_store_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="3" slack="0"/>
<pin id="978" dir="0" index="1" bw="8" slack="0"/>
<pin id="979" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln518/1 "/>
</bind>
</comp>

<comp id="981" class="1004" name="store_ln518_store_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="0"/>
<pin id="983" dir="0" index="1" bw="16" slack="0"/>
<pin id="984" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln518/1 "/>
</bind>
</comp>

<comp id="986" class="1004" name="y_3_load_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="16" slack="1"/>
<pin id="988" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_3/2 "/>
</bind>
</comp>

<comp id="990" class="1004" name="trunc_ln518_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="16" slack="0"/>
<pin id="992" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln518/2 "/>
</bind>
</comp>

<comp id="994" class="1004" name="icmp_ln518_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="16" slack="0"/>
<pin id="996" dir="0" index="1" bw="16" slack="1"/>
<pin id="997" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln518/2 "/>
</bind>
</comp>

<comp id="999" class="1004" name="add_ln518_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="16" slack="0"/>
<pin id="1001" dir="0" index="1" bw="1" slack="0"/>
<pin id="1002" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln518/2 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="cmp12_i_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="16" slack="0"/>
<pin id="1007" dir="0" index="1" bw="16" slack="0"/>
<pin id="1008" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp12_i/2 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="Sel_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="2" slack="0"/>
<pin id="1014" dir="0" index="1" bw="16" slack="0"/>
<pin id="1015" dir="0" index="2" bw="4" slack="0"/>
<pin id="1016" dir="0" index="3" bw="4" slack="0"/>
<pin id="1017" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Sel/2 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="icmp_ln1404_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="16" slack="0"/>
<pin id="1024" dir="0" index="1" bw="16" slack="0"/>
<pin id="1025" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1404/2 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="zext_ln1404_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="16" slack="0"/>
<pin id="1031" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1404/2 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="icmp_ln1404_1_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="17" slack="1"/>
<pin id="1035" dir="0" index="1" bw="17" slack="0"/>
<pin id="1036" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1404_1/2 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="add_ln1488_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="1041" dir="0" index="1" bw="8" slack="0"/>
<pin id="1042" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1488/2 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="icmp_ln1592_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="2" slack="0"/>
<pin id="1047" dir="0" index="1" bw="2" slack="0"/>
<pin id="1048" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1592/2 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="icmp_ln1592_1_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="2" slack="0"/>
<pin id="1053" dir="0" index="1" bw="2" slack="0"/>
<pin id="1054" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1592_1/2 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="or_ln1592_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="0"/>
<pin id="1059" dir="0" index="1" bw="1" slack="0"/>
<pin id="1060" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1592/2 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="icmp_ln1592_2_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="2" slack="0"/>
<pin id="1066" dir="0" index="1" bw="2" slack="0"/>
<pin id="1067" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1592_2/2 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="or_ln1592_1_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="0"/>
<pin id="1072" dir="0" index="1" bw="1" slack="0"/>
<pin id="1073" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1592_1/2 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="or_ln1592_2_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="1" slack="0"/>
<pin id="1079" dir="0" index="1" bw="1" slack="0"/>
<pin id="1080" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1592_2/2 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="store_ln518_store_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="16" slack="0"/>
<pin id="1086" dir="0" index="1" bw="16" slack="1"/>
<pin id="1087" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln518/2 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="add_ln705_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="8" slack="0"/>
<pin id="1091" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="1092" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln705/2 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="store_ln705_store_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="8" slack="0"/>
<pin id="1096" dir="0" index="1" bw="8" slack="0"/>
<pin id="1097" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln705/2 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="rampVal_2_new_0_load_load_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="16" slack="1"/>
<pin id="1102" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_2_new_0_load/2 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="store_ln1585_store_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="16" slack="0"/>
<pin id="1105" dir="0" index="1" bw="16" slack="0"/>
<pin id="1106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1585/2 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="hdata_new_0_load_load_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="16" slack="1"/>
<pin id="1111" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hdata_new_0_load/2 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="store_ln1488_store_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="16" slack="0"/>
<pin id="1114" dir="0" index="1" bw="16" slack="0"/>
<pin id="1115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1488/2 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="rampVal_3_new_0_load_load_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="16" slack="1"/>
<pin id="1120" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_3_new_0_load/2 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="store_ln1028_store_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="16" slack="0"/>
<pin id="1123" dir="0" index="1" bw="16" slack="0"/>
<pin id="1124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1028/2 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="rampVal_3_flag_1_loc_load_load_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="1" slack="3"/>
<pin id="1129" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_3_flag_1_loc_load/4 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="hdata_flag_1_loc_load_load_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="1" slack="3"/>
<pin id="1132" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hdata_flag_1_loc_load/4 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="rampVal_2_flag_1_loc_load_load_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="1" slack="3"/>
<pin id="1135" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_2_flag_1_loc_load/4 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="p_0_0_0_0_0554_lcssa561_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="8" slack="1"/>
<pin id="1138" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0554_lcssa561 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="p_0_1_0_0_0556_lcssa564_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="8" slack="1"/>
<pin id="1143" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_0556_lcssa564 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="p_0_2_0_0_0558_lcssa567_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="8" slack="1"/>
<pin id="1148" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_2_0_0_0558_lcssa567 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="y_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="16" slack="0"/>
<pin id="1153" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="1158" class="1005" name="hBarSel_5_loc_0_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="8" slack="0"/>
<pin id="1160" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="hBarSel_5_loc_0 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="vBarSel_3_loc_0_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="8" slack="0"/>
<pin id="1166" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="vBarSel_3_loc_0 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="rampVal_2_loc_0_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="16" slack="0"/>
<pin id="1172" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="rampVal_2_loc_0 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="rampVal_2_new_0_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="16" slack="1"/>
<pin id="1178" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="rampVal_2_new_0 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="hBarSel_3_loc_0_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="8" slack="0"/>
<pin id="1184" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="hBarSel_3_loc_0 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="vBarSel_2_loc_0_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="8" slack="0"/>
<pin id="1190" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="vBarSel_2_loc_0 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="hdata_loc_0_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="16" slack="0"/>
<pin id="1196" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="hdata_loc_0 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="hdata_new_0_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="16" slack="1"/>
<pin id="1202" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="hdata_new_0 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="hBarSel_loc_0_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="8" slack="0"/>
<pin id="1208" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="hBarSel_loc_0 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="vBarSel_loc_0_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="8" slack="0"/>
<pin id="1214" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="vBarSel_loc_0 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="zonePlateVAddr_loc_0_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="16" slack="0"/>
<pin id="1220" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="zonePlateVAddr_loc_0 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="hBarSel_4_loc_0_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="8" slack="0"/>
<pin id="1226" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="hBarSel_4_loc_0 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="rampVal_loc_0_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="16" slack="0"/>
<pin id="1232" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="rampVal_loc_0 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="rampVal_3_loc_0_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="16" slack="0"/>
<pin id="1238" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="rampVal_3_loc_0 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="rampVal_3_new_0_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="16" slack="1"/>
<pin id="1244" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="rampVal_3_new_0 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="rampVal_2_flag_1_loc_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="1" slack="1"/>
<pin id="1250" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rampVal_2_flag_1_loc "/>
</bind>
</comp>

<comp id="1254" class="1005" name="hdata_flag_1_loc_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="1" slack="1"/>
<pin id="1256" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="hdata_flag_1_loc "/>
</bind>
</comp>

<comp id="1260" class="1005" name="rampVal_3_flag_1_loc_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="1" slack="1"/>
<pin id="1262" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rampVal_3_flag_1_loc "/>
</bind>
</comp>

<comp id="1266" class="1005" name="loopHeight_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="16" slack="1"/>
<pin id="1268" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="loopHeight "/>
</bind>
</comp>

<comp id="1271" class="1005" name="loopWidth_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="16" slack="1"/>
<pin id="1273" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="loopWidth "/>
</bind>
</comp>

<comp id="1276" class="1005" name="colorFormatLocal_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="8" slack="1"/>
<pin id="1278" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="colorFormatLocal "/>
</bind>
</comp>

<comp id="1281" class="1005" name="bckgndId_read_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="8" slack="1"/>
<pin id="1283" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="bckgndId_read "/>
</bind>
</comp>

<comp id="1286" class="1005" name="ZplateHorContStart_read_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="16" slack="1"/>
<pin id="1288" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ZplateHorContStart_read "/>
</bind>
</comp>

<comp id="1291" class="1005" name="ZplateHorContDelta_read_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="16" slack="1"/>
<pin id="1293" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ZplateHorContDelta_read "/>
</bind>
</comp>

<comp id="1296" class="1005" name="ZplateVerContStart_read_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="16" slack="1"/>
<pin id="1298" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ZplateVerContStart_read "/>
</bind>
</comp>

<comp id="1301" class="1005" name="ZplateVerContDelta_read_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="16" slack="1"/>
<pin id="1303" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ZplateVerContDelta_read "/>
</bind>
</comp>

<comp id="1306" class="1005" name="cmp2_i321_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="1" slack="1"/>
<pin id="1308" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp2_i321 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="conv2_i_i10_i326_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="8" slack="1"/>
<pin id="1313" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv2_i_i10_i326 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="not_cmp2_i321_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="1" slack="1"/>
<pin id="1318" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_cmp2_i321 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="conv2_i_i10_i331_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="8" slack="1"/>
<pin id="1323" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv2_i_i10_i331 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="conv2_i_i_i333_cast_cast_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="5" slack="1"/>
<pin id="1328" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv2_i_i_i333_cast_cast "/>
</bind>
</comp>

<comp id="1331" class="1005" name="conv2_i_i10_i349_cast_cast_cast_cast_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="3" slack="1"/>
<pin id="1333" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv2_i_i10_i349_cast_cast_cast_cast "/>
</bind>
</comp>

<comp id="1336" class="1005" name="conv2_i_i_i351_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="8" slack="1"/>
<pin id="1338" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv2_i_i_i351 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="pix_val_V_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="8" slack="1"/>
<pin id="1343" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V "/>
</bind>
</comp>

<comp id="1346" class="1005" name="pix_val_V_5_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="8" slack="1"/>
<pin id="1348" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V_5 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="barWidthMinSamples_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="10" slack="1"/>
<pin id="1353" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="barWidthMinSamples "/>
</bind>
</comp>

<comp id="1356" class="1005" name="icmp_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="1" slack="1"/>
<pin id="1358" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1361" class="1005" name="barWidth_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="11" slack="1"/>
<pin id="1363" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="barWidth "/>
</bind>
</comp>

<comp id="1367" class="1005" name="sub_i_i_i_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="11" slack="1"/>
<pin id="1369" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i_i "/>
</bind>
</comp>

<comp id="1372" class="1005" name="sub40_i_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="17" slack="1"/>
<pin id="1374" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sub40_i "/>
</bind>
</comp>

<comp id="1377" class="1005" name="add_ln1404_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="17" slack="1"/>
<pin id="1379" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1404 "/>
</bind>
</comp>

<comp id="1382" class="1005" name="cmp59_i_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="1" slack="1"/>
<pin id="1384" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp59_i "/>
</bind>
</comp>

<comp id="1387" class="1005" name="cmp126_i_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="1" slack="1"/>
<pin id="1389" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp126_i "/>
</bind>
</comp>

<comp id="1392" class="1005" name="cmp141_i_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="1" slack="1"/>
<pin id="1394" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp141_i "/>
</bind>
</comp>

<comp id="1397" class="1005" name="rampStart_load_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="8" slack="2"/>
<pin id="1399" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="rampStart_load "/>
</bind>
</comp>

<comp id="1403" class="1005" name="select_ln214_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="8" slack="1"/>
<pin id="1405" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln214 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="shl_ln_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="16" slack="1"/>
<pin id="1410" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="1413" class="1005" name="icmp_ln1217_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="1" slack="1"/>
<pin id="1415" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1217 "/>
</bind>
</comp>

<comp id="1418" class="1005" name="y_3_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="16" slack="1"/>
<pin id="1420" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_3 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="cmp12_i_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="1" slack="1"/>
<pin id="1428" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp12_i "/>
</bind>
</comp>

<comp id="1431" class="1005" name="icmp_ln1404_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="1" slack="1"/>
<pin id="1433" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1404 "/>
</bind>
</comp>

<comp id="1436" class="1005" name="icmp_ln1404_1_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="1" slack="1"/>
<pin id="1438" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1404_1 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="add_ln1488_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="8" slack="1"/>
<pin id="1443" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1488 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="or_ln1592_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="1" slack="1"/>
<pin id="1448" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln1592 "/>
</bind>
</comp>

<comp id="1451" class="1005" name="or_ln1592_1_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="1" slack="1"/>
<pin id="1453" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln1592_1 "/>
</bind>
</comp>

<comp id="1456" class="1005" name="or_ln1592_2_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="1" slack="1"/>
<pin id="1458" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln1592_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="255"><net_src comp="148" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="148" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="148" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="148" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="148" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="148" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="148" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="148" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="148" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="148" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="148" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="148" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="148" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="148" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="148" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="148" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="148" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="148" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="148" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="150" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="150" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="150" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="166" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="0" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="166" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="2" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="168" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="20" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="168" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="4" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="166" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="6" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="166" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="8" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="166" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="10" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="166" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="12" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="168" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="14" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="168" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="16" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="168" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="18" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="224" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="416"><net_src comp="406" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="410" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="421"><net_src comp="224" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="418" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="422" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="433"><net_src comp="224" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="440"><net_src comp="430" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="434" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="566"><net_src comp="246" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="567"><net_src comp="410" pin="4"/><net_sink comp="442" pin=1"/></net>

<net id="568"><net_src comp="422" pin="4"/><net_sink comp="442" pin=2"/></net>

<net id="569"><net_src comp="434" pin="4"/><net_sink comp="442" pin=3"/></net>

<net id="570"><net_src comp="22" pin="0"/><net_sink comp="442" pin=15"/></net>

<net id="571"><net_src comp="28" pin="0"/><net_sink comp="442" pin=64"/></net>

<net id="572"><net_src comp="50" pin="0"/><net_sink comp="442" pin=65"/></net>

<net id="573"><net_src comp="52" pin="0"/><net_sink comp="442" pin=66"/></net>

<net id="574"><net_src comp="54" pin="0"/><net_sink comp="442" pin=67"/></net>

<net id="575"><net_src comp="56" pin="0"/><net_sink comp="442" pin=68"/></net>

<net id="576"><net_src comp="58" pin="0"/><net_sink comp="442" pin=69"/></net>

<net id="577"><net_src comp="60" pin="0"/><net_sink comp="442" pin=70"/></net>

<net id="578"><net_src comp="62" pin="0"/><net_sink comp="442" pin=71"/></net>

<net id="579"><net_src comp="64" pin="0"/><net_sink comp="442" pin=72"/></net>

<net id="580"><net_src comp="66" pin="0"/><net_sink comp="442" pin=73"/></net>

<net id="581"><net_src comp="68" pin="0"/><net_sink comp="442" pin=74"/></net>

<net id="582"><net_src comp="30" pin="0"/><net_sink comp="442" pin=75"/></net>

<net id="583"><net_src comp="70" pin="0"/><net_sink comp="442" pin=76"/></net>

<net id="584"><net_src comp="72" pin="0"/><net_sink comp="442" pin=77"/></net>

<net id="585"><net_src comp="74" pin="0"/><net_sink comp="442" pin=78"/></net>

<net id="586"><net_src comp="76" pin="0"/><net_sink comp="442" pin=79"/></net>

<net id="587"><net_src comp="32" pin="0"/><net_sink comp="442" pin=80"/></net>

<net id="588"><net_src comp="78" pin="0"/><net_sink comp="442" pin=81"/></net>

<net id="589"><net_src comp="80" pin="0"/><net_sink comp="442" pin=82"/></net>

<net id="590"><net_src comp="36" pin="0"/><net_sink comp="442" pin=83"/></net>

<net id="591"><net_src comp="82" pin="0"/><net_sink comp="442" pin=84"/></net>

<net id="592"><net_src comp="84" pin="0"/><net_sink comp="442" pin=85"/></net>

<net id="593"><net_src comp="34" pin="0"/><net_sink comp="442" pin=86"/></net>

<net id="594"><net_src comp="86" pin="0"/><net_sink comp="442" pin=87"/></net>

<net id="595"><net_src comp="88" pin="0"/><net_sink comp="442" pin=88"/></net>

<net id="596"><net_src comp="90" pin="0"/><net_sink comp="442" pin=89"/></net>

<net id="597"><net_src comp="92" pin="0"/><net_sink comp="442" pin=90"/></net>

<net id="598"><net_src comp="94" pin="0"/><net_sink comp="442" pin=91"/></net>

<net id="599"><net_src comp="96" pin="0"/><net_sink comp="442" pin=92"/></net>

<net id="600"><net_src comp="98" pin="0"/><net_sink comp="442" pin=93"/></net>

<net id="601"><net_src comp="100" pin="0"/><net_sink comp="442" pin=94"/></net>

<net id="602"><net_src comp="102" pin="0"/><net_sink comp="442" pin=95"/></net>

<net id="603"><net_src comp="104" pin="0"/><net_sink comp="442" pin=96"/></net>

<net id="604"><net_src comp="106" pin="0"/><net_sink comp="442" pin=97"/></net>

<net id="605"><net_src comp="42" pin="0"/><net_sink comp="442" pin=98"/></net>

<net id="606"><net_src comp="108" pin="0"/><net_sink comp="442" pin=99"/></net>

<net id="607"><net_src comp="110" pin="0"/><net_sink comp="442" pin=100"/></net>

<net id="608"><net_src comp="40" pin="0"/><net_sink comp="442" pin=101"/></net>

<net id="609"><net_src comp="112" pin="0"/><net_sink comp="442" pin=102"/></net>

<net id="610"><net_src comp="114" pin="0"/><net_sink comp="442" pin=103"/></net>

<net id="611"><net_src comp="116" pin="0"/><net_sink comp="442" pin=104"/></net>

<net id="612"><net_src comp="118" pin="0"/><net_sink comp="442" pin=105"/></net>

<net id="613"><net_src comp="120" pin="0"/><net_sink comp="442" pin=106"/></net>

<net id="614"><net_src comp="122" pin="0"/><net_sink comp="442" pin=107"/></net>

<net id="615"><net_src comp="124" pin="0"/><net_sink comp="442" pin=108"/></net>

<net id="616"><net_src comp="48" pin="0"/><net_sink comp="442" pin=109"/></net>

<net id="617"><net_src comp="126" pin="0"/><net_sink comp="442" pin=110"/></net>

<net id="618"><net_src comp="128" pin="0"/><net_sink comp="442" pin=111"/></net>

<net id="619"><net_src comp="46" pin="0"/><net_sink comp="442" pin=112"/></net>

<net id="620"><net_src comp="130" pin="0"/><net_sink comp="442" pin=113"/></net>

<net id="621"><net_src comp="132" pin="0"/><net_sink comp="442" pin=114"/></net>

<net id="622"><net_src comp="134" pin="0"/><net_sink comp="442" pin=115"/></net>

<net id="623"><net_src comp="136" pin="0"/><net_sink comp="442" pin=116"/></net>

<net id="624"><net_src comp="138" pin="0"/><net_sink comp="442" pin=117"/></net>

<net id="625"><net_src comp="140" pin="0"/><net_sink comp="442" pin=118"/></net>

<net id="626"><net_src comp="142" pin="0"/><net_sink comp="442" pin=119"/></net>

<net id="627"><net_src comp="144" pin="0"/><net_sink comp="442" pin=120"/></net>

<net id="628"><net_src comp="146" pin="0"/><net_sink comp="442" pin=121"/></net>

<net id="633"><net_src comp="352" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="170" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="640"><net_src comp="629" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="172" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="642"><net_src comp="174" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="647"><net_src comp="629" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="176" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="654"><net_src comp="629" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="170" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="656"><net_src comp="178" pin="0"/><net_sink comp="649" pin=2"/></net>

<net id="662"><net_src comp="629" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="180" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="664"><net_src comp="182" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="670"><net_src comp="629" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="184" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="672"><net_src comp="186" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="678"><net_src comp="629" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="172" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="680"><net_src comp="188" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="686"><net_src comp="629" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="170" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="190" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="694"><net_src comp="629" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="172" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="696"><net_src comp="190" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="700"><net_src comp="346" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="704"><net_src comp="346" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="709"><net_src comp="701" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="192" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="717"><net_src comp="194" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="718"><net_src comp="705" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="719"><net_src comp="196" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="720"><net_src comp="198" pin="0"/><net_sink comp="711" pin=3"/></net>

<net id="725"><net_src comp="711" pin="4"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="200" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="730"><net_src comp="340" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="340" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="739"><net_src comp="731" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="192" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="747"><net_src comp="202" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="352" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="749"><net_src comp="148" pin="0"/><net_sink comp="741" pin=2"/></net>

<net id="750"><net_src comp="204" pin="0"/><net_sink comp="741" pin=3"/></net>

<net id="755"><net_src comp="741" pin="4"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="206" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="761"><net_src comp="701" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="208" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="769"><net_src comp="210" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="770"><net_src comp="757" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="771"><net_src comp="212" pin="0"/><net_sink comp="763" pin=2"/></net>

<net id="772"><net_src comp="198" pin="0"/><net_sink comp="763" pin=3"/></net>

<net id="779"><net_src comp="194" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="780"><net_src comp="735" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="781"><net_src comp="196" pin="0"/><net_sink comp="773" pin=2"/></net>

<net id="782"><net_src comp="198" pin="0"/><net_sink comp="773" pin=3"/></net>

<net id="786"><net_src comp="773" pin="4"/><net_sink comp="783" pin=0"/></net>

<net id="791"><net_src comp="783" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="214" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="697" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="216" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="727" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="216" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="388" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="170" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="394" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="170" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="352" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="218" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="826"><net_src comp="24" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="830"><net_src comp="26" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="834"><net_src comp="28" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="838"><net_src comp="831" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="842"><net_src comp="30" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="846"><net_src comp="32" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="850"><net_src comp="34" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="854"><net_src comp="847" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="858"><net_src comp="36" pin="0"/><net_sink comp="855" pin=0"/></net>

<net id="862"><net_src comp="855" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="866"><net_src comp="38" pin="0"/><net_sink comp="863" pin=0"/></net>

<net id="870"><net_src comp="40" pin="0"/><net_sink comp="867" pin=0"/></net>

<net id="874"><net_src comp="42" pin="0"/><net_sink comp="871" pin=0"/></net>

<net id="878"><net_src comp="871" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="882"><net_src comp="44" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="886"><net_src comp="46" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="890"><net_src comp="883" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="894"><net_src comp="48" pin="0"/><net_sink comp="891" pin=0"/></net>

<net id="898"><net_src comp="891" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="904"><net_src comp="629" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="905"><net_src comp="823" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="906"><net_src comp="190" pin="0"/><net_sink comp="899" pin=2"/></net>

<net id="912"><net_src comp="220" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="913"><net_src comp="823" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="914"><net_src comp="170" pin="0"/><net_sink comp="907" pin=2"/></net>

<net id="919"><net_src comp="352" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="170" pin="0"/><net_sink comp="915" pin=1"/></net>

<net id="925"><net_src comp="827" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="930"><net_src comp="835" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="935"><net_src comp="839" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="940"><net_src comp="843" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="945"><net_src comp="851" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="950"><net_src comp="859" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="955"><net_src comp="863" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="960"><net_src comp="867" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="965"><net_src comp="875" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="970"><net_src comp="879" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="975"><net_src comp="887" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="980"><net_src comp="895" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="985"><net_src comp="222" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="989"><net_src comp="986" pin="1"/><net_sink comp="442" pin=20"/></net>

<net id="993"><net_src comp="986" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="998"><net_src comp="986" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1003"><net_src comp="986" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1004"><net_src comp="232" pin="0"/><net_sink comp="999" pin=1"/></net>

<net id="1009"><net_src comp="986" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="222" pin="0"/><net_sink comp="1005" pin=1"/></net>

<net id="1011"><net_src comp="1005" pin="2"/><net_sink comp="442" pin=29"/></net>

<net id="1018"><net_src comp="234" pin="0"/><net_sink comp="1012" pin=0"/></net>

<net id="1019"><net_src comp="986" pin="1"/><net_sink comp="1012" pin=1"/></net>

<net id="1020"><net_src comp="236" pin="0"/><net_sink comp="1012" pin=2"/></net>

<net id="1021"><net_src comp="204" pin="0"/><net_sink comp="1012" pin=3"/></net>

<net id="1026"><net_src comp="986" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1027"><net_src comp="222" pin="0"/><net_sink comp="1022" pin=1"/></net>

<net id="1028"><net_src comp="1022" pin="2"/><net_sink comp="442" pin=34"/></net>

<net id="1032"><net_src comp="986" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1037"><net_src comp="1029" pin="1"/><net_sink comp="1033" pin=1"/></net>

<net id="1038"><net_src comp="1033" pin="2"/><net_sink comp="442" pin=33"/></net>

<net id="1043"><net_src comp="990" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="1044"><net_src comp="1039" pin="2"/><net_sink comp="442" pin=36"/></net>

<net id="1049"><net_src comp="1012" pin="4"/><net_sink comp="1045" pin=0"/></net>

<net id="1050"><net_src comp="238" pin="0"/><net_sink comp="1045" pin=1"/></net>

<net id="1055"><net_src comp="1012" pin="4"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="240" pin="0"/><net_sink comp="1051" pin=1"/></net>

<net id="1061"><net_src comp="1045" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1062"><net_src comp="1051" pin="2"/><net_sink comp="1057" pin=1"/></net>

<net id="1063"><net_src comp="1057" pin="2"/><net_sink comp="442" pin=38"/></net>

<net id="1068"><net_src comp="1012" pin="4"/><net_sink comp="1064" pin=0"/></net>

<net id="1069"><net_src comp="242" pin="0"/><net_sink comp="1064" pin=1"/></net>

<net id="1074"><net_src comp="1064" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1075"><net_src comp="1051" pin="2"/><net_sink comp="1070" pin=1"/></net>

<net id="1076"><net_src comp="1070" pin="2"/><net_sink comp="442" pin=39"/></net>

<net id="1081"><net_src comp="1064" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1082"><net_src comp="1045" pin="2"/><net_sink comp="1077" pin=1"/></net>

<net id="1083"><net_src comp="1077" pin="2"/><net_sink comp="442" pin=40"/></net>

<net id="1088"><net_src comp="999" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1093"><net_src comp="400" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1098"><net_src comp="1089" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1099"><net_src comp="24" pin="0"/><net_sink comp="1094" pin=1"/></net>

<net id="1107"><net_src comp="1100" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1108"><net_src comp="44" pin="0"/><net_sink comp="1103" pin=1"/></net>

<net id="1116"><net_src comp="1109" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1117"><net_src comp="38" pin="0"/><net_sink comp="1112" pin=1"/></net>

<net id="1125"><net_src comp="1118" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1126"><net_src comp="26" pin="0"/><net_sink comp="1121" pin=1"/></net>

<net id="1139"><net_src comp="252" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="442" pin=63"/></net>

<net id="1144"><net_src comp="256" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="442" pin=62"/></net>

<net id="1149"><net_src comp="260" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="442" pin=61"/></net>

<net id="1154"><net_src comp="264" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="1156"><net_src comp="1151" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="1157"><net_src comp="1151" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1161"><net_src comp="268" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="976" pin=1"/></net>

<net id="1163"><net_src comp="1158" pin="1"/><net_sink comp="442" pin=60"/></net>

<net id="1167"><net_src comp="272" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="1169"><net_src comp="1164" pin="1"/><net_sink comp="442" pin=59"/></net>

<net id="1173"><net_src comp="276" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="1175"><net_src comp="1170" pin="1"/><net_sink comp="442" pin=58"/></net>

<net id="1179"><net_src comp="280" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="442" pin=57"/></net>

<net id="1181"><net_src comp="1176" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1185"><net_src comp="284" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="1187"><net_src comp="1182" pin="1"/><net_sink comp="442" pin=55"/></net>

<net id="1191"><net_src comp="288" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="1193"><net_src comp="1188" pin="1"/><net_sink comp="442" pin=54"/></net>

<net id="1197"><net_src comp="292" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="1199"><net_src comp="1194" pin="1"/><net_sink comp="442" pin=53"/></net>

<net id="1203"><net_src comp="296" pin="1"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="442" pin=52"/></net>

<net id="1205"><net_src comp="1200" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1209"><net_src comp="300" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="1211"><net_src comp="1206" pin="1"/><net_sink comp="442" pin=50"/></net>

<net id="1215"><net_src comp="304" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="1217"><net_src comp="1212" pin="1"/><net_sink comp="442" pin=49"/></net>

<net id="1221"><net_src comp="308" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="1223"><net_src comp="1218" pin="1"/><net_sink comp="442" pin=48"/></net>

<net id="1227"><net_src comp="312" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="1229"><net_src comp="1224" pin="1"/><net_sink comp="442" pin=47"/></net>

<net id="1233"><net_src comp="316" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="1235"><net_src comp="1230" pin="1"/><net_sink comp="442" pin=46"/></net>

<net id="1239"><net_src comp="320" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="1241"><net_src comp="1236" pin="1"/><net_sink comp="442" pin=45"/></net>

<net id="1245"><net_src comp="324" pin="1"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="442" pin=44"/></net>

<net id="1247"><net_src comp="1242" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1251"><net_src comp="328" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="442" pin=56"/></net>

<net id="1253"><net_src comp="1248" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1257"><net_src comp="332" pin="1"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="442" pin=51"/></net>

<net id="1259"><net_src comp="1254" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1263"><net_src comp="336" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="442" pin=43"/></net>

<net id="1265"><net_src comp="1260" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1269"><net_src comp="340" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="994" pin=1"/></net>

<net id="1274"><net_src comp="346" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="442" pin=4"/></net>

<net id="1279"><net_src comp="352" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="442" pin=21"/></net>

<net id="1284"><net_src comp="358" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="442" pin=17"/></net>

<net id="1289"><net_src comp="364" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="442" pin=16"/></net>

<net id="1294"><net_src comp="370" pin="2"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="442" pin=27"/></net>

<net id="1299"><net_src comp="376" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="442" pin=28"/></net>

<net id="1304"><net_src comp="382" pin="2"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="442" pin=30"/></net>

<net id="1309"><net_src comp="629" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="442" pin=18"/></net>

<net id="1314"><net_src comp="635" pin="3"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="442" pin=13"/></net>

<net id="1319"><net_src comp="643" pin="2"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="442" pin=9"/></net>

<net id="1324"><net_src comp="649" pin="3"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="442" pin=12"/></net>

<net id="1329"><net_src comp="657" pin="3"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="442" pin=8"/></net>

<net id="1334"><net_src comp="665" pin="3"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="442" pin=11"/></net>

<net id="1339"><net_src comp="673" pin="3"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="442" pin=7"/></net>

<net id="1344"><net_src comp="681" pin="3"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="442" pin=6"/></net>

<net id="1349"><net_src comp="689" pin="3"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="442" pin=5"/></net>

<net id="1354"><net_src comp="721" pin="2"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="442" pin=32"/></net>

<net id="1359"><net_src comp="751" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="442" pin=37"/></net>

<net id="1364"><net_src comp="763" pin="4"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="442" pin=24"/></net>

<net id="1366"><net_src comp="1361" pin="1"/><net_sink comp="442" pin=25"/></net>

<net id="1370"><net_src comp="787" pin="2"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="442" pin=31"/></net>

<net id="1375"><net_src comp="793" pin="2"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="442" pin=35"/></net>

<net id="1380"><net_src comp="799" pin="2"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1385"><net_src comp="805" pin="2"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="442" pin=41"/></net>

<net id="1390"><net_src comp="811" pin="2"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="442" pin=42"/></net>

<net id="1395"><net_src comp="817" pin="2"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="442" pin=22"/></net>

<net id="1400"><net_src comp="823" pin="1"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="442" pin=14"/></net>

<net id="1402"><net_src comp="1397" pin="1"/><net_sink comp="442" pin=19"/></net>

<net id="1406"><net_src comp="899" pin="3"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="442" pin=10"/></net>

<net id="1411"><net_src comp="907" pin="3"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="442" pin=26"/></net>

<net id="1416"><net_src comp="915" pin="2"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="442" pin=23"/></net>

<net id="1421"><net_src comp="986" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="442" pin=20"/></net>

<net id="1429"><net_src comp="1005" pin="2"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="442" pin=29"/></net>

<net id="1434"><net_src comp="1022" pin="2"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="442" pin=34"/></net>

<net id="1439"><net_src comp="1033" pin="2"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="442" pin=33"/></net>

<net id="1444"><net_src comp="1039" pin="2"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="442" pin=36"/></net>

<net id="1449"><net_src comp="1057" pin="2"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="442" pin=38"/></net>

<net id="1454"><net_src comp="1070" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="442" pin=39"/></net>

<net id="1459"><net_src comp="1077" pin="2"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="442" pin=40"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: height | {}
	Port: width | {}
	Port: bckgndId | {}
	Port: ZplateHorContStart | {}
	Port: ZplateHorContDelta | {}
	Port: ZplateVerContStart | {}
	Port: ZplateVerContDelta | {}
	Port: dpDynamicRange | {}
	Port: dpYUVCoef | {}
	Port: motionSpeed | {}
	Port: colorFormat | {}
	Port: bckgndYUV | {2 3 }
	Port: rampStart | {2 }
	Port: rampVal_1 | {2 }
	Port: rampVal | {2 3 }
	Port: hBarSel_2 | {2 3 }
	Port: zonePlateVAddr | {2 3 }
	Port: vBarSel | {2 3 }
	Port: hBarSel | {2 3 }
	Port: hdata | {2 }
	Port: vBarSel_2 | {2 3 }
	Port: hBarSel_3 | {2 3 }
	Port: rampVal_2 | {2 }
	Port: vBarSel_1 | {2 3 }
	Port: hBarSel_1 | {2 3 }
	Port: redYuv | {}
	Port: grnYuv | {}
	Port: bluYuv | {}
	Port: blkYuv | {}
	Port: whiYuv | {}
	Port: tpgBarSelRgb_r | {}
	Port: tpgBarSelYuv_y | {}
	Port: tpgBarSelRgb_g | {}
	Port: tpgBarSelYuv_u | {}
	Port: tpgBarSelYuv_v | {}
	Port: xBar_V | {2 3 }
	Port: s | {}
	Port: tpgBarSelRgb_b | {}
	Port: tpgSinTableArray | {}
	Port: zonePlateVDelta | {2 3 }
	Port: tpgTartanBarArray | {}
	Port: xCount_V | {2 3 }
	Port: yCount_V | {2 3 }
	Port: xCount_V_2 | {2 3 }
	Port: vHatch | {2 3 }
	Port: yCount_V_2 | {2 3 }
	Port: whiYuv_1 | {}
	Port: blkYuv_1 | {}
	Port: tpgSinTableArray_9bit_0 | {}
	Port: tpgSinTableArray_9bit_1 | {}
	Port: tpgSinTableArray_9bit_2 | {}
	Port: tpgSinTableArray_9bit_3 | {}
	Port: tpgSinTableArray_9bit_4 | {}
	Port: tpgCheckerBoardArray | {}
	Port: xCount_V_3 | {2 3 }
	Port: yCount_V_3 | {2 3 }
	Port: rSerie_V | {2 3 }
	Port: gSerie_V | {2 3 }
	Port: bSerie_V | {2 3 }
	Port: DPtpgBarSelRgb_VESA_r | {}
	Port: DPtpgBarSelRgb_VESA_g | {}
	Port: DPtpgBarSelRgb_VESA_b | {}
	Port: DPtpgBarArray | {}
	Port: xCount_V_1 | {2 3 }
	Port: yCount_V_1 | {2 3 }
	Port: DPtpgBarSelRgb_CEA_r | {}
	Port: DPtpgBarSelRgb_CEA_g | {}
	Port: DPtpgBarSelRgb_CEA_b | {}
	Port: DPtpgBarSelYuv_601_y | {}
	Port: DPtpgBarSelYuv_601_v | {}
	Port: DPtpgBarSelYuv_601_u | {}
	Port: DPtpgBarSelYuv_709_y | {}
	Port: DPtpgBarSelYuv_709_v | {}
	Port: DPtpgBarSelYuv_709_u | {}
 - Input state : 
	Port: tpgBackground : height | {1 }
	Port: tpgBackground : width | {1 }
	Port: tpgBackground : bckgndId | {1 }
	Port: tpgBackground : ZplateHorContStart | {1 }
	Port: tpgBackground : ZplateHorContDelta | {1 }
	Port: tpgBackground : ZplateVerContStart | {1 }
	Port: tpgBackground : ZplateVerContDelta | {1 }
	Port: tpgBackground : dpDynamicRange | {1 }
	Port: tpgBackground : dpYUVCoef | {1 }
	Port: tpgBackground : motionSpeed | {2 }
	Port: tpgBackground : colorFormat | {1 }
	Port: tpgBackground : rampStart | {1 }
	Port: tpgBackground : rampVal_1 | {1 }
	Port: tpgBackground : rampVal | {1 }
	Port: tpgBackground : hBarSel_2 | {1 }
	Port: tpgBackground : zonePlateVAddr | {1 }
	Port: tpgBackground : vBarSel | {1 }
	Port: tpgBackground : hBarSel | {1 }
	Port: tpgBackground : hdata | {1 }
	Port: tpgBackground : vBarSel_2 | {1 }
	Port: tpgBackground : hBarSel_3 | {1 }
	Port: tpgBackground : rampVal_2 | {1 }
	Port: tpgBackground : vBarSel_1 | {1 }
	Port: tpgBackground : hBarSel_1 | {1 }
	Port: tpgBackground : redYuv | {2 3 }
	Port: tpgBackground : grnYuv | {2 3 }
	Port: tpgBackground : bluYuv | {2 3 }
	Port: tpgBackground : blkYuv | {2 3 }
	Port: tpgBackground : whiYuv | {2 3 }
	Port: tpgBackground : tpgBarSelRgb_r | {2 3 }
	Port: tpgBackground : tpgBarSelYuv_y | {2 3 }
	Port: tpgBackground : tpgBarSelRgb_g | {2 3 }
	Port: tpgBackground : tpgBarSelYuv_u | {2 3 }
	Port: tpgBackground : tpgBarSelYuv_v | {2 3 }
	Port: tpgBackground : xBar_V | {2 3 }
	Port: tpgBackground : s | {2 3 }
	Port: tpgBackground : tpgBarSelRgb_b | {2 3 }
	Port: tpgBackground : tpgSinTableArray | {2 3 }
	Port: tpgBackground : zonePlateVDelta | {2 3 }
	Port: tpgBackground : tpgTartanBarArray | {2 3 }
	Port: tpgBackground : xCount_V | {2 3 }
	Port: tpgBackground : yCount_V | {2 3 }
	Port: tpgBackground : xCount_V_2 | {2 3 }
	Port: tpgBackground : vHatch | {2 3 }
	Port: tpgBackground : yCount_V_2 | {2 3 }
	Port: tpgBackground : whiYuv_1 | {2 3 }
	Port: tpgBackground : blkYuv_1 | {2 3 }
	Port: tpgBackground : tpgSinTableArray_9bit_0 | {2 3 }
	Port: tpgBackground : tpgSinTableArray_9bit_1 | {2 3 }
	Port: tpgBackground : tpgSinTableArray_9bit_2 | {2 3 }
	Port: tpgBackground : tpgSinTableArray_9bit_3 | {2 3 }
	Port: tpgBackground : tpgSinTableArray_9bit_4 | {2 3 }
	Port: tpgBackground : tpgCheckerBoardArray | {2 3 }
	Port: tpgBackground : xCount_V_3 | {2 3 }
	Port: tpgBackground : yCount_V_3 | {2 3 }
	Port: tpgBackground : rSerie_V | {2 3 }
	Port: tpgBackground : gSerie_V | {2 3 }
	Port: tpgBackground : bSerie_V | {2 3 }
	Port: tpgBackground : DPtpgBarSelRgb_VESA_r | {2 3 }
	Port: tpgBackground : DPtpgBarSelRgb_VESA_g | {2 3 }
	Port: tpgBackground : DPtpgBarSelRgb_VESA_b | {2 3 }
	Port: tpgBackground : DPtpgBarArray | {2 3 }
	Port: tpgBackground : xCount_V_1 | {2 3 }
	Port: tpgBackground : yCount_V_1 | {2 3 }
	Port: tpgBackground : DPtpgBarSelRgb_CEA_r | {2 3 }
	Port: tpgBackground : DPtpgBarSelRgb_CEA_g | {2 3 }
	Port: tpgBackground : DPtpgBarSelRgb_CEA_b | {2 3 }
	Port: tpgBackground : DPtpgBarSelYuv_601_y | {2 3 }
	Port: tpgBackground : DPtpgBarSelYuv_601_v | {2 3 }
	Port: tpgBackground : DPtpgBarSelYuv_601_u | {2 3 }
	Port: tpgBackground : DPtpgBarSelYuv_709_y | {2 3 }
	Port: tpgBackground : DPtpgBarSelYuv_709_v | {2 3 }
	Port: tpgBackground : DPtpgBarSelYuv_709_u | {2 3 }
  - Chain level:
	State 1
		conv2_i_i10_i326 : 1
		not_cmp2_i321 : 1
		conv2_i_i10_i331 : 1
		conv2_i_i_i333_cast_cast : 1
		conv2_i_i10_i349_cast_cast_cast_cast : 1
		conv2_i_i_i351 : 1
		pix_val_V : 1
		pix_val_V_5 : 1
		add2_i : 1
		p_cast : 2
		barWidthMinSamples : 3
		add5_i : 1
		icmp : 1
		add_i : 1
		barWidth : 2
		tmp_2 : 2
		barHeight_cast_cast : 3
		sub_i_i_i : 4
		sub40_i : 1
		add_ln1404 : 1
		zext_ln1212 : 1
		zext_ln1367 : 1
		zext_ln1493 : 1
		zext_ln1610 : 1
		zext_ln1730 : 1
		zext_ln518 : 1
		select_ln214 : 1
		shl_ln : 1
		store_ln518 : 1
		store_ln518 : 2
		store_ln518 : 1
		store_ln518 : 1
		store_ln518 : 2
		store_ln518 : 2
		store_ln518 : 1
		store_ln518 : 1
		store_ln518 : 2
		store_ln518 : 1
		store_ln518 : 2
		store_ln518 : 2
		store_ln518 : 1
	State 2
		trunc_ln518 : 1
		icmp_ln518 : 1
		add_ln518 : 1
		br_ln518 : 2
		cmp12_i : 1
		Sel : 1
		icmp_ln1404 : 1
		zext_ln1404 : 1
		icmp_ln1404_1 : 2
		add_ln1488 : 2
		icmp_ln1592 : 2
		icmp_ln1592_1 : 2
		or_ln1592 : 3
		icmp_ln1592_2 : 2
		or_ln1592_1 : 3
		or_ln1592_2 : 3
		call_ln506 : 3
		store_ln518 : 2
		store_ln705 : 1
		br_ln0 : 1
		store_ln1585 : 1
		br_ln0 : 1
		store_ln1488 : 1
		br_ln0 : 1
		store_ln1028 : 1
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442 |    13   | 104.228 |   2147  |   3257  |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |                    add2_i_fu_705                   |    0    |    0    |    0    |    21   |
|          |              barWidthMinSamples_fu_721             |    0    |    0    |    0    |    17   |
|          |                    add5_i_fu_735                   |    0    |    0    |    0    |    21   |
|          |                    add_i_fu_757                    |    0    |    0    |    0    |    21   |
|    add   |                  sub_i_i_i_fu_787                  |    0    |    0    |    0    |    17   |
|          |                   sub40_i_fu_793                   |    0    |    0    |    0    |    23   |
|          |                  add_ln1404_fu_799                 |    0    |    0    |    0    |    23   |
|          |                  add_ln518_fu_999                  |    0    |    0    |    0    |    23   |
|          |                 add_ln1488_fu_1039                 |    0    |    0    |    0    |    15   |
|          |                  add_ln705_fu_1089                 |    0    |    0    |    0    |    15   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |                  cmp2_i321_fu_629                  |    0    |    0    |    0    |    11   |
|          |                     icmp_fu_751                    |    0    |    0    |    0    |    10   |
|          |                   cmp59_i_fu_805                   |    0    |    0    |    0    |    11   |
|          |                   cmp126_i_fu_811                  |    0    |    0    |    0    |    11   |
|          |                   cmp141_i_fu_817                  |    0    |    0    |    0    |    11   |
|          |                 icmp_ln1217_fu_915                 |    0    |    0    |    0    |    11   |
|   icmp   |                  icmp_ln518_fu_994                 |    0    |    0    |    0    |    13   |
|          |                   cmp12_i_fu_1005                  |    0    |    0    |    0    |    13   |
|          |                 icmp_ln1404_fu_1022                |    0    |    0    |    0    |    13   |
|          |                icmp_ln1404_1_fu_1033               |    0    |    0    |    0    |    13   |
|          |                 icmp_ln1592_fu_1045                |    0    |    0    |    0    |    8    |
|          |                icmp_ln1592_1_fu_1051               |    0    |    0    |    0    |    8    |
|          |                icmp_ln1592_2_fu_1064               |    0    |    0    |    0    |    8    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |               conv2_i_i10_i326_fu_635              |    0    |    0    |    0    |    8    |
|          |               conv2_i_i10_i331_fu_649              |    0    |    0    |    0    |    8    |
|          |           conv2_i_i_i333_cast_cast_fu_657          |    0    |    0    |    0    |    5    |
|  select  |     conv2_i_i10_i349_cast_cast_cast_cast_fu_665    |    0    |    0    |    0    |    3    |
|          |                conv2_i_i_i351_fu_673               |    0    |    0    |    0    |    8    |
|          |                  pix_val_V_fu_681                  |    0    |    0    |    0    |    8    |
|          |                 pix_val_V_5_fu_689                 |    0    |    0    |    0    |    8    |
|          |                 select_ln214_fu_899                |    0    |    0    |    0    |    8    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |                  or_ln1592_fu_1057                 |    0    |    0    |    0    |    2    |
|    or    |                 or_ln1592_1_fu_1070                |    0    |    0    |    0    |    2    |
|          |                 or_ln1592_2_fu_1077                |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|    xor   |                not_cmp2_i321_fu_643                |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |               loopHeight_read_fu_340               |    0    |    0    |    0    |    0    |
|          |                loopWidth_read_fu_346               |    0    |    0    |    0    |    0    |
|          |            colorFormatLocal_read_fu_352            |    0    |    0    |    0    |    0    |
|          |              bckgndId_read_read_fu_358             |    0    |    0    |    0    |    0    |
|          |         ZplateHorContStart_read_read_fu_364        |    0    |    0    |    0    |    0    |
|   read   |         ZplateHorContDelta_read_read_fu_370        |    0    |    0    |    0    |    0    |
|          |         ZplateVerContStart_read_read_fu_376        |    0    |    0    |    0    |    0    |
|          |         ZplateVerContDelta_read_read_fu_382        |    0    |    0    |    0    |    0    |
|          |           dpDynamicRange_read_read_fu_388          |    0    |    0    |    0    |    0    |
|          |             dpYUVCoef_read_read_fu_394             |    0    |    0    |    0    |    0    |
|          |            motionSpeed_read_read_fu_400            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |               loopWidth_cast15_fu_697              |    0    |    0    |    0    |    0    |
|          |              loopHeight_cast16_fu_727              |    0    |    0    |    0    |    0    |
|          |             barHeight_cast_cast_fu_783             |    0    |    0    |    0    |    0    |
|          |                 zext_ln1212_fu_835                 |    0    |    0    |    0    |    0    |
|   zext   |                 zext_ln1367_fu_851                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln1493_fu_859                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln1610_fu_875                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln1730_fu_887                 |    0    |    0    |    0    |    0    |
|          |                  zext_ln518_fu_895                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln1404_fu_1029                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |                    empty_fu_701                    |    0    |    0    |    0    |    0    |
|   trunc  |                   empty_72_fu_731                  |    0    |    0    |    0    |    0    |
|          |                 trunc_ln518_fu_990                 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |                    p_cast_fu_711                   |    0    |    0    |    0    |    0    |
|          |                     tmp_fu_741                     |    0    |    0    |    0    |    0    |
|partselect|                   barWidth_fu_763                  |    0    |    0    |    0    |    0    |
|          |                    tmp_2_fu_773                    |    0    |    0    |    0    |    0    |
|          |                     Sel_fu_1012                    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                    shl_ln_fu_907                   |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                    |    13   | 104.228 |   2147  |   3658  |
|----------|----------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------+--------+
|                                             |   FF   |
+---------------------------------------------+--------+
|       ZplateHorContDelta_read_reg_1291      |   16   |
|       ZplateHorContStart_read_reg_1286      |   16   |
|       ZplateVerContDelta_read_reg_1301      |   16   |
|       ZplateVerContStart_read_reg_1296      |   16   |
|             add_ln1404_reg_1377             |   17   |
|             add_ln1488_reg_1441             |    8   |
|         barWidthMinSamples_reg_1351         |   10   |
|              barWidth_reg_1361              |   11   |
|            bckgndId_read_reg_1281           |    8   |
|              cmp126_i_reg_1387              |    1   |
|               cmp12_i_reg_1426              |    1   |
|              cmp141_i_reg_1392              |    1   |
|              cmp2_i321_reg_1306             |    1   |
|               cmp59_i_reg_1382              |    1   |
|          colorFormatLocal_reg_1276          |    8   |
|          conv2_i_i10_i326_reg_1311          |    8   |
|          conv2_i_i10_i331_reg_1321          |    8   |
|conv2_i_i10_i349_cast_cast_cast_cast_reg_1331|    3   |
|      conv2_i_i_i333_cast_cast_reg_1326      |    5   |
|           conv2_i_i_i351_reg_1336           |    8   |
|           hBarSel_3_loc_0_reg_1182          |    8   |
|           hBarSel_4_loc_0_reg_1224          |    8   |
|           hBarSel_5_loc_0_reg_1158          |    8   |
|            hBarSel_loc_0_reg_1206           |    8   |
|             hdata_flag_0_reg_418            |    1   |
|          hdata_flag_1_loc_reg_1254          |    1   |
|             hdata_loc_0_reg_1194            |   16   |
|             hdata_new_0_reg_1200            |   16   |
|             icmp_ln1217_reg_1413            |    1   |
|            icmp_ln1404_1_reg_1436           |    1   |
|             icmp_ln1404_reg_1431            |    1   |
|                icmp_reg_1356                |    1   |
|             loopHeight_reg_1266             |   16   |
|              loopWidth_reg_1271             |   16   |
|            not_cmp2_i321_reg_1316           |    1   |
|             or_ln1592_1_reg_1451            |    1   |
|             or_ln1592_2_reg_1456            |    1   |
|              or_ln1592_reg_1446             |    1   |
|       p_0_0_0_0_0554_lcssa561_reg_1136      |    8   |
|       p_0_1_0_0_0556_lcssa564_reg_1141      |    8   |
|       p_0_2_0_0_0558_lcssa567_reg_1146      |    8   |
|             pix_val_V_5_reg_1346            |    8   |
|              pix_val_V_reg_1341             |    8   |
|           rampStart_load_reg_1397           |    8   |
|           rampVal_2_flag_0_reg_430          |    1   |
|        rampVal_2_flag_1_loc_reg_1248        |    1   |
|           rampVal_2_loc_0_reg_1170          |   16   |
|           rampVal_2_new_0_reg_1176          |   16   |
|           rampVal_3_flag_0_reg_406          |    1   |
|        rampVal_3_flag_1_loc_reg_1260        |    1   |
|           rampVal_3_loc_0_reg_1236          |   16   |
|           rampVal_3_new_0_reg_1242          |   16   |
|            rampVal_loc_0_reg_1230           |   16   |
|            select_ln214_reg_1403            |    8   |
|               shl_ln_reg_1408               |   16   |
|               sub40_i_reg_1372              |   17   |
|              sub_i_i_i_reg_1367             |   11   |
|           vBarSel_2_loc_0_reg_1188          |    8   |
|           vBarSel_3_loc_0_reg_1164          |    8   |
|            vBarSel_loc_0_reg_1212           |    8   |
|                 y_3_reg_1418                |   16   |
|                  y_reg_1151                 |   16   |
|        zonePlateVAddr_loc_0_reg_1218        |   16   |
+---------------------------------------------+--------+
|                    Total                    |   525  |
+---------------------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------|------|------|------|--------||---------||---------|
|              rampVal_3_flag_0_reg_406              |  p0  |   2  |   1  |    2   ||    9    |
|                hdata_flag_0_reg_418                |  p0  |   2  |   1  |    2   ||    9    |
|              rampVal_2_flag_0_reg_430              |  p0  |   2  |   1  |    2   ||    9    |
| grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442 |  p20 |   2  |  16  |   32   ||    9    |
| grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442 |  p29 |   2  |   1  |    2   ||    9    |
| grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442 |  p33 |   2  |   1  |    2   ||    9    |
| grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442 |  p34 |   2  |   1  |    2   ||    9    |
| grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442 |  p36 |   2  |   8  |   16   ||    9    |
| grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442 |  p38 |   2  |   1  |    2   ||    9    |
| grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442 |  p39 |   2  |   1  |    2   ||    9    |
| grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442 |  p40 |   2  |   1  |    2   ||    9    |
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Total                       |      |      |      |   66   ||  17.391 ||    99   |
|----------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   13   |   104  |  2147  |  3658  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   99   |
|  Register |    -   |    -   |   525  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   13   |   121  |  2672  |  3757  |
+-----------+--------+--------+--------+--------+
