Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Mar 17 17:43:53 2022
| Host         : BlackTeaIrse running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file four_adder_timing_summary_routed.rpt -pb four_adder_timing_summary_routed.pb -rpx four_adder_timing_summary_routed.rpx -warn_on_violation
| Design       : four_adder
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.247ns  (logic 4.333ns (52.538%)  route 3.914ns (47.462%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  A_IBUF[1]_inst/O
                         net (fo=2, routed)           1.551     2.558    A_IBUF[1]
    SLICE_X0Y57          LUT5 (Prop_lut5_I0_O)        0.152     2.710 r  S_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.487     3.197    c1
    SLICE_X0Y57          LUT5 (Prop_lut5_I2_O)        0.321     3.518 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.877     5.395    Cout_OBUF
    V17                  OBUF (Prop_obuf_I_O)         2.853     8.247 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000     8.247    Cout
    V17                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.900ns  (logic 4.139ns (52.394%)  route 3.761ns (47.606%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  A_IBUF[1]_inst/O
                         net (fo=2, routed)           1.551     2.558    A_IBUF[1]
    SLICE_X0Y57          LUT5 (Prop_lut5_I0_O)        0.152     2.710 r  S_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.487     3.197    c1
    SLICE_X0Y57          LUT5 (Prop_lut5_I3_O)        0.326     3.523 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.723     5.246    S_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         2.654     7.900 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.900    S[3]
    T11                                                               r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.856ns  (logic 4.143ns (52.736%)  route 3.713ns (47.264%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  A_IBUF[1]_inst/O
                         net (fo=2, routed)           1.551     2.558    A_IBUF[1]
    SLICE_X0Y57          LUT5 (Prop_lut5_I0_O)        0.152     2.710 r  S_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.451     3.160    c1
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.326     3.486 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.712     5.198    S_OBUF[2]
    U11                  OBUF (Prop_obuf_I_O)         2.658     7.856 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.856    S[2]
    U11                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.298ns  (logic 3.773ns (51.700%)  route 3.525ns (48.300%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           1.715     2.701    A_IBUF[0]
    SLICE_X0Y57          LUT3 (Prop_lut3_I1_O)        0.124     2.825 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.810     4.635    S_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         2.663     7.298 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.298    S[0]
    V12                                                               r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.065ns  (logic 3.802ns (53.824%)  route 3.262ns (46.176%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  A_IBUF[1]_inst/O
                         net (fo=2, routed)           1.551     2.558    A_IBUF[1]
    SLICE_X0Y57          LUT5 (Prop_lut5_I1_O)        0.124     2.682 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.712     4.393    S_OBUF[1]
    U12                  OBUF (Prop_obuf_I_O)         2.671     7.065 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.065    S[1]
    U12                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.207ns  (logic 1.462ns (66.257%)  route 0.745ns (33.743%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    V10                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           0.354     0.591    Cin_IBUF
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.045     0.636 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.391     1.027    S_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         1.180     2.207 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.207    S[0]
    V12                                                               r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.443ns (65.041%)  route 0.776ns (34.959%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  B_IBUF[3]_inst/O
                         net (fo=2, routed)           0.425     0.653    B_IBUF[3]
    SLICE_X0Y57          LUT5 (Prop_lut5_I0_O)        0.045     0.698 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.350     1.048    S_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         1.170     2.218 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.218    S[3]
    T11                                                               r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.447ns (63.270%)  route 0.840ns (36.730%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           0.483     0.698    A_IBUF[0]
    SLICE_X0Y57          LUT5 (Prop_lut5_I2_O)        0.045     0.743 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.099    S_OBUF[1]
    U12                  OBUF (Prop_obuf_I_O)         1.188     2.287 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.287    S[1]
    U12                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.292ns  (logic 1.431ns (62.419%)  route 0.861ns (37.581%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    U14                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  B_IBUF[2]_inst/O
                         net (fo=3, routed)           0.508     0.720    B_IBUF[2]
    SLICE_X0Y57          LUT3 (Prop_lut3_I0_O)        0.045     0.765 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.353     1.118    S_OBUF[2]
    U11                  OBUF (Prop_obuf_I_O)         1.174     2.292 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.292    S[2]
    U11                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.352ns  (logic 1.501ns (63.813%)  route 0.851ns (36.187%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  B_IBUF[3]_inst/O
                         net (fo=2, routed)           0.425     0.653    B_IBUF[3]
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.045     0.698 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.426     1.124    Cout_OBUF
    V17                  OBUF (Prop_obuf_I_O)         1.228     2.352 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.352    Cout
    V17                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------





