INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/thebcwonder/Documents/Verilog/design.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfAdder
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-311] analyzing module fourBitAdder
INFO: [VRFC 10-311] analyzing module sixteenBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/thebcwonder/Documents/Verilog/Calculator/Calculator.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
