

================================================================
== Vitis HLS Report for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5'
================================================================
* Date:           Thu Dec 29 02:38:35 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.326 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      173|      207|  1.730 us|  2.070 us|  173|  207|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- FUNC_MATMUL_LOOP5  |      171|      205|        35|         34|          1|  5 ~ 6|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 34, depth = 35


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 1
  Pipeline-0 : II = 34, D = 35, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.56>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 38 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_0"   --->   Operation 39 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln265_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln265"   --->   Operation 40 'read' 'zext_ln265_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln51_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln51"   --->   Operation 41 'read' 'trunc_ln51_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%this_2_8_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_2_8_reload"   --->   Operation 42 'read' 'this_2_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%this_1_14_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_1_14_reload"   --->   Operation 43 'read' 'this_1_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%this_4_14_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_4_14_reload"   --->   Operation 44 'read' 'this_4_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%this_3_14_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_3_14_reload"   --->   Operation 45 'read' 'this_3_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln265_cast = zext i7 %zext_ln265_read"   --->   Operation 46 'zext' 'zext_ln265_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_0, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_3_14_reload_read, i8192 %this_3_16_out"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 49 [1/1] (0.50ns)   --->   "%store_ln0 = store i8192 %this_4_14_reload_read, i8192 %this_4_16_out"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.50>
ST_1 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_1_14_reload_read, i8192 %this_1_16_out"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 51 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_2_8_reload_read, i8192 %this_2_10_out"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 52 [1/1] (0.46ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body221"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%i_58 = load i3 %i" [HLS_Final_vitis_src/dpu.cpp:265]   --->   Operation 54 'load' 'i_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.56ns)   --->   "%icmp_ln265 = icmp_eq  i3 %i_58, i3 %trunc_ln51_read" [HLS_Final_vitis_src/dpu.cpp:265]   --->   Operation 55 'icmp' 'icmp_ln265' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln265 = br i1 %icmp_ln265, void %for.body221.split, void %for.inc235.loopexit.exitStub" [HLS_Final_vitis_src/dpu.cpp:265]   --->   Operation 56 'br' 'br_ln265' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 57 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 6, i64 0"   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.71ns)   --->   "%i_59 = add i3 %i_58, i3 1" [HLS_Final_vitis_src/dpu.cpp:265]   --->   Operation 59 'add' 'i_59' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln267 = zext i3 %i_58" [HLS_Final_vitis_src/dpu.cpp:267]   --->   Operation 60 'zext' 'zext_ln267' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.85ns)   --->   "%add_ln267 = add i7 %zext_ln267, i7 76" [HLS_Final_vitis_src/dpu.cpp:267]   --->   Operation 61 'add' 'add_ln267' <Predicate = (!icmp_ln265)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln267_1 = zext i7 %add_ln267" [HLS_Final_vitis_src/dpu.cpp:267]   --->   Operation 62 'zext' 'zext_ln267_1' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (1.29ns)   --->   "%call_ret = call i8192 @read_p1, i8192 %this_0, i8 %zext_ln267_1" [HLS_Final_vitis_src/dpu.cpp:267]   --->   Operation 63 'call' 'call_ret' <Predicate = (!icmp_ln265)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 64 [1/1] (0.56ns)   --->   "%icmp_ln269 = icmp_eq  i3 %i_58, i3 0" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 64 'icmp' 'icmp_ln269' <Predicate = (!icmp_ln265)> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln269 = br i1 %icmp_ln269, void %if.else, void %if.then" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 65 'br' 'br_ln269' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 144 'ret' 'ret_ln0' <Predicate = (icmp_ln265)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 66 [1/2] (1.29ns)   --->   "%call_ret = call i8192 @read_p1, i8192 %this_0, i8 %zext_ln267_1" [HLS_Final_vitis_src/dpu.cpp:267]   --->   Operation 66 'call' 'call_ret' <Predicate = (!icmp_ln265)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 67 [2/2] (1.29ns)   --->   "%call_ret16 = call i8192 @read_p2, i8192 %this_0, i8 %zext_ln265_cast" [HLS_Final_vitis_src/dpu.cpp:268]   --->   Operation 67 'call' 'call_ret16' <Predicate = (!icmp_ln265)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 68 [1/2] (1.29ns)   --->   "%call_ret16 = call i8192 @read_p2, i8192 %this_0, i8 %zext_ln265_cast" [HLS_Final_vitis_src/dpu.cpp:268]   --->   Operation 68 'call' 'call_ret16' <Predicate = (!icmp_ln265)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 6.13>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln265 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [HLS_Final_vitis_src/dpu.cpp:265]   --->   Operation 69 'specloopname' 'specloopname_ln265' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%this_4_16_out_load = load i8192 %this_4_16_out" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 70 'load' 'this_4_16_out_load' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_6 : Operation 71 [29/29] (6.13ns)   --->   "%call_ret18 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 0" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 71 'call' 'call_ret18' <Predicate = (!icmp_ln265 & !icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 72 [29/29] (6.13ns)   --->   "%call_ret17 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 5" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 72 'call' 'call_ret17' <Predicate = (!icmp_ln265 & icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 73 [1/1] (0.46ns)   --->   "%store_ln265 = store i8192 %call_ret, i8192 %this_1_16_out" [HLS_Final_vitis_src/dpu.cpp:265]   --->   Operation 73 'store' 'store_ln265' <Predicate = (!icmp_ln265)> <Delay = 0.46>
ST_6 : Operation 74 [1/1] (0.46ns)   --->   "%store_ln265 = store i8192 %call_ret16, i8192 %this_2_10_out" [HLS_Final_vitis_src/dpu.cpp:265]   --->   Operation 74 'store' 'store_ln265' <Predicate = (!icmp_ln265)> <Delay = 0.46>
ST_6 : Operation 75 [1/1] (0.46ns)   --->   "%store_ln265 = store i3 %i_59, i3 %i" [HLS_Final_vitis_src/dpu.cpp:265]   --->   Operation 75 'store' 'store_ln265' <Predicate = (!icmp_ln265)> <Delay = 0.46>

State 7 <SV = 6> <Delay = 6.13>
ST_7 : Operation 76 [28/29] (6.13ns)   --->   "%call_ret18 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 0" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 76 'call' 'call_ret18' <Predicate = (!icmp_ln265 & !icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 77 [28/29] (6.13ns)   --->   "%call_ret17 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 5" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 77 'call' 'call_ret17' <Predicate = (!icmp_ln265 & icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 6.13>
ST_8 : Operation 78 [27/29] (6.13ns)   --->   "%call_ret18 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 0" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 78 'call' 'call_ret18' <Predicate = (!icmp_ln265 & !icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 79 [27/29] (6.13ns)   --->   "%call_ret17 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 5" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 79 'call' 'call_ret17' <Predicate = (!icmp_ln265 & icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 6.13>
ST_9 : Operation 80 [26/29] (6.13ns)   --->   "%call_ret18 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 0" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 80 'call' 'call_ret18' <Predicate = (!icmp_ln265 & !icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 81 [26/29] (6.13ns)   --->   "%call_ret17 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 5" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 81 'call' 'call_ret17' <Predicate = (!icmp_ln265 & icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 6.13>
ST_10 : Operation 82 [25/29] (6.13ns)   --->   "%call_ret18 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 0" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 82 'call' 'call_ret18' <Predicate = (!icmp_ln265 & !icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 83 [25/29] (6.13ns)   --->   "%call_ret17 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 5" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 83 'call' 'call_ret17' <Predicate = (!icmp_ln265 & icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 6.13>
ST_11 : Operation 84 [24/29] (6.13ns)   --->   "%call_ret18 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 0" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 84 'call' 'call_ret18' <Predicate = (!icmp_ln265 & !icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 85 [24/29] (6.13ns)   --->   "%call_ret17 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 5" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 85 'call' 'call_ret17' <Predicate = (!icmp_ln265 & icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 6.13>
ST_12 : Operation 86 [23/29] (6.13ns)   --->   "%call_ret18 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 0" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 86 'call' 'call_ret18' <Predicate = (!icmp_ln265 & !icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 87 [23/29] (6.13ns)   --->   "%call_ret17 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 5" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 87 'call' 'call_ret17' <Predicate = (!icmp_ln265 & icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 6.13>
ST_13 : Operation 88 [22/29] (6.13ns)   --->   "%call_ret18 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 0" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 88 'call' 'call_ret18' <Predicate = (!icmp_ln265 & !icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 89 [22/29] (6.13ns)   --->   "%call_ret17 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 5" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 89 'call' 'call_ret17' <Predicate = (!icmp_ln265 & icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 6.13>
ST_14 : Operation 90 [21/29] (6.13ns)   --->   "%call_ret18 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 0" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 90 'call' 'call_ret18' <Predicate = (!icmp_ln265 & !icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 91 [21/29] (6.13ns)   --->   "%call_ret17 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 5" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 91 'call' 'call_ret17' <Predicate = (!icmp_ln265 & icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 6.13>
ST_15 : Operation 92 [20/29] (6.13ns)   --->   "%call_ret18 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 0" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 92 'call' 'call_ret18' <Predicate = (!icmp_ln265 & !icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 93 [20/29] (6.13ns)   --->   "%call_ret17 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 5" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 93 'call' 'call_ret17' <Predicate = (!icmp_ln265 & icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 6.13>
ST_16 : Operation 94 [19/29] (6.13ns)   --->   "%call_ret18 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 0" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 94 'call' 'call_ret18' <Predicate = (!icmp_ln265 & !icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 95 [19/29] (6.13ns)   --->   "%call_ret17 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 5" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 95 'call' 'call_ret17' <Predicate = (!icmp_ln265 & icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 6.13>
ST_17 : Operation 96 [18/29] (6.13ns)   --->   "%call_ret18 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 0" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 96 'call' 'call_ret18' <Predicate = (!icmp_ln265 & !icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 97 [18/29] (6.13ns)   --->   "%call_ret17 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 5" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 97 'call' 'call_ret17' <Predicate = (!icmp_ln265 & icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 6.13>
ST_18 : Operation 98 [17/29] (6.13ns)   --->   "%call_ret18 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 0" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 98 'call' 'call_ret18' <Predicate = (!icmp_ln265 & !icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 99 [17/29] (6.13ns)   --->   "%call_ret17 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 5" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 99 'call' 'call_ret17' <Predicate = (!icmp_ln265 & icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 6.13>
ST_19 : Operation 100 [16/29] (6.13ns)   --->   "%call_ret18 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 0" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 100 'call' 'call_ret18' <Predicate = (!icmp_ln265 & !icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 101 [16/29] (6.13ns)   --->   "%call_ret17 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 5" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 101 'call' 'call_ret17' <Predicate = (!icmp_ln265 & icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 6.13>
ST_20 : Operation 102 [15/29] (6.13ns)   --->   "%call_ret18 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 0" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 102 'call' 'call_ret18' <Predicate = (!icmp_ln265 & !icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 103 [15/29] (6.13ns)   --->   "%call_ret17 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 5" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 103 'call' 'call_ret17' <Predicate = (!icmp_ln265 & icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 6.13>
ST_21 : Operation 104 [14/29] (6.13ns)   --->   "%call_ret18 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 0" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 104 'call' 'call_ret18' <Predicate = (!icmp_ln265 & !icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 105 [14/29] (6.13ns)   --->   "%call_ret17 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 5" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 105 'call' 'call_ret17' <Predicate = (!icmp_ln265 & icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 6.13>
ST_22 : Operation 106 [13/29] (6.13ns)   --->   "%call_ret18 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 0" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 106 'call' 'call_ret18' <Predicate = (!icmp_ln265 & !icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 107 [13/29] (6.13ns)   --->   "%call_ret17 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 5" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 107 'call' 'call_ret17' <Predicate = (!icmp_ln265 & icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 6.13>
ST_23 : Operation 108 [12/29] (6.13ns)   --->   "%call_ret18 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 0" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 108 'call' 'call_ret18' <Predicate = (!icmp_ln265 & !icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 109 [12/29] (6.13ns)   --->   "%call_ret17 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 5" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 109 'call' 'call_ret17' <Predicate = (!icmp_ln265 & icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 6.13>
ST_24 : Operation 110 [11/29] (6.13ns)   --->   "%call_ret18 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 0" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 110 'call' 'call_ret18' <Predicate = (!icmp_ln265 & !icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 111 [11/29] (6.13ns)   --->   "%call_ret17 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 5" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 111 'call' 'call_ret17' <Predicate = (!icmp_ln265 & icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 6.13>
ST_25 : Operation 112 [10/29] (6.13ns)   --->   "%call_ret18 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 0" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 112 'call' 'call_ret18' <Predicate = (!icmp_ln265 & !icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 113 [10/29] (6.13ns)   --->   "%call_ret17 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 5" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 113 'call' 'call_ret17' <Predicate = (!icmp_ln265 & icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 6.13>
ST_26 : Operation 114 [9/29] (6.13ns)   --->   "%call_ret18 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 0" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 114 'call' 'call_ret18' <Predicate = (!icmp_ln265 & !icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 115 [9/29] (6.13ns)   --->   "%call_ret17 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 5" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 115 'call' 'call_ret17' <Predicate = (!icmp_ln265 & icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 6.13>
ST_27 : Operation 116 [8/29] (6.13ns)   --->   "%call_ret18 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 0" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 116 'call' 'call_ret18' <Predicate = (!icmp_ln265 & !icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 117 [8/29] (6.13ns)   --->   "%call_ret17 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 5" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 117 'call' 'call_ret17' <Predicate = (!icmp_ln265 & icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 6.13>
ST_28 : Operation 118 [7/29] (6.13ns)   --->   "%call_ret18 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 0" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 118 'call' 'call_ret18' <Predicate = (!icmp_ln265 & !icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 119 [7/29] (6.13ns)   --->   "%call_ret17 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 5" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 119 'call' 'call_ret17' <Predicate = (!icmp_ln265 & icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 6.13>
ST_29 : Operation 120 [6/29] (6.13ns)   --->   "%call_ret18 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 0" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 120 'call' 'call_ret18' <Predicate = (!icmp_ln265 & !icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 121 [6/29] (6.13ns)   --->   "%call_ret17 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 5" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 121 'call' 'call_ret17' <Predicate = (!icmp_ln265 & icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 6.13>
ST_30 : Operation 122 [5/29] (6.13ns)   --->   "%call_ret18 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 0" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 122 'call' 'call_ret18' <Predicate = (!icmp_ln265 & !icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 123 [5/29] (6.13ns)   --->   "%call_ret17 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 5" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 123 'call' 'call_ret17' <Predicate = (!icmp_ln265 & icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 6.13>
ST_31 : Operation 124 [4/29] (6.13ns)   --->   "%call_ret18 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 0" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 124 'call' 'call_ret18' <Predicate = (!icmp_ln265 & !icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 125 [4/29] (6.13ns)   --->   "%call_ret17 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 5" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 125 'call' 'call_ret17' <Predicate = (!icmp_ln265 & icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 6.13>
ST_32 : Operation 126 [3/29] (6.13ns)   --->   "%call_ret18 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 0" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 126 'call' 'call_ret18' <Predicate = (!icmp_ln265 & !icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 127 [3/29] (6.13ns)   --->   "%call_ret17 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 5" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 127 'call' 'call_ret17' <Predicate = (!icmp_ln265 & icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 6.13>
ST_33 : Operation 128 [2/29] (6.13ns)   --->   "%call_ret18 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 0" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 128 'call' 'call_ret18' <Predicate = (!icmp_ln265 & !icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 129 [2/29] (6.13ns)   --->   "%call_ret17 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 5" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 129 'call' 'call_ret17' <Predicate = (!icmp_ln265 & icmp_ln269)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 6.32>
ST_34 : Operation 130 [1/29] (5.82ns)   --->   "%call_ret18 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 0" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 130 'call' 'call_ret18' <Predicate = (!icmp_ln265 & !icmp_ln269)> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 131 [1/1] (0.00ns)   --->   "%this_3_ret1 = extractvalue i16384 %call_ret18" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 131 'extractvalue' 'this_3_ret1' <Predicate = (!icmp_ln265 & !icmp_ln269)> <Delay = 0.00>
ST_34 : Operation 132 [1/1] (0.00ns)   --->   "%this_4_ret1 = extractvalue i16384 %call_ret18" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 132 'extractvalue' 'this_4_ret1' <Predicate = (!icmp_ln265 & !icmp_ln269)> <Delay = 0.00>
ST_34 : Operation 133 [1/1] (0.50ns)   --->   "%store_ln270 = store i8192 %this_4_ret1, i8192 %this_4_16_out" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 133 'store' 'store_ln270' <Predicate = (!icmp_ln265 & !icmp_ln269)> <Delay = 0.50>
ST_34 : Operation 134 [1/1] (0.46ns)   --->   "%br_ln0 = br void %for.inc232"   --->   Operation 134 'br' 'br_ln0' <Predicate = (!icmp_ln265 & !icmp_ln269)> <Delay = 0.46>
ST_34 : Operation 135 [1/29] (5.82ns)   --->   "%call_ret17 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16, i8192 %this_4_16_out_load, i8 5" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 135 'call' 'call_ret17' <Predicate = (!icmp_ln265 & icmp_ln269)> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 136 [1/1] (0.00ns)   --->   "%this_3_ret = extractvalue i16384 %call_ret17" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 136 'extractvalue' 'this_3_ret' <Predicate = (!icmp_ln265 & icmp_ln269)> <Delay = 0.00>
ST_34 : Operation 137 [1/1] (0.00ns)   --->   "%this_4_ret = extractvalue i16384 %call_ret17" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 137 'extractvalue' 'this_4_ret' <Predicate = (!icmp_ln265 & icmp_ln269)> <Delay = 0.00>
ST_34 : Operation 138 [1/1] (0.50ns)   --->   "%store_ln269 = store i8192 %this_4_ret, i8192 %this_4_16_out" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 138 'store' 'store_ln269' <Predicate = (!icmp_ln265 & icmp_ln269)> <Delay = 0.50>
ST_34 : Operation 139 [1/1] (0.46ns)   --->   "%br_ln269 = br void %for.inc232" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 139 'br' 'br_ln269' <Predicate = (!icmp_ln265 & icmp_ln269)> <Delay = 0.46>

State 35 <SV = 34> <Delay = 1.29>
ST_35 : Operation 140 [1/1] (0.00ns)   --->   "%this_3_17 = phi i8192 %this_3_ret, void %if.then, i8192 %this_3_ret1, void %if.else" [HLS_Final_vitis_src/dpu.cpp:269]   --->   Operation 140 'phi' 'this_3_17' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 141 [1/1] (1.29ns)   --->   "%call_ln271 = call void @write_p3, i8192 %this_0, i8192 %this_3_17, i8 %zext_ln265_cast" [HLS_Final_vitis_src/dpu.cpp:271]   --->   Operation 141 'call' 'call_ln271' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 142 [1/1] (0.46ns)   --->   "%store_ln265 = store i8192 %this_3_17, i8192 %this_3_16_out" [HLS_Final_vitis_src/dpu.cpp:265]   --->   Operation 142 'store' 'store_ln265' <Predicate = true> <Delay = 0.46>
ST_35 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln265 = br void %for.body221" [HLS_Final_vitis_src/dpu.cpp:265]   --->   Operation 143 'br' 'br_ln265' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.561ns
The critical path consists of the following:
	'alloca' operation ('i') [12]  (0 ns)
	'load' operation ('i', HLS_Final_vitis_src/dpu.cpp:265) on local variable 'i' [29]  (0 ns)
	'icmp' operation ('icmp_ln265', HLS_Final_vitis_src/dpu.cpp:265) [31]  (0.561 ns)

 <State 2>: 2.15ns
The critical path consists of the following:
	'add' operation ('add_ln267', HLS_Final_vitis_src/dpu.cpp:267) [38]  (0.856 ns)
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:267) to 'read_p1' [40]  (1.3 ns)

 <State 3>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:267) to 'read_p1' [40]  (1.3 ns)

 <State 4>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret16', HLS_Final_vitis_src/dpu.cpp:268) to 'read_p2' [41]  (1.3 ns)

 <State 5>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret16', HLS_Final_vitis_src/dpu.cpp:268) to 'read_p2' [41]  (1.3 ns)

 <State 6>: 6.13ns
The critical path consists of the following:
	'load' operation ('this_4_16_out_load', HLS_Final_vitis_src/dpu.cpp:269) on local variable 'this_4_16_out' [43]  (0 ns)
	'call' operation ('call_ret17', HLS_Final_vitis_src/dpu.cpp:269) to 'dpu_unit' [52]  (6.13 ns)

 <State 7>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret17', HLS_Final_vitis_src/dpu.cpp:269) to 'dpu_unit' [52]  (6.13 ns)

 <State 8>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret17', HLS_Final_vitis_src/dpu.cpp:269) to 'dpu_unit' [52]  (6.13 ns)

 <State 9>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret17', HLS_Final_vitis_src/dpu.cpp:269) to 'dpu_unit' [52]  (6.13 ns)

 <State 10>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret18', HLS_Final_vitis_src/dpu.cpp:270) to 'dpu_unit' [46]  (6.13 ns)

 <State 11>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret18', HLS_Final_vitis_src/dpu.cpp:270) to 'dpu_unit' [46]  (6.13 ns)

 <State 12>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret17', HLS_Final_vitis_src/dpu.cpp:269) to 'dpu_unit' [52]  (6.13 ns)

 <State 13>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret18', HLS_Final_vitis_src/dpu.cpp:270) to 'dpu_unit' [46]  (6.13 ns)

 <State 14>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret17', HLS_Final_vitis_src/dpu.cpp:269) to 'dpu_unit' [52]  (6.13 ns)

 <State 15>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret17', HLS_Final_vitis_src/dpu.cpp:269) to 'dpu_unit' [52]  (6.13 ns)

 <State 16>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret18', HLS_Final_vitis_src/dpu.cpp:270) to 'dpu_unit' [46]  (6.13 ns)

 <State 17>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret17', HLS_Final_vitis_src/dpu.cpp:269) to 'dpu_unit' [52]  (6.13 ns)

 <State 18>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret17', HLS_Final_vitis_src/dpu.cpp:269) to 'dpu_unit' [52]  (6.13 ns)

 <State 19>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret17', HLS_Final_vitis_src/dpu.cpp:269) to 'dpu_unit' [52]  (6.13 ns)

 <State 20>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret17', HLS_Final_vitis_src/dpu.cpp:269) to 'dpu_unit' [52]  (6.13 ns)

 <State 21>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret17', HLS_Final_vitis_src/dpu.cpp:269) to 'dpu_unit' [52]  (6.13 ns)

 <State 22>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret18', HLS_Final_vitis_src/dpu.cpp:270) to 'dpu_unit' [46]  (6.13 ns)

 <State 23>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret18', HLS_Final_vitis_src/dpu.cpp:270) to 'dpu_unit' [46]  (6.13 ns)

 <State 24>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret18', HLS_Final_vitis_src/dpu.cpp:270) to 'dpu_unit' [46]  (6.13 ns)

 <State 25>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret17', HLS_Final_vitis_src/dpu.cpp:269) to 'dpu_unit' [52]  (6.13 ns)

 <State 26>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret17', HLS_Final_vitis_src/dpu.cpp:269) to 'dpu_unit' [52]  (6.13 ns)

 <State 27>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret18', HLS_Final_vitis_src/dpu.cpp:270) to 'dpu_unit' [46]  (6.13 ns)

 <State 28>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret18', HLS_Final_vitis_src/dpu.cpp:270) to 'dpu_unit' [46]  (6.13 ns)

 <State 29>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret17', HLS_Final_vitis_src/dpu.cpp:269) to 'dpu_unit' [52]  (6.13 ns)

 <State 30>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret18', HLS_Final_vitis_src/dpu.cpp:270) to 'dpu_unit' [46]  (6.13 ns)

 <State 31>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret18', HLS_Final_vitis_src/dpu.cpp:270) to 'dpu_unit' [46]  (6.13 ns)

 <State 32>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret17', HLS_Final_vitis_src/dpu.cpp:269) to 'dpu_unit' [52]  (6.13 ns)

 <State 33>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret17', HLS_Final_vitis_src/dpu.cpp:269) to 'dpu_unit' [52]  (6.13 ns)

 <State 34>: 6.33ns
The critical path consists of the following:
	'call' operation ('call_ret17', HLS_Final_vitis_src/dpu.cpp:269) to 'dpu_unit' [52]  (5.82 ns)
	'store' operation ('store_ln269', HLS_Final_vitis_src/dpu.cpp:269) of variable 'this_4_ret', HLS_Final_vitis_src/dpu.cpp:269 on local variable 'this_4_16_out' [55]  (0.502 ns)

 <State 35>: 1.3ns
The critical path consists of the following:
	'phi' operation ('this_3_17', HLS_Final_vitis_src/dpu.cpp:269) with incoming values : ('this_3_ret1', HLS_Final_vitis_src/dpu.cpp:270) ('this_3_ret', HLS_Final_vitis_src/dpu.cpp:269) [58]  (0 ns)
	'call' operation ('call_ln271', HLS_Final_vitis_src/dpu.cpp:271) to 'write_p3' [59]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
