$date
	Tue Jan 28 13:05:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sequence_detector_tb $end
$var wire 1 ! seq_detected $end
$var reg 1 " clk $end
$var reg 1 # in_bit $end
$var reg 1 $ reset $end
$scope module detector $end
$var wire 1 " clk $end
$var wire 1 # in_bit $end
$var wire 1 $ reset $end
$var reg 3 % current_state [2:0] $end
$var reg 3 & next_state [2:0] $end
$var reg 1 ! seq_detected $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
1$
0#
0"
0!
$end
#5000
1"
#10000
b1 &
0"
0$
#15000
b1 %
1"
#20000
b10 &
0"
1#
#25000
b11 &
b10 %
1"
#30000
0"
#35000
b0 &
b11 %
1"
#40000
b100 &
0"
0#
#45000
b1 &
b100 %
1"
#50000
b101 &
0"
1#
#55000
b110 &
b101 %
1"
#60000
0"
#65000
b0 &
b110 %
1"
#70000
b111 &
0"
0#
#75000
1!
b1 &
b111 %
1"
#80000
b101 &
0"
1#
#85000
0!
b110 &
b101 %
1"
#90000
b1 &
0"
0#
#95000
b1 %
1"
#100000
0"
