-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II 64-Bit Version 13.0 (Build Build 156 04/24/2013)
-- Created on Mon Nov 20 13:27:44 2017

COMPONENT g08_pulseEnabler
	PORT
	(
		CLK		:	 IN STD_LOGIC;
		BUTTON		:	 IN STD_LOGIC;
		MODE		:	 IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		ADDR		:	 IN STD_LOGIC_VECTOR(5 DOWNTO 0);
		RESET		:	 IN STD_LOGIC;
		NUMMODE		:	 IN STD_LOGIC;
		SEG_1		:	 OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
		SEG_2		:	 OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
		ADDR_L5		:	 OUT STD_LOGIC;
		ADDR_L4		:	 OUT STD_LOGIC;
		ADDR_L3		:	 OUT STD_LOGIC;
		ADDR_L2		:	 OUT STD_LOGIC;
		ADDR_L1		:	 OUT STD_LOGIC;
		ADDR_L0		:	 OUT STD_LOGIC;
		MODE_L1		:	 OUT STD_LOGIC;
		MODE_L0		:	 OUT STD_LOGIC;
		NUMS		:	 OUT STD_LOGIC_VECTOR(5 DOWNTO 0);
		NUMMODE_L		:	 OUT STD_LOGIC;
		EMPTY		:	 OUT STD_LOGIC;
		FULL		:	 OUT STD_LOGIC;
		VALUE		:	 OUT STD_LOGIC_VECTOR(5 DOWNTO 0)
	);
END COMPONENT;