==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 3.1 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.1ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.2 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.2ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] Analyzing design file '/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:266:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.73 seconds. CPU system time: 1.07 seconds. Elapsed time: 12.3 seconds; current allocated memory: 206.582 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:382:9)
INFO: [HLS 214-210] Disaggregating variable 'arpTable'
INFO: [HLS 214-178] Inlining function 'arpTableReply::arpTableReply(arpTableEntry)' into 'genARPDiscovery(hls::stream<ap_uint<32>, 0>&, hls::stream<arpTableEntry, 0>&, hls::stream<arpTableReply, 0>&, hls::stream<ap_uint<32>, 0>&, ap_uint<1>&, ap_uint<32>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'arpTableEntry::arpTableEntry(ap_uint<48>, ap_uint<32>, ap_uint<1>)' into 'arp_pkg_receiver(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<arpReplyMeta, 0>&, hls::stream<arpTableEntry, 0>&, ap_uint<32>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'arpTableEntry::get_id()' into 'arp_table(hls::stream<arpTableEntry, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<arpTableEntry, 0>&, hls::stream<ap_uint<32>, 0>&, arpTableEntry*, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:212:0)
INFO: [HLS 214-241] Aggregating scalar variable 'networkMask' with compact=bit mode in 32-bits (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:365:0)
INFO: [HLS 214-241] Aggregating scalar variable 'gatewayIP' with compact=bit mode in 32-bits (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:365:0)
INFO: [HLS 214-241] Aggregating scalar variable 'myIpAddress' with compact=bit mode in 32-bits (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:365:0)
INFO: [HLS 214-241] Aggregating scalar variable 'myMacAddress' with compact=bit mode in 48-bits (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:365:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint<32>s' into 'genARPDiscovery(hls::stream<ap_uint<32>, 0>&, hls::stream<arpTableEntry, 0>&, hls::stream<arpTableReply, 0>&, hls::stream<ap_uint<32>, 0>&, ap_uint<1>&, ap_uint<32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.arpTableReplys' into 'genARPDiscovery(hls::stream<ap_uint<32>, 0>&, hls::stream<arpTableEntry, 0>&, hls::stream<arpTableReply, 0>&, hls::stream<ap_uint<32>, 0>&, ap_uint<1>&, ap_uint<32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<512>s.i512' into 'arp_pkg_receiver(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<arpReplyMeta, 0>&, hls::stream<arpTableEntry, 0>&, ap_uint<32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.arpTableEntrys' into 'arp_pkg_receiver(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<arpReplyMeta, 0>&, hls::stream<arpTableEntry, 0>&, ap_uint<32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.arpReplyMetas' into 'arp_pkg_receiver(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<arpReplyMeta, 0>&, hls::stream<arpTableEntry, 0>&, ap_uint<32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'arp_pkg_receiver(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<arpReplyMeta, 0>&, hls::stream<arpTableEntry, 0>&, ap_uint<32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<64>s.i64' into 'arp_pkg_receiver(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<arpReplyMeta, 0>&, hls::stream<arpTableEntry, 0>&, ap_uint<32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uint<512>s' into 'arp_pkg_sender(hls::stream<arpReplyMeta, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, ap_uint<48>&, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'arp_pkg_sender(hls::stream<arpReplyMeta, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, ap_uint<48>&, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint<64>s' into 'arp_pkg_sender(hls::stream<arpReplyMeta, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, ap_uint<48>&, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.arpTableEntrys' into 'arp_table(hls::stream<arpTableEntry, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<arpTableEntry, 0>&, hls::stream<ap_uint<32>, 0>&, arpTableEntry*, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.99 seconds. CPU system time: 0.6 seconds. Elapsed time: 7.72 seconds; current allocated memory: 207.789 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.789 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 219.797 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 236.484 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'arp_server' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:386:1), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'genARPDiscovery'
	 'arp_pkg_receiver'
	 'arp_pkg_sender'
	 'arp_table'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 273.754 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'arpTable_macAddress'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'arpTable_ipAddress'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'arpTable_valid'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'arpTable_macAddress'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'arpTable_ipAddress'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'arpTable_valid'.
WARNING: [HLS 200-657] Generating channel macIpEncode_rsp_i that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel arpRequestFifo that flows backwards in the dataflow region.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for arp_server due to entry_proc with non-FIFO I/O
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for arp_server due to genARPDiscovery with non-FIFO I/O
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for arp_server due to arp_pkg_receiver with non-FIFO I/O
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for arp_server due to arp_table with non-FIFO I/O
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 320.277 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'arp_server' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 320.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 320.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'genARPDiscovery' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'genARPDiscovery'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'genARPDiscovery'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 322.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 322.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arp_pkg_receiver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'arp_pkg_receiver'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'arp_pkg_receiver'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 322.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 322.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arp_pkg_sender' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'arp_pkg_sender'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'arp_pkg_sender'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 323.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 323.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arp_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'arp_table'.
WARNING: [HLS 200-885] The II Violation in module 'arp_table' (function 'arp_table'): Unable to schedule 'store' operation ('arpTable_macAddress_addr_write_ln226', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:226) of variable 'currEntry.macAddress.V', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144 on array 'arpTable_macAddress' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'arpTable_macAddress'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5, function 'arp_table'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 323.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 323.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arp_server' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 323.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 323.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 324.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'genARPDiscovery' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'gia_fsm_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ip_lsb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'time_counter' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'arp_scan_1d_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'genARPDiscovery' pipeline 'genARPDiscovery' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'genARPDiscovery'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 325.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arp_pkg_receiver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'wordCount_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'arp_pkg_receiver' pipeline 'arp_pkg_receiver' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'arp_pkg_receiver'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 326.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arp_pkg_sender' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'aps_fsmState' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'replyMeta_srcMac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'replyMeta_ethType_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'replyMeta_hwType_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'replyMeta_protoType_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'replyMeta_hwLen_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'replyMeta_protoLen_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'replyMeta_hwAddrSrc_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'replyMeta_protoAddrSrc_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inputIP_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'arp_pkg_sender' pipeline 'arp_pkg_sender' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'arp_pkg_sender'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 328.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arp_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'arp_table' pipeline 'arp_table' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'arp_table'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 330.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arp_server' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arpDataIn_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arpDataIn_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arpDataIn_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arpDataIn_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/macIpEncode_req' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arpDataOut_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arpDataOut_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arpDataOut_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arpDataOut_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/macIpEncode_rsp' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arpTable_macAddress' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arpTable_ipAddress' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arpTable_valid' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arp_scan' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/myMacAddress' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/myIpAddress' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/gatewayIP' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/networkMask' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'arp_server' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'arp_scan', 'arpTable_valid', 'arpTable_ipAddress', 'arpTable_macAddress' and 'ap_local_deadlock' to AXI-Lite port s_axilite.
INFO: [RTGEN 206-100] Finished creating RTL model for 'arp_server'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 332.020 MB.
INFO: [RTMG 210-285] Implementing FIFO 'myMacAddress_c_U(arp_server_fifo_w48_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gatewayIP_c_U(arp_server_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gatewayIP_c12_U(arp_server_fifo_w32_d3_S)' using Shift Registers.
