#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x22685a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x22ae4e0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x22668d0 .functor NOT 1, L_0x22e3610, C4<0>, C4<0>, C4<0>;
L_0x22e3320 .functor XOR 8, L_0x22e30c0, L_0x22e3280, C4<00000000>, C4<00000000>;
L_0x22e3500 .functor XOR 8, L_0x22e3320, L_0x22e3430, C4<00000000>, C4<00000000>;
v0x22e0ca0_0 .net *"_ivl_10", 7 0, L_0x22e3430;  1 drivers
v0x22e0da0_0 .net *"_ivl_12", 7 0, L_0x22e3500;  1 drivers
v0x22e0e80_0 .net *"_ivl_2", 7 0, L_0x22e3020;  1 drivers
v0x22e0f40_0 .net *"_ivl_4", 7 0, L_0x22e30c0;  1 drivers
v0x22e1020_0 .net *"_ivl_6", 7 0, L_0x22e3280;  1 drivers
v0x22e1150_0 .net *"_ivl_8", 7 0, L_0x22e3320;  1 drivers
v0x22e1230_0 .net "areset", 0 0, L_0x2266ce0;  1 drivers
v0x22e12d0_0 .var "clk", 0 0;
v0x22e1370_0 .net "predict_history_dut", 6 0, v0x22dfec0_0;  1 drivers
v0x22e14c0_0 .net "predict_history_ref", 6 0, L_0x22e2e90;  1 drivers
v0x22e1560_0 .net "predict_pc", 6 0, L_0x22e2120;  1 drivers
v0x22e1600_0 .net "predict_taken_dut", 0 0, v0x22e0190_0;  1 drivers
v0x22e16a0_0 .net "predict_taken_ref", 0 0, L_0x22e2cd0;  1 drivers
v0x22e1740_0 .net "predict_valid", 0 0, v0x22dd170_0;  1 drivers
v0x22e17e0_0 .var/2u "stats1", 223 0;
v0x22e1880_0 .var/2u "strobe", 0 0;
v0x22e1940_0 .net "tb_match", 0 0, L_0x22e3610;  1 drivers
v0x22e1af0_0 .net "tb_mismatch", 0 0, L_0x22668d0;  1 drivers
v0x22e1b90_0 .net "train_history", 6 0, L_0x22e26d0;  1 drivers
v0x22e1c50_0 .net "train_mispredicted", 0 0, L_0x22e2570;  1 drivers
v0x22e1cf0_0 .net "train_pc", 6 0, L_0x22e2860;  1 drivers
v0x22e1db0_0 .net "train_taken", 0 0, L_0x22e2350;  1 drivers
v0x22e1e50_0 .net "train_valid", 0 0, v0x22ddaf0_0;  1 drivers
v0x22e1ef0_0 .net "wavedrom_enable", 0 0, v0x22ddbc0_0;  1 drivers
v0x22e1f90_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x22ddc60_0;  1 drivers
v0x22e2030_0 .net "wavedrom_title", 511 0, v0x22ddd40_0;  1 drivers
L_0x22e3020 .concat [ 7 1 0 0], L_0x22e2e90, L_0x22e2cd0;
L_0x22e30c0 .concat [ 7 1 0 0], L_0x22e2e90, L_0x22e2cd0;
L_0x22e3280 .concat [ 7 1 0 0], v0x22dfec0_0, v0x22e0190_0;
L_0x22e3430 .concat [ 7 1 0 0], L_0x22e2e90, L_0x22e2cd0;
L_0x22e3610 .cmp/eeq 8, L_0x22e3020, L_0x22e3500;
S_0x22ae8f0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x22ae4e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x22b94f0 .param/l "LNT" 0 3 22, C4<01>;
P_0x22b9530 .param/l "LT" 0 3 22, C4<10>;
P_0x22b9570 .param/l "SNT" 0 3 22, C4<00>;
P_0x22b95b0 .param/l "ST" 0 3 22, C4<11>;
P_0x22b95f0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x22671c0 .functor XOR 7, v0x22db310_0, L_0x22e2120, C4<0000000>, C4<0000000>;
L_0x2294790 .functor XOR 7, L_0x22e26d0, L_0x22e2860, C4<0000000>, C4<0000000>;
v0x22a7720_0 .net *"_ivl_11", 0 0, L_0x22e2be0;  1 drivers
L_0x7fb3ed1ee1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x22a79f0_0 .net *"_ivl_12", 0 0, L_0x7fb3ed1ee1c8;  1 drivers
L_0x7fb3ed1ee210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2266940_0 .net *"_ivl_16", 6 0, L_0x7fb3ed1ee210;  1 drivers
v0x2266b80_0 .net *"_ivl_4", 1 0, L_0x22e29f0;  1 drivers
v0x2266d50_0 .net *"_ivl_6", 8 0, L_0x22e2af0;  1 drivers
L_0x7fb3ed1ee180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x22672b0_0 .net *"_ivl_9", 1 0, L_0x7fb3ed1ee180;  1 drivers
v0x22daff0_0 .net "areset", 0 0, L_0x2266ce0;  alias, 1 drivers
v0x22db0b0_0 .net "clk", 0 0, v0x22e12d0_0;  1 drivers
v0x22db170 .array "pht", 0 127, 1 0;
v0x22db230_0 .net "predict_history", 6 0, L_0x22e2e90;  alias, 1 drivers
v0x22db310_0 .var "predict_history_r", 6 0;
v0x22db3f0_0 .net "predict_index", 6 0, L_0x22671c0;  1 drivers
v0x22db4d0_0 .net "predict_pc", 6 0, L_0x22e2120;  alias, 1 drivers
v0x22db5b0_0 .net "predict_taken", 0 0, L_0x22e2cd0;  alias, 1 drivers
v0x22db670_0 .net "predict_valid", 0 0, v0x22dd170_0;  alias, 1 drivers
v0x22db730_0 .net "train_history", 6 0, L_0x22e26d0;  alias, 1 drivers
v0x22db810_0 .net "train_index", 6 0, L_0x2294790;  1 drivers
v0x22db8f0_0 .net "train_mispredicted", 0 0, L_0x22e2570;  alias, 1 drivers
v0x22db9b0_0 .net "train_pc", 6 0, L_0x22e2860;  alias, 1 drivers
v0x22dba90_0 .net "train_taken", 0 0, L_0x22e2350;  alias, 1 drivers
v0x22dbb50_0 .net "train_valid", 0 0, v0x22ddaf0_0;  alias, 1 drivers
E_0x227a020 .event posedge, v0x22daff0_0, v0x22db0b0_0;
L_0x22e29f0 .array/port v0x22db170, L_0x22e2af0;
L_0x22e2af0 .concat [ 7 2 0 0], L_0x22671c0, L_0x7fb3ed1ee180;
L_0x22e2be0 .part L_0x22e29f0, 1, 1;
L_0x22e2cd0 .functor MUXZ 1, L_0x7fb3ed1ee1c8, L_0x22e2be0, v0x22dd170_0, C4<>;
L_0x22e2e90 .functor MUXZ 7, L_0x7fb3ed1ee210, v0x22db310_0, v0x22dd170_0, C4<>;
S_0x2269dd0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x22ae8f0;
 .timescale -12 -12;
v0x22a7300_0 .var/i "i", 31 0;
S_0x22dbd70 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x22ae4e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x22dbf20 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x2266ce0 .functor BUFZ 1, v0x22dd240_0, C4<0>, C4<0>, C4<0>;
L_0x7fb3ed1ee0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x22dca00_0 .net *"_ivl_10", 0 0, L_0x7fb3ed1ee0a8;  1 drivers
L_0x7fb3ed1ee0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x22dcae0_0 .net *"_ivl_14", 6 0, L_0x7fb3ed1ee0f0;  1 drivers
L_0x7fb3ed1ee138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x22dcbc0_0 .net *"_ivl_18", 6 0, L_0x7fb3ed1ee138;  1 drivers
L_0x7fb3ed1ee018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x22dcc80_0 .net *"_ivl_2", 6 0, L_0x7fb3ed1ee018;  1 drivers
L_0x7fb3ed1ee060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x22dcd60_0 .net *"_ivl_6", 0 0, L_0x7fb3ed1ee060;  1 drivers
v0x22dce90_0 .net "areset", 0 0, L_0x2266ce0;  alias, 1 drivers
v0x22dcf30_0 .net "clk", 0 0, v0x22e12d0_0;  alias, 1 drivers
v0x22dd000_0 .net "predict_pc", 6 0, L_0x22e2120;  alias, 1 drivers
v0x22dd0d0_0 .var "predict_pc_r", 6 0;
v0x22dd170_0 .var "predict_valid", 0 0;
v0x22dd240_0 .var "reset", 0 0;
v0x22dd2e0_0 .net "tb_match", 0 0, L_0x22e3610;  alias, 1 drivers
v0x22dd3a0_0 .net "train_history", 6 0, L_0x22e26d0;  alias, 1 drivers
v0x22dd490_0 .var "train_history_r", 6 0;
v0x22dd550_0 .net "train_mispredicted", 0 0, L_0x22e2570;  alias, 1 drivers
v0x22dd620_0 .var "train_mispredicted_r", 0 0;
v0x22dd6c0_0 .net "train_pc", 6 0, L_0x22e2860;  alias, 1 drivers
v0x22dd8c0_0 .var "train_pc_r", 6 0;
v0x22dd980_0 .net "train_taken", 0 0, L_0x22e2350;  alias, 1 drivers
v0x22dda50_0 .var "train_taken_r", 0 0;
v0x22ddaf0_0 .var "train_valid", 0 0;
v0x22ddbc0_0 .var "wavedrom_enable", 0 0;
v0x22ddc60_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x22ddd40_0 .var "wavedrom_title", 511 0;
E_0x22794c0/0 .event negedge, v0x22db0b0_0;
E_0x22794c0/1 .event posedge, v0x22db0b0_0;
E_0x22794c0 .event/or E_0x22794c0/0, E_0x22794c0/1;
L_0x22e2120 .functor MUXZ 7, L_0x7fb3ed1ee018, v0x22dd0d0_0, v0x22dd170_0, C4<>;
L_0x22e2350 .functor MUXZ 1, L_0x7fb3ed1ee060, v0x22dda50_0, v0x22ddaf0_0, C4<>;
L_0x22e2570 .functor MUXZ 1, L_0x7fb3ed1ee0a8, v0x22dd620_0, v0x22ddaf0_0, C4<>;
L_0x22e26d0 .functor MUXZ 7, L_0x7fb3ed1ee0f0, v0x22dd490_0, v0x22ddaf0_0, C4<>;
L_0x22e2860 .functor MUXZ 7, L_0x7fb3ed1ee138, v0x22dd8c0_0, v0x22ddaf0_0, C4<>;
S_0x22dbfe0 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x22dbd70;
 .timescale -12 -12;
v0x22dc240_0 .var/2u "arfail", 0 0;
v0x22dc320_0 .var "async", 0 0;
v0x22dc3e0_0 .var/2u "datafail", 0 0;
v0x22dc480_0 .var/2u "srfail", 0 0;
E_0x2279270 .event posedge, v0x22db0b0_0;
E_0x22589f0 .event negedge, v0x22db0b0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x2279270;
    %wait E_0x2279270;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22dd240_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2279270;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x22589f0;
    %load/vec4 v0x22dd2e0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x22dc3e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22dd240_0, 0;
    %wait E_0x2279270;
    %load/vec4 v0x22dd2e0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x22dc240_0, 0, 1;
    %wait E_0x2279270;
    %load/vec4 v0x22dd2e0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x22dc480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22dd240_0, 0;
    %load/vec4 v0x22dc480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x22dc240_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x22dc320_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x22dc3e0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x22dc320_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x22dc540 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x22dbd70;
 .timescale -12 -12;
v0x22dc740_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x22dc820 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x22dbd70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x22ddfc0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x22ae4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
L_0x22833a0 .functor XOR 7, L_0x22e2120, v0x22dfcf0_0, C4<0000000>, C4<0000000>;
L_0x22ba8d0 .functor XOR 7, L_0x22e2860, L_0x22e26d0, C4<0000000>, C4<0000000>;
v0x22dea10 .array "PHT", 0 127, 1 0;
v0x22dfaf0_0 .net "areset", 0 0, L_0x2266ce0;  alias, 1 drivers
v0x22dfc00_0 .net "clk", 0 0, v0x22e12d0_0;  alias, 1 drivers
v0x22dfcf0_0 .var "global_history", 6 0;
v0x22dfd90_0 .var "next_global_history", 6 0;
v0x22dfec0_0 .var "predict_history", 6 0;
v0x22dffa0_0 .net "predict_index", 6 0, L_0x22833a0;  1 drivers
v0x22e0080_0 .net "predict_pc", 6 0, L_0x22e2120;  alias, 1 drivers
v0x22e0190_0 .var "predict_taken", 0 0;
v0x22e0250_0 .net "predict_valid", 0 0, v0x22dd170_0;  alias, 1 drivers
v0x22e02f0_0 .net "train_history", 6 0, L_0x22e26d0;  alias, 1 drivers
v0x22e0400_0 .net "train_index", 6 0, L_0x22ba8d0;  1 drivers
v0x22e04e0_0 .net "train_mispredicted", 0 0, L_0x22e2570;  alias, 1 drivers
v0x22e05d0_0 .net "train_pc", 6 0, L_0x22e2860;  alias, 1 drivers
v0x22e06e0_0 .net "train_taken", 0 0, L_0x22e2350;  alias, 1 drivers
v0x22e07d0_0 .net "train_valid", 0 0, v0x22ddaf0_0;  alias, 1 drivers
v0x22dea10_0 .array/port v0x22dea10, 0;
v0x22dea10_1 .array/port v0x22dea10, 1;
E_0x22c1330/0 .event anyedge, v0x22db670_0, v0x22dffa0_0, v0x22dea10_0, v0x22dea10_1;
v0x22dea10_2 .array/port v0x22dea10, 2;
v0x22dea10_3 .array/port v0x22dea10, 3;
v0x22dea10_4 .array/port v0x22dea10, 4;
v0x22dea10_5 .array/port v0x22dea10, 5;
E_0x22c1330/1 .event anyedge, v0x22dea10_2, v0x22dea10_3, v0x22dea10_4, v0x22dea10_5;
v0x22dea10_6 .array/port v0x22dea10, 6;
v0x22dea10_7 .array/port v0x22dea10, 7;
v0x22dea10_8 .array/port v0x22dea10, 8;
v0x22dea10_9 .array/port v0x22dea10, 9;
E_0x22c1330/2 .event anyedge, v0x22dea10_6, v0x22dea10_7, v0x22dea10_8, v0x22dea10_9;
v0x22dea10_10 .array/port v0x22dea10, 10;
v0x22dea10_11 .array/port v0x22dea10, 11;
v0x22dea10_12 .array/port v0x22dea10, 12;
v0x22dea10_13 .array/port v0x22dea10, 13;
E_0x22c1330/3 .event anyedge, v0x22dea10_10, v0x22dea10_11, v0x22dea10_12, v0x22dea10_13;
v0x22dea10_14 .array/port v0x22dea10, 14;
v0x22dea10_15 .array/port v0x22dea10, 15;
v0x22dea10_16 .array/port v0x22dea10, 16;
v0x22dea10_17 .array/port v0x22dea10, 17;
E_0x22c1330/4 .event anyedge, v0x22dea10_14, v0x22dea10_15, v0x22dea10_16, v0x22dea10_17;
v0x22dea10_18 .array/port v0x22dea10, 18;
v0x22dea10_19 .array/port v0x22dea10, 19;
v0x22dea10_20 .array/port v0x22dea10, 20;
v0x22dea10_21 .array/port v0x22dea10, 21;
E_0x22c1330/5 .event anyedge, v0x22dea10_18, v0x22dea10_19, v0x22dea10_20, v0x22dea10_21;
v0x22dea10_22 .array/port v0x22dea10, 22;
v0x22dea10_23 .array/port v0x22dea10, 23;
v0x22dea10_24 .array/port v0x22dea10, 24;
v0x22dea10_25 .array/port v0x22dea10, 25;
E_0x22c1330/6 .event anyedge, v0x22dea10_22, v0x22dea10_23, v0x22dea10_24, v0x22dea10_25;
v0x22dea10_26 .array/port v0x22dea10, 26;
v0x22dea10_27 .array/port v0x22dea10, 27;
v0x22dea10_28 .array/port v0x22dea10, 28;
v0x22dea10_29 .array/port v0x22dea10, 29;
E_0x22c1330/7 .event anyedge, v0x22dea10_26, v0x22dea10_27, v0x22dea10_28, v0x22dea10_29;
v0x22dea10_30 .array/port v0x22dea10, 30;
v0x22dea10_31 .array/port v0x22dea10, 31;
v0x22dea10_32 .array/port v0x22dea10, 32;
v0x22dea10_33 .array/port v0x22dea10, 33;
E_0x22c1330/8 .event anyedge, v0x22dea10_30, v0x22dea10_31, v0x22dea10_32, v0x22dea10_33;
v0x22dea10_34 .array/port v0x22dea10, 34;
v0x22dea10_35 .array/port v0x22dea10, 35;
v0x22dea10_36 .array/port v0x22dea10, 36;
v0x22dea10_37 .array/port v0x22dea10, 37;
E_0x22c1330/9 .event anyedge, v0x22dea10_34, v0x22dea10_35, v0x22dea10_36, v0x22dea10_37;
v0x22dea10_38 .array/port v0x22dea10, 38;
v0x22dea10_39 .array/port v0x22dea10, 39;
v0x22dea10_40 .array/port v0x22dea10, 40;
v0x22dea10_41 .array/port v0x22dea10, 41;
E_0x22c1330/10 .event anyedge, v0x22dea10_38, v0x22dea10_39, v0x22dea10_40, v0x22dea10_41;
v0x22dea10_42 .array/port v0x22dea10, 42;
v0x22dea10_43 .array/port v0x22dea10, 43;
v0x22dea10_44 .array/port v0x22dea10, 44;
v0x22dea10_45 .array/port v0x22dea10, 45;
E_0x22c1330/11 .event anyedge, v0x22dea10_42, v0x22dea10_43, v0x22dea10_44, v0x22dea10_45;
v0x22dea10_46 .array/port v0x22dea10, 46;
v0x22dea10_47 .array/port v0x22dea10, 47;
v0x22dea10_48 .array/port v0x22dea10, 48;
v0x22dea10_49 .array/port v0x22dea10, 49;
E_0x22c1330/12 .event anyedge, v0x22dea10_46, v0x22dea10_47, v0x22dea10_48, v0x22dea10_49;
v0x22dea10_50 .array/port v0x22dea10, 50;
v0x22dea10_51 .array/port v0x22dea10, 51;
v0x22dea10_52 .array/port v0x22dea10, 52;
v0x22dea10_53 .array/port v0x22dea10, 53;
E_0x22c1330/13 .event anyedge, v0x22dea10_50, v0x22dea10_51, v0x22dea10_52, v0x22dea10_53;
v0x22dea10_54 .array/port v0x22dea10, 54;
v0x22dea10_55 .array/port v0x22dea10, 55;
v0x22dea10_56 .array/port v0x22dea10, 56;
v0x22dea10_57 .array/port v0x22dea10, 57;
E_0x22c1330/14 .event anyedge, v0x22dea10_54, v0x22dea10_55, v0x22dea10_56, v0x22dea10_57;
v0x22dea10_58 .array/port v0x22dea10, 58;
v0x22dea10_59 .array/port v0x22dea10, 59;
v0x22dea10_60 .array/port v0x22dea10, 60;
v0x22dea10_61 .array/port v0x22dea10, 61;
E_0x22c1330/15 .event anyedge, v0x22dea10_58, v0x22dea10_59, v0x22dea10_60, v0x22dea10_61;
v0x22dea10_62 .array/port v0x22dea10, 62;
v0x22dea10_63 .array/port v0x22dea10, 63;
v0x22dea10_64 .array/port v0x22dea10, 64;
v0x22dea10_65 .array/port v0x22dea10, 65;
E_0x22c1330/16 .event anyedge, v0x22dea10_62, v0x22dea10_63, v0x22dea10_64, v0x22dea10_65;
v0x22dea10_66 .array/port v0x22dea10, 66;
v0x22dea10_67 .array/port v0x22dea10, 67;
v0x22dea10_68 .array/port v0x22dea10, 68;
v0x22dea10_69 .array/port v0x22dea10, 69;
E_0x22c1330/17 .event anyedge, v0x22dea10_66, v0x22dea10_67, v0x22dea10_68, v0x22dea10_69;
v0x22dea10_70 .array/port v0x22dea10, 70;
v0x22dea10_71 .array/port v0x22dea10, 71;
v0x22dea10_72 .array/port v0x22dea10, 72;
v0x22dea10_73 .array/port v0x22dea10, 73;
E_0x22c1330/18 .event anyedge, v0x22dea10_70, v0x22dea10_71, v0x22dea10_72, v0x22dea10_73;
v0x22dea10_74 .array/port v0x22dea10, 74;
v0x22dea10_75 .array/port v0x22dea10, 75;
v0x22dea10_76 .array/port v0x22dea10, 76;
v0x22dea10_77 .array/port v0x22dea10, 77;
E_0x22c1330/19 .event anyedge, v0x22dea10_74, v0x22dea10_75, v0x22dea10_76, v0x22dea10_77;
v0x22dea10_78 .array/port v0x22dea10, 78;
v0x22dea10_79 .array/port v0x22dea10, 79;
v0x22dea10_80 .array/port v0x22dea10, 80;
v0x22dea10_81 .array/port v0x22dea10, 81;
E_0x22c1330/20 .event anyedge, v0x22dea10_78, v0x22dea10_79, v0x22dea10_80, v0x22dea10_81;
v0x22dea10_82 .array/port v0x22dea10, 82;
v0x22dea10_83 .array/port v0x22dea10, 83;
v0x22dea10_84 .array/port v0x22dea10, 84;
v0x22dea10_85 .array/port v0x22dea10, 85;
E_0x22c1330/21 .event anyedge, v0x22dea10_82, v0x22dea10_83, v0x22dea10_84, v0x22dea10_85;
v0x22dea10_86 .array/port v0x22dea10, 86;
v0x22dea10_87 .array/port v0x22dea10, 87;
v0x22dea10_88 .array/port v0x22dea10, 88;
v0x22dea10_89 .array/port v0x22dea10, 89;
E_0x22c1330/22 .event anyedge, v0x22dea10_86, v0x22dea10_87, v0x22dea10_88, v0x22dea10_89;
v0x22dea10_90 .array/port v0x22dea10, 90;
v0x22dea10_91 .array/port v0x22dea10, 91;
v0x22dea10_92 .array/port v0x22dea10, 92;
v0x22dea10_93 .array/port v0x22dea10, 93;
E_0x22c1330/23 .event anyedge, v0x22dea10_90, v0x22dea10_91, v0x22dea10_92, v0x22dea10_93;
v0x22dea10_94 .array/port v0x22dea10, 94;
v0x22dea10_95 .array/port v0x22dea10, 95;
v0x22dea10_96 .array/port v0x22dea10, 96;
v0x22dea10_97 .array/port v0x22dea10, 97;
E_0x22c1330/24 .event anyedge, v0x22dea10_94, v0x22dea10_95, v0x22dea10_96, v0x22dea10_97;
v0x22dea10_98 .array/port v0x22dea10, 98;
v0x22dea10_99 .array/port v0x22dea10, 99;
v0x22dea10_100 .array/port v0x22dea10, 100;
v0x22dea10_101 .array/port v0x22dea10, 101;
E_0x22c1330/25 .event anyedge, v0x22dea10_98, v0x22dea10_99, v0x22dea10_100, v0x22dea10_101;
v0x22dea10_102 .array/port v0x22dea10, 102;
v0x22dea10_103 .array/port v0x22dea10, 103;
v0x22dea10_104 .array/port v0x22dea10, 104;
v0x22dea10_105 .array/port v0x22dea10, 105;
E_0x22c1330/26 .event anyedge, v0x22dea10_102, v0x22dea10_103, v0x22dea10_104, v0x22dea10_105;
v0x22dea10_106 .array/port v0x22dea10, 106;
v0x22dea10_107 .array/port v0x22dea10, 107;
v0x22dea10_108 .array/port v0x22dea10, 108;
v0x22dea10_109 .array/port v0x22dea10, 109;
E_0x22c1330/27 .event anyedge, v0x22dea10_106, v0x22dea10_107, v0x22dea10_108, v0x22dea10_109;
v0x22dea10_110 .array/port v0x22dea10, 110;
v0x22dea10_111 .array/port v0x22dea10, 111;
v0x22dea10_112 .array/port v0x22dea10, 112;
v0x22dea10_113 .array/port v0x22dea10, 113;
E_0x22c1330/28 .event anyedge, v0x22dea10_110, v0x22dea10_111, v0x22dea10_112, v0x22dea10_113;
v0x22dea10_114 .array/port v0x22dea10, 114;
v0x22dea10_115 .array/port v0x22dea10, 115;
v0x22dea10_116 .array/port v0x22dea10, 116;
v0x22dea10_117 .array/port v0x22dea10, 117;
E_0x22c1330/29 .event anyedge, v0x22dea10_114, v0x22dea10_115, v0x22dea10_116, v0x22dea10_117;
v0x22dea10_118 .array/port v0x22dea10, 118;
v0x22dea10_119 .array/port v0x22dea10, 119;
v0x22dea10_120 .array/port v0x22dea10, 120;
v0x22dea10_121 .array/port v0x22dea10, 121;
E_0x22c1330/30 .event anyedge, v0x22dea10_118, v0x22dea10_119, v0x22dea10_120, v0x22dea10_121;
v0x22dea10_122 .array/port v0x22dea10, 122;
v0x22dea10_123 .array/port v0x22dea10, 123;
v0x22dea10_124 .array/port v0x22dea10, 124;
v0x22dea10_125 .array/port v0x22dea10, 125;
E_0x22c1330/31 .event anyedge, v0x22dea10_122, v0x22dea10_123, v0x22dea10_124, v0x22dea10_125;
v0x22dea10_126 .array/port v0x22dea10, 126;
v0x22dea10_127 .array/port v0x22dea10, 127;
E_0x22c1330/32 .event anyedge, v0x22dea10_126, v0x22dea10_127, v0x22dfcf0_0;
E_0x22c1330 .event/or E_0x22c1330/0, E_0x22c1330/1, E_0x22c1330/2, E_0x22c1330/3, E_0x22c1330/4, E_0x22c1330/5, E_0x22c1330/6, E_0x22c1330/7, E_0x22c1330/8, E_0x22c1330/9, E_0x22c1330/10, E_0x22c1330/11, E_0x22c1330/12, E_0x22c1330/13, E_0x22c1330/14, E_0x22c1330/15, E_0x22c1330/16, E_0x22c1330/17, E_0x22c1330/18, E_0x22c1330/19, E_0x22c1330/20, E_0x22c1330/21, E_0x22c1330/22, E_0x22c1330/23, E_0x22c1330/24, E_0x22c1330/25, E_0x22c1330/26, E_0x22c1330/27, E_0x22c1330/28, E_0x22c1330/29, E_0x22c1330/30, E_0x22c1330/31, E_0x22c1330/32;
S_0x22de710 .scope begin, "$unm_blk_2" "$unm_blk_2" 4 29, 4 29 0, S_0x22ddfc0;
 .timescale 0 0;
v0x22de910_0 .var/i "i", 31 0;
S_0x22e0a80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x22ae4e0;
 .timescale -12 -12;
E_0x22c1620 .event anyedge, v0x22e1880_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x22e1880_0;
    %nor/r;
    %assign/vec4 v0x22e1880_0, 0;
    %wait E_0x22c1620;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x22dbd70;
T_4 ;
    %wait E_0x2279270;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22dd240_0, 0;
    %wait E_0x2279270;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22dd240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22dd170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22dd620_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x22dd490_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x22dd8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22dda50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22ddaf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22dd170_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x22dd0d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x22dc320_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x22dbfe0;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x22dc820;
    %join;
    %wait E_0x2279270;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22dd240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22dd170_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x22dd0d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22dd170_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x22dd490_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x22dd8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22dda50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22ddaf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22dd620_0, 0;
    %wait E_0x22589f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22dd240_0, 0;
    %wait E_0x2279270;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22ddaf0_0, 0;
    %wait E_0x2279270;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x22dd490_0, 0;
    %wait E_0x2279270;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22ddaf0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2279270;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x22dd490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22dda50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22ddaf0_0, 0;
    %wait E_0x2279270;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22ddaf0_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2279270;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x22dc820;
    %join;
    %wait E_0x2279270;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22dd240_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x22dd0d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22dd170_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x22dd490_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x22dd8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22dda50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22ddaf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22dd620_0, 0;
    %wait E_0x22589f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22dd240_0, 0;
    %wait E_0x2279270;
    %wait E_0x2279270;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22ddaf0_0, 0;
    %wait E_0x2279270;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22ddaf0_0, 0;
    %wait E_0x2279270;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22ddaf0_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x22dd490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22dda50_0, 0;
    %wait E_0x2279270;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22ddaf0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2279270;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x22dd490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22dda50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22ddaf0_0, 0;
    %wait E_0x2279270;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22ddaf0_0, 0;
    %wait E_0x2279270;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22ddaf0_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x22dd490_0, 0;
    %wait E_0x2279270;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22ddaf0_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2279270;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x22dc820;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x22794c0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x22ddaf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22dda50_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x22dd8c0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x22dd0d0_0, 0;
    %assign/vec4 v0x22dd170_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x22dd490_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x22dd620_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x22ae8f0;
T_5 ;
    %wait E_0x227a020;
    %load/vec4 v0x22daff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x2269dd0;
    %jmp t_0;
    .scope S_0x2269dd0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x22a7300_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x22a7300_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x22a7300_0;
    %store/vec4a v0x22db170, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x22a7300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x22a7300_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x22ae8f0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x22db310_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x22db670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x22db310_0;
    %load/vec4 v0x22db5b0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x22db310_0, 0;
T_5.5 ;
    %load/vec4 v0x22dbb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x22db810_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x22db170, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x22dba90_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x22db810_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x22db170, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x22db810_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x22db170, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x22db810_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x22db170, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x22dba90_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x22db810_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x22db170, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x22db810_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x22db170, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x22db8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x22db730_0;
    %load/vec4 v0x22dba90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x22db310_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x22ddfc0;
T_6 ;
    %wait E_0x227a020;
    %load/vec4 v0x22dfaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_3, S_0x22de710;
    %jmp t_2;
    .scope S_0x22de710;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x22de910_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0x22de910_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x22de910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x22dea10, 0, 4;
T_6.4 ; for-loop step statement
    %load/vec4 v0x22de910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x22de910_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x22dfcf0_0, 0;
    %end;
    .scope S_0x22ddfc0;
t_2 %join;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x22e07d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x22e06e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x22e0400_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x22dea10, 4;
    %cmpi/u 3, 0, 2;
    %jmp/0xz  T_6.9, 5;
    %load/vec4 v0x22e0400_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x22dea10, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x22e0400_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x22dea10, 0, 4;
T_6.9 ;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x22e0400_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x22dea10, 4;
    %cmpi/u 0, 0, 2;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.11, 5;
    %load/vec4 v0x22e0400_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x22dea10, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x22e0400_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x22dea10, 0, 4;
T_6.11 ;
T_6.8 ;
    %load/vec4 v0x22e04e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %load/vec4 v0x22e02f0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x22e06e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x22dfcf0_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %load/vec4 v0x22dfd90_0;
    %assign/vec4 v0x22dfcf0_0, 0;
T_6.14 ;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x22e0250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x22dfcf0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x22dffa0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x22dea10, 4;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x22dfd90_0, 0;
    %load/vec4 v0x22dfd90_0;
    %assign/vec4 v0x22dfcf0_0, 0;
    %jmp T_6.16;
T_6.15 ;
    %load/vec4 v0x22dfd90_0;
    %assign/vec4 v0x22dfcf0_0, 0;
T_6.16 ;
T_6.6 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x22ddfc0;
T_7 ;
    %wait E_0x227a020;
    %load/vec4 v0x22dfaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x22dfd90_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x22e07d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.4, 9;
    %load/vec4 v0x22e04e0_0;
    %nor/r;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x22dfcf0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x22e06e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x22dfd90_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x22e07d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.7, 9;
    %load/vec4 v0x22e0250_0;
    %and;
T_7.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x22dfcf0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x22dffa0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x22dea10, 4;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x22dfd90_0, 0;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x22ddfc0;
T_8 ;
    %wait E_0x22c1330;
    %load/vec4 v0x22e0250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x22dffa0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x22dea10, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x22e0190_0, 0, 1;
    %load/vec4 v0x22dfcf0_0;
    %store/vec4 v0x22dfec0_0, 0, 7;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22e0190_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x22dfec0_0, 0, 7;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x22ae4e0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22e12d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22e1880_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x22ae4e0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x22e12d0_0;
    %inv;
    %store/vec4 v0x22e12d0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x22ae4e0;
T_11 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x22dcf30_0, v0x22e1af0_0, v0x22e12d0_0, v0x22e1230_0, v0x22e1740_0, v0x22e1560_0, v0x22e1e50_0, v0x22e1db0_0, v0x22e1c50_0, v0x22e1b90_0, v0x22e1cf0_0, v0x22e16a0_0, v0x22e1600_0, v0x22e14c0_0, v0x22e1370_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x22ae4e0;
T_12 ;
    %load/vec4 v0x22e17e0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x22e17e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x22e17e0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_12.1 ;
    %load/vec4 v0x22e17e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x22e17e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x22e17e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_12.3 ;
    %load/vec4 v0x22e17e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x22e17e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x22e17e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x22e17e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x22ae4e0;
T_13 ;
    %wait E_0x22794c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x22e17e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22e17e0_0, 4, 32;
    %load/vec4 v0x22e1940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x22e17e0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22e17e0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x22e17e0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22e17e0_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x22e16a0_0;
    %load/vec4 v0x22e16a0_0;
    %load/vec4 v0x22e1600_0;
    %xor;
    %load/vec4 v0x22e16a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x22e17e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22e17e0_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x22e17e0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22e17e0_0, 4, 32;
T_13.4 ;
    %load/vec4 v0x22e14c0_0;
    %load/vec4 v0x22e14c0_0;
    %load/vec4 v0x22e1370_0;
    %xor;
    %load/vec4 v0x22e14c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0x22e17e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22e17e0_0, 4, 32;
T_13.10 ;
    %load/vec4 v0x22e17e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22e17e0_0, 4, 32;
T_13.8 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/gshare/iter3/response2/top_module.sv";
