// Seed: 3671768613
module module_0 (
    id_1
);
  output logic [7:0] id_1;
  genvar id_2;
  generate
    wire id_3;
  endgenerate
  assign module_1._id_6 = 0;
endmodule
module module_0 #(
    parameter id_5 = 32'd50,
    parameter id_6 = 32'd20
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output reg id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  input logic [7:0] id_1;
  wire _id_5;
  for (
      _id_6 = id_3;
      -1;
      id_4#(
          .id_2(1),
          .id_5(-1),
          .id_1(1),
          .id_2(-1'b0)
      ) = -1
  ) begin : LABEL_0
    assign id_3[-1] = id_1[id_6#(.id_5(-1))];
    module_1 id_7 = 1;
    if (1'b0) begin : LABEL_1
      logic id_8[-1 : -1 'b0];
      ;
    end
  end
  wire id_9;
  wire id_10;
  module_0 modCall_1 (id_3);
endmodule
