<stg><name>bigint_math_bigint_sub</name>


<trans_list>

<trans id="130" from="1" to="2">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="2" to="3">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="3" to="4">
<condition id="65">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="3" to="5">
<condition id="64">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="4" to="3">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="5" to="6">
<condition id="70">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="5" to="7">
<condition id="69">
<or_exp><and_exp><literal name="exitcond_i5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="6" to="5">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="7" to="8">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="8" to="9">
<condition id="76">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="9" to="10">
<condition id="78">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="9" to="15">
<condition id="79">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="10" to="11">
<condition id="82">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="10" to="12">
<condition id="81">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="11" to="15">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="12" to="13">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="13" to="12">
<condition id="87">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="13" to="14">
<condition id="88">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="14" to="15">
<condition id="89">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="14" to="14">
<condition id="91">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="15" to="16">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="16" to="8">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="8" op_0_bw="64">
<![CDATA[
:3  %tempA = alloca [256 x i8], align 16

]]></node>
<StgValue><ssdm name="tempA"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="8" op_0_bw="64">
<![CDATA[
:4  %tempB = alloca [256 x i8], align 16

]]></node>
<StgValue><ssdm name="tempB"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="8" op_0_bw="64">
<![CDATA[
:5  %carry = alloca [256 x i8], align 16

]]></node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6  call fastcc void @bigint_math_bigint_zero([256 x i8]* %tempA)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:7  call fastcc void @bigint_math_bigint_zero([256 x i8]* %tempB)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:8  call fastcc void @bigint_math_bigint_zero([256 x i8]* %carry)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %b, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:1  %empty_8 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %a, [1 x i8]* @p_str13, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %out_r, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6  call fastcc void @bigint_math_bigint_zero([256 x i8]* %tempA)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:7  call fastcc void @bigint_math_bigint_zero([256 x i8]* %tempB)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:8  call fastcc void @bigint_math_bigint_zero([256 x i8]* %carry)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:9  %empty_10 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %carry, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:10  %empty_11 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %tempB, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:11  %empty_12 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %tempA, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %i_i = phi i9 [ 0, %0 ], [ %i_3, %2 ]

]]></node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %exitcond_i = icmp eq i9 %i_i, -256

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_3 = add i9 %i_i, 1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i, label %bigint_copy.exit, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="64" op_0_bw="9">
<![CDATA[
:0  %tmp_i = zext i9 %i_i to i64

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %a_addr = getelementptr [256 x i8]* %a, i64 0, i64 %tmp_i

]]></node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="8" op_0_bw="8">
<![CDATA[
:2  %a_load = load i8* %a_addr, align 1

]]></node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="8" op_0_bw="8">
<![CDATA[
:2  %a_load = load i8* %a_addr, align 1

]]></node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %tempA_addr = getelementptr [256 x i8]* %tempA, i64 0, i64 %tmp_i

]]></node>
<StgValue><ssdm name="tempA_addr"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  store i8 %a_load, i8* %tempA_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
bigint_copy.exit:0  %i_i4 = phi i9 [ %i_4, %3 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="i_i4"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
bigint_copy.exit:1  %exitcond_i5 = icmp eq i9 %i_i4, -256

]]></node>
<StgValue><ssdm name="exitcond_i5"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bigint_copy.exit:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bigint_copy.exit:3  %i_4 = add i9 %i_i4, 1

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bigint_copy.exit:4  br i1 %exitcond_i5, label %bigint_copy.exit11, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="64" op_0_bw="9">
<![CDATA[
:0  %tmp_i6 = zext i9 %i_i4 to i64

]]></node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %b_addr = getelementptr [256 x i8]* %b, i64 0, i64 %tmp_i6

]]></node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="8" op_0_bw="8">
<![CDATA[
:2  %b_load = load i8* %b_addr, align 1

]]></node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
bigint_copy.exit11:0  call fastcc void @bigint_math_bigint_zero([256 x i8]* %out_r)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="8">
<![CDATA[
bigint_copy.exit11:1  %tmp = call fastcc i2 @bigint_math_bigint_compare([256 x i8]* %tempA, [256 x i8]* %tempB)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="55" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="8" op_0_bw="8">
<![CDATA[
:2  %b_load = load i8* %b_addr, align 1

]]></node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %tempB_addr_1 = getelementptr [256 x i8]* %tempB, i64 0, i64 %tmp_i6

]]></node>
<StgValue><ssdm name="tempB_addr_1"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  store i8 %b_load, i8* %tempB_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %bigint_copy.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="59" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
bigint_copy.exit11:0  call fastcc void @bigint_math_bigint_zero([256 x i8]* %out_r)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="8">
<![CDATA[
bigint_copy.exit11:1  %tmp = call fastcc i2 @bigint_math_bigint_compare([256 x i8]* %tempA, [256 x i8]* %tempB)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
bigint_copy.exit11:2  %tmp_2 = icmp eq i2 %tmp, -1

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bigint_copy.exit11:3  br i1 %tmp_2, label %.loopexit, label %.preheader1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader1:0  %indvars_iv = phi i9 [ %indvars_iv_next, %._crit_edge ], [ 254, %bigint_copy.exit11 ]

]]></node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader1:1  %i = phi i9 [ %i_2, %._crit_edge ], [ 255, %bigint_copy.exit11 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="9">
<![CDATA[
.preheader1:2  %i_cast = sext i9 %i to i32

]]></node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
.preheader1:3  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %i, i32 8)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:4  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:5  br i1 %tmp_3, label %.loopexit, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4 = zext i32 %i_cast to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %tempA_addr_1 = getelementptr inbounds [256 x i8]* %tempA, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="tempA_addr_1"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="8" op_0_bw="8">
<![CDATA[
:2  %tempA_load = load i8* %tempA_addr_1, align 1

]]></node>
<StgValue><ssdm name="tempA_load"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %tempB_addr = getelementptr inbounds [256 x i8]* %tempB, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="tempB_addr"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="8" op_0_bw="8">
<![CDATA[
:4  %tempB_load = load i8* %tempB_addr, align 1

]]></node>
<StgValue><ssdm name="tempB_load"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="75" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="8" op_0_bw="8">
<![CDATA[
:2  %tempA_load = load i8* %tempA_addr_1, align 1

]]></node>
<StgValue><ssdm name="tempA_load"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="8" op_0_bw="8">
<![CDATA[
:4  %tempB_load = load i8* %tempB_addr, align 1

]]></node>
<StgValue><ssdm name="tempB_load"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_5 = icmp ult i8 %tempA_load, %tempB_load

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_5, label %5, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp_6 = add i9 %i, -1

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="64" op_0_bw="9">
<![CDATA[
:1  %tmp_7 = sext i9 %tmp_6 to i64

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %tempA_addr_2 = getelementptr inbounds [256 x i8]* %tempA, i64 0, i64 %tmp_7

]]></node>
<StgValue><ssdm name="tempA_addr_2"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="8" op_0_bw="8">
<![CDATA[
:3  %tempA_load_1 = load i8* %tempA_addr_2, align 1

]]></node>
<StgValue><ssdm name="tempA_load_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="83" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="8" op_0_bw="8">
<![CDATA[
:3  %tempA_load_1 = load i8* %tempA_addr_2, align 1

]]></node>
<StgValue><ssdm name="tempA_load_1"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp_8 = icmp eq i8 %tempA_load_1, 0

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_8, label %.preheader, label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_9 = add i8 %tempA_load_1, -1

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store i8 %tmp_9, i8* %tempA_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %carry_addr = getelementptr inbounds [256 x i8]* %carry, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="carry_addr"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="8" op_0_bw="8">
<![CDATA[
:3  %carry_load = load i8* %carry_addr, align 1

]]></node>
<StgValue><ssdm name="carry_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="90" st_id="11" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="8" op_0_bw="8">
<![CDATA[
:3  %carry_load = load i8* %carry_addr, align 1

]]></node>
<StgValue><ssdm name="carry_load"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp_s = add i8 %carry_load, 1

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  store i8 %tmp_s, i8* %carry_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="94" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %j_2 = phi i32 [ %j, %.preheader ], [ %i_cast, %5 ]

]]></node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:1  %j = add nsw i32 %j_2, -1

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="32">
<![CDATA[
.preheader:2  %tmp_1 = sext i32 %j to i64

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:3  %tempA_addr_3 = getelementptr inbounds [256 x i8]* %tempA, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="tempA_addr_3"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="8" op_0_bw="8">
<![CDATA[
.preheader:4  %tempA_load_2 = load i8* %tempA_addr_3, align 1

]]></node>
<StgValue><ssdm name="tempA_load_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="99" st_id="13" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="8" op_0_bw="8">
<![CDATA[
.preheader:4  %tempA_load_2 = load i8* %tempA_addr_3, align 1

]]></node>
<StgValue><ssdm name="tempA_load_2"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:5  %tmp_10 = icmp eq i8 %tempA_load_2, 0

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %tmp_10, label %.preheader, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_11 = add i8 %tempA_load_2, -1

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store i8 %tmp_11, i8* %tempA_addr_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="105" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j_1 = phi i32 [ %j_2, %6 ], [ %j_3, %8 ]

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="106" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="9">
<![CDATA[
:1  %indvars_iv_cast = sext i9 %indvars_iv to i32

]]></node>
<StgValue><ssdm name="indvars_iv_cast"/></StgValue>
</operation>

<operation id="107" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %exitcond = icmp eq i32 %j_1, %indvars_iv_cast

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="108" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond, label %9, label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_13 = sext i32 %j_1 to i64

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="110" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %tempA_addr_4 = getelementptr inbounds [256 x i8]* %tempA, i64 0, i64 %tmp_13

]]></node>
<StgValue><ssdm name="tempA_addr_4"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  store i8 -1, i8* %tempA_addr_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %j_3 = add nsw i32 %j_1, 1

]]></node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="14" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  store i8 -1, i8* %tempA_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %carry_addr_1 = getelementptr inbounds [256 x i8]* %carry, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="carry_addr_1"/></StgValue>
</operation>

<operation id="116" st_id="14" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="8" op_0_bw="8">
<![CDATA[
:2  %carry_load_1 = load i8* %carry_addr_1, align 1

]]></node>
<StgValue><ssdm name="carry_load_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="117" st_id="15" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="8" op_0_bw="8">
<![CDATA[
:2  %carry_load_1 = load i8* %carry_addr_1, align 1

]]></node>
<StgValue><ssdm name="carry_load_1"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %tmp_12 = add i8 %carry_load_1, 1

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="119" st_id="15" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  store i8 %tmp_12, i8* %carry_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="15" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:0  %tempA_load_3 = load i8* %tempA_addr_1, align 1

]]></node>
<StgValue><ssdm name="tempA_load_3"/></StgValue>
</operation>

<operation id="123" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge:4  %i_2 = add i9 %i, -1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="124" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge:5  %indvars_iv_next = add i9 %indvars_iv, -1

]]></node>
<StgValue><ssdm name="indvars_iv_next"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="125" st_id="16" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:0  %tempA_load_3 = load i8* %tempA_addr_1, align 1

]]></node>
<StgValue><ssdm name="tempA_load_3"/></StgValue>
</operation>

<operation id="126" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:1  %tmp_14 = sub i8 %tempA_load_3, %tempB_load

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="127" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:2  %out_addr = getelementptr [256 x i8]* %out_r, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="128" st_id="16" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:3  store i8 %tmp_14, i8* %out_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:6  br label %.preheader1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
