{
  "module_name": "agilex-clock.h",
  "hash_id": "824f24912ae01837c2756138bf51179178d42b50960487b2f58ca3998da21688",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/agilex-clock.h",
  "human_readable_source": " \n \n\n#ifndef __AGILEX_CLOCK_H\n#define __AGILEX_CLOCK_H\n\n \n#define AGILEX_OSC1\t\t\t0\n#define AGILEX_CB_INTOSC_HS_DIV2_CLK\t1\n#define AGILEX_CB_INTOSC_LS_CLK\t\t2\n#define AGILEX_L4_SYS_FREE_CLK\t\t3\n#define AGILEX_F2S_FREE_CLK\t\t4\n\n \n#define AGILEX_MAIN_PLL_CLK\t\t5\n#define AGILEX_MAIN_PLL_C0_CLK\t\t6\n#define AGILEX_MAIN_PLL_C1_CLK\t\t7\n#define AGILEX_MAIN_PLL_C2_CLK\t\t8\n#define AGILEX_MAIN_PLL_C3_CLK\t\t9\n#define AGILEX_PERIPH_PLL_CLK\t\t10\n#define AGILEX_PERIPH_PLL_C0_CLK\t11\n#define AGILEX_PERIPH_PLL_C1_CLK\t12\n#define AGILEX_PERIPH_PLL_C2_CLK\t13\n#define AGILEX_PERIPH_PLL_C3_CLK\t14\n#define AGILEX_MPU_FREE_CLK\t\t15\n#define AGILEX_MPU_CCU_CLK\t\t16\n#define AGILEX_BOOT_CLK\t\t\t17\n\n \n#define AGILEX_L3_MAIN_FREE_CLK\t\t18\n#define AGILEX_NOC_FREE_CLK\t\t19\n#define AGILEX_S2F_USR0_CLK\t\t20\n#define AGILEX_NOC_CLK\t\t\t21\n#define AGILEX_EMAC_A_FREE_CLK\t\t22\n#define AGILEX_EMAC_B_FREE_CLK\t\t23\n#define AGILEX_EMAC_PTP_FREE_CLK\t24\n#define AGILEX_GPIO_DB_FREE_CLK\t\t25\n#define AGILEX_SDMMC_FREE_CLK\t\t26\n#define AGILEX_S2F_USER0_FREE_CLK\t27\n#define AGILEX_S2F_USER1_FREE_CLK\t28\n#define AGILEX_PSI_REF_FREE_CLK\t\t29\n\n \n#define AGILEX_MPU_CLK\t\t\t30\n#define AGILEX_MPU_L2RAM_CLK\t\t31\n#define AGILEX_MPU_PERIPH_CLK\t\t32\n#define AGILEX_L4_MAIN_CLK\t\t33\n#define AGILEX_L4_MP_CLK\t\t34\n#define AGILEX_L4_SP_CLK\t\t35\n#define AGILEX_CS_AT_CLK\t\t36\n#define AGILEX_CS_TRACE_CLK\t\t37\n#define AGILEX_CS_PDBG_CLK\t\t38\n#define AGILEX_CS_TIMER_CLK\t\t39\n#define AGILEX_S2F_USER0_CLK\t\t40\n#define AGILEX_EMAC0_CLK\t\t41\n#define AGILEX_EMAC1_CLK\t\t43\n#define AGILEX_EMAC2_CLK\t\t44\n#define AGILEX_EMAC_PTP_CLK\t\t45\n#define AGILEX_GPIO_DB_CLK\t\t46\n#define AGILEX_NAND_CLK\t\t\t47\n#define AGILEX_PSI_REF_CLK\t\t48\n#define AGILEX_S2F_USER1_CLK\t\t49\n#define AGILEX_SDMMC_CLK\t\t50\n#define AGILEX_SPI_M_CLK\t\t51\n#define AGILEX_USB_CLK\t\t\t52\n#define AGILEX_NAND_X_CLK\t\t53\n#define AGILEX_NAND_ECC_CLK\t\t54\n#define AGILEX_NUM_CLKS\t\t\t55\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}