C:\Users\Kojo\OneDrive\Ashesi\Capstone\Implementation\Phase_1\Phase_1\CMSIS/core_cm0plus.h:745:22:NVIC_EnableIRQ	16	static
C:\Users\Kojo\OneDrive\Ashesi\Capstone\Implementation\Phase_1\Phase_1\CMSIS/core_cm0plus.h:791:22:NVIC_ClearPendingIRQ	16	static
C:\Users\Kojo\OneDrive\Ashesi\Capstone\Implementation\Phase_1\Phase_1\CMSIS/core_cm0plus.h:804:22:NVIC_SetPriority	24	static
../source/Phase_1.c:49:5:main	8	static
../source/Phase_1.c:82:9:fpga_read	16	static
../source/Phase_1.c:94:6:fpga_write_byte	16	static
../source/Phase_1.c:106:6:fpga_write	16	static
../source/Phase_1.c:111:6:fpga_reset	8	static
../source/Phase_1.c:118:6:PortB_IRQHandler	8	static
../source/Phase_1.c:126:6:init_signal_pins	8	static
../source/Phase_1.c:156:6:init_LED	8	static
../source/Phase_1.c:163:6:init_mcu_to_fpga	8	static
../source/Phase_1.c:194:6:init_fpga_to_mcu	8	static
../source/Phase_1.c:207:6:init_interrupt	8	static
../source/Phase_1.c:216:6:delay_ms	24	static
../source/Phase_1.c:223:6:delay_us	24	static
../source/Phase_1.c:230:6:flash_LED	16	static
