
first_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000770  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000908  08000910  00001910  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000908  08000908  00001910  2**0
                  CONTENTS
  4 .ARM          00000000  08000908  08000908  00001910  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000908  08000910  00001910  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000908  08000908  00001908  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800090c  0800090c  0000190c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001910  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000038  20000000  08000910  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000038  08000910  00002038  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00001910  2**0
                  CONTENTS, READONLY
 12 .debug_info   0005c5f1  00000000  00000000  00001940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000125e  00000000  00000000  0005df31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000220  00000000  00000000  0005f190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000016f  00000000  00000000  0005f3b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00000ffb  00000000  00000000  0005f51f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002abc  00000000  00000000  0006051a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0000dcd1  00000000  00000000  00062fd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00070ca7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000005c8  00000000  00000000  00070cec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  000712b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080008f0 	.word	0x080008f0

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	080008f0 	.word	0x080008f0

080001d8 <rx_callback>:

uint8_t buttonFlag = 0;


void rx_callback(uint8_t data)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	b082      	sub	sp, #8
 80001dc:	af00      	add	r7, sp, #0
 80001de:	4603      	mov	r3, r0
 80001e0:	71fb      	strb	r3, [r7, #7]
	PISH_Timer_SetDuty((data - '0') *10);
 80001e2:	79fb      	ldrb	r3, [r7, #7]
 80001e4:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 80001e8:	4613      	mov	r3, r2
 80001ea:	009b      	lsls	r3, r3, #2
 80001ec:	4413      	add	r3, r2
 80001ee:	005b      	lsls	r3, r3, #1
 80001f0:	4618      	mov	r0, r3
 80001f2:	f000 f9dd 	bl	80005b0 <PISH_Timer_SetDuty>
//        	}
//        }
//
//        cmd_index = 0; // Сброс индекса для следующей команды
//    }
}
 80001f6:	bf00      	nop
 80001f8:	3708      	adds	r7, #8
 80001fa:	46bd      	mov	sp, r7
 80001fc:	bd80      	pop	{r7, pc}
	...

08000200 <buttonInterrupt>:
states state = STATE_SLOW;
uint32_t machineTimer = 0;

/* USER CODE END PV */
void buttonInterrupt()
{
 8000200:	b480      	push	{r7}
 8000202:	af00      	add	r7, sp, #0
	if(STATE_SLOW == state){
 8000204:	4b05      	ldr	r3, [pc, #20]	@ (800021c <buttonInterrupt+0x1c>)
 8000206:	781b      	ldrb	r3, [r3, #0]
 8000208:	2b00      	cmp	r3, #0
 800020a:	d102      	bne.n	8000212 <buttonInterrupt+0x12>
		buttonFlag = 1;
 800020c:	4b04      	ldr	r3, [pc, #16]	@ (8000220 <buttonInterrupt+0x20>)
 800020e:	2201      	movs	r2, #1
 8000210:	701a      	strb	r2, [r3, #0]
	}
}
 8000212:	bf00      	nop
 8000214:	46bd      	mov	sp, r7
 8000216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800021a:	4770      	bx	lr
 800021c:	2000001d 	.word	0x2000001d
 8000220:	2000001c 	.word	0x2000001c

08000224 <EXTI15_10_IRQHandler>:

/**
  * @brief  The application entry point.
  * @retval int
  */
void EXTI15_10_IRQHandler(){
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0
	if(EXTI->PR.B.PR13){
 8000228:	4b07      	ldr	r3, [pc, #28]	@ (8000248 <EXTI15_10_IRQHandler+0x24>)
 800022a:	695b      	ldr	r3, [r3, #20]
 800022c:	f3c3 3340 	ubfx	r3, r3, #13, #1
 8000230:	b2db      	uxtb	r3, r3
 8000232:	2b00      	cmp	r3, #0
 8000234:	d006      	beq.n	8000244 <EXTI15_10_IRQHandler+0x20>
		EXTI->PR.B.PR13 = 1;
 8000236:	4a04      	ldr	r2, [pc, #16]	@ (8000248 <EXTI15_10_IRQHandler+0x24>)
 8000238:	6953      	ldr	r3, [r2, #20]
 800023a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800023e:	6153      	str	r3, [r2, #20]
		buttonInterrupt();
 8000240:	f7ff ffde 	bl	8000200 <buttonInterrupt>
	}
}
 8000244:	bf00      	nop
 8000246:	bd80      	pop	{r7, pc}
 8000248:	40013c00 	.word	0x40013c00

0800024c <main>:

int main(void)
{
 800024c:	b580      	push	{r7, lr}
 800024e:	af00      	add	r7, sp, #0
	//SCB->VTOR.R = 0x08004000;
    PISH_RCC_Int();
 8000250:	f000 f92e 	bl	80004b0 <PISH_RCC_Int>

	PISH_UART_Init(USART2,0);
 8000254:	4b12      	ldr	r3, [pc, #72]	@ (80002a0 <main+0x54>)
 8000256:	2100      	movs	r1, #0
 8000258:	4618      	mov	r0, r3
 800025a:	f000 f9b9 	bl	80005d0 <PISH_UART_Init>
	PISH_UART_SetCallback(rx_callback);
 800025e:	4811      	ldr	r0, [pc, #68]	@ (80002a4 <main+0x58>)
 8000260:	f000 fa34 	bl	80006cc <PISH_UART_SetCallback>

	PISH_GPIO_Init();
 8000264:	f000 f83a 	bl	80002dc <PISH_GPIO_Init>
	//PISH_Timer_Init();

	PISH_I2C_Init();
 8000268:	f000 f8ce 	bl	8000408 <PISH_I2C_Init>
	//PISH_FLASH_Erase(7);
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	machineTimer = get_Ticks();
 800026c:	f000 fae8 	bl	8000840 <get_Ticks>
 8000270:	4603      	mov	r3, r0
 8000272:	4a0d      	ldr	r2, [pc, #52]	@ (80002a8 <main+0x5c>)
 8000274:	6013      	str	r3, [r2, #0]
	STIMER_arm(1000);
 8000276:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800027a:	f000 fa8f 	bl	800079c <STIMER_arm>
	while (1)
	{
		PISH_GPIO_Toggle(GPIOA, 5);
 800027e:	4b0b      	ldr	r3, [pc, #44]	@ (80002ac <main+0x60>)
 8000280:	2105      	movs	r1, #5
 8000282:	4618      	mov	r0, r3
 8000284:	f000 f8a2 	bl	80003cc <PISH_GPIO_Toggle>
		PISH_GPIO_Toggle(GPIOA, 6);
 8000288:	4b08      	ldr	r3, [pc, #32]	@ (80002ac <main+0x60>)
 800028a:	2106      	movs	r1, #6
 800028c:	4618      	mov	r0, r3
 800028e:	f000 f89d 	bl	80003cc <PISH_GPIO_Toggle>
		delay(1000);
 8000292:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000296:	f000 f80b 	bl	80002b0 <delay>
		PISH_GPIO_Toggle(GPIOA, 5);
 800029a:	bf00      	nop
 800029c:	e7ef      	b.n	800027e <main+0x32>
 800029e:	bf00      	nop
 80002a0:	40004400 	.word	0x40004400
 80002a4:	080001d9 	.word	0x080001d9
 80002a8:	20000020 	.word	0x20000020
 80002ac:	40020000 	.word	0x40020000

080002b0 <delay>:
	PISH_UART_WriteStr(USART2, buff);

}


void delay(uint32_t ms){
 80002b0:	b580      	push	{r7, lr}
 80002b2:	b084      	sub	sp, #16
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	6078      	str	r0, [r7, #4]
	uint32_t currTicks = get_Ticks();
 80002b8:	f000 fac2 	bl	8000840 <get_Ticks>
 80002bc:	60f8      	str	r0, [r7, #12]
	while (get_Ticks() - currTicks < ms);
 80002be:	bf00      	nop
 80002c0:	f000 fabe 	bl	8000840 <get_Ticks>
 80002c4:	4602      	mov	r2, r0
 80002c6:	68fb      	ldr	r3, [r7, #12]
 80002c8:	1ad3      	subs	r3, r2, r3
 80002ca:	687a      	ldr	r2, [r7, #4]
 80002cc:	429a      	cmp	r2, r3
 80002ce:	d8f7      	bhi.n	80002c0 <delay+0x10>
}
 80002d0:	bf00      	nop
 80002d2:	bf00      	nop
 80002d4:	3710      	adds	r7, #16
 80002d6:	46bd      	mov	sp, r7
 80002d8:	bd80      	pop	{r7, pc}
	...

080002dc <PISH_GPIO_Init>:
 *  Created on: Sep 6, 2025
 *      Author: andre
 */
#include "pish_gpio_dr.h"

void PISH_GPIO_Init(){
 80002dc:	b480      	push	{r7}
 80002de:	af00      	add	r7, sp, #0
	RCC->AHB1ENR.B.GPIOAEN = 1;
 80002e0:	4a18      	ldr	r2, [pc, #96]	@ (8000344 <PISH_GPIO_Init+0x68>)
 80002e2:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80002e4:	f043 0301 	orr.w	r3, r3, #1
 80002e8:	6313      	str	r3, [r2, #48]	@ 0x30
	RCC->AHB1ENR.B.GPIOCEN = 1;
 80002ea:	4a16      	ldr	r2, [pc, #88]	@ (8000344 <PISH_GPIO_Init+0x68>)
 80002ec:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80002ee:	f043 0304 	orr.w	r3, r3, #4
 80002f2:	6313      	str	r3, [r2, #48]	@ 0x30

	GPIOA->MODER.B.MODER5 = 1;
 80002f4:	4a14      	ldr	r2, [pc, #80]	@ (8000348 <PISH_GPIO_Init+0x6c>)
 80002f6:	6813      	ldr	r3, [r2, #0]
 80002f8:	2101      	movs	r1, #1
 80002fa:	f361 238b 	bfi	r3, r1, #10, #2
 80002fe:	6013      	str	r3, [r2, #0]
	GPIOA->MODER.B.MODER6 = 1;
 8000300:	4a11      	ldr	r2, [pc, #68]	@ (8000348 <PISH_GPIO_Init+0x6c>)
 8000302:	6813      	ldr	r3, [r2, #0]
 8000304:	2101      	movs	r1, #1
 8000306:	f361 330d 	bfi	r3, r1, #12, #2
 800030a:	6013      	str	r3, [r2, #0]

	EXTI->IMR.B.MR13 = ON;
 800030c:	4a0f      	ldr	r2, [pc, #60]	@ (800034c <PISH_GPIO_Init+0x70>)
 800030e:	6813      	ldr	r3, [r2, #0]
 8000310:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000314:	6013      	str	r3, [r2, #0]

	//EXTI->RTSR.B.TR13 = ON;
	EXTI->FTSR.B.TR13 = ON;
 8000316:	4a0d      	ldr	r2, [pc, #52]	@ (800034c <PISH_GPIO_Init+0x70>)
 8000318:	68d3      	ldr	r3, [r2, #12]
 800031a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800031e:	60d3      	str	r3, [r2, #12]

	SYSCFG->EXTICR4.B.EXTI13 = 2;
 8000320:	4a0b      	ldr	r2, [pc, #44]	@ (8000350 <PISH_GPIO_Init+0x74>)
 8000322:	6953      	ldr	r3, [r2, #20]
 8000324:	2102      	movs	r1, #2
 8000326:	f361 1307 	bfi	r3, r1, #4, #4
 800032a:	6153      	str	r3, [r2, #20]

	NVIC->ISER1.R |= 1<<(40-32);
 800032c:	4b09      	ldr	r3, [pc, #36]	@ (8000354 <PISH_GPIO_Init+0x78>)
 800032e:	685b      	ldr	r3, [r3, #4]
 8000330:	4a08      	ldr	r2, [pc, #32]	@ (8000354 <PISH_GPIO_Init+0x78>)
 8000332:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000336:	6053      	str	r3, [r2, #4]

}
 8000338:	bf00      	nop
 800033a:	46bd      	mov	sp, r7
 800033c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000340:	4770      	bx	lr
 8000342:	bf00      	nop
 8000344:	40023800 	.word	0x40023800
 8000348:	40020000 	.word	0x40020000
 800034c:	40013c00 	.word	0x40013c00
 8000350:	40013800 	.word	0x40013800
 8000354:	e000e100 	.word	0xe000e100

08000358 <PISH_GPIO_Write>:


void PISH_GPIO_Write(GPIOx_t* port, uint8_t pin, uint8_t state){
 8000358:	b480      	push	{r7}
 800035a:	b083      	sub	sp, #12
 800035c:	af00      	add	r7, sp, #0
 800035e:	6078      	str	r0, [r7, #4]
 8000360:	460b      	mov	r3, r1
 8000362:	70fb      	strb	r3, [r7, #3]
 8000364:	4613      	mov	r3, r2
 8000366:	70bb      	strb	r3, [r7, #2]
	if(state)
 8000368:	78bb      	ldrb	r3, [r7, #2]
 800036a:	2b00      	cmp	r3, #0
 800036c:	d009      	beq.n	8000382 <PISH_GPIO_Write+0x2a>
	{
		port-> ODR.R |= 1<<pin;
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	695b      	ldr	r3, [r3, #20]
 8000372:	78fa      	ldrb	r2, [r7, #3]
 8000374:	2101      	movs	r1, #1
 8000376:	fa01 f202 	lsl.w	r2, r1, r2
 800037a:	431a      	orrs	r2, r3
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	615a      	str	r2, [r3, #20]
	}
	else
	{
		port->ODR.R &= ~(1<<pin);
	}
}
 8000380:	e009      	b.n	8000396 <PISH_GPIO_Write+0x3e>
		port->ODR.R &= ~(1<<pin);
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	695b      	ldr	r3, [r3, #20]
 8000386:	78fa      	ldrb	r2, [r7, #3]
 8000388:	2101      	movs	r1, #1
 800038a:	fa01 f202 	lsl.w	r2, r1, r2
 800038e:	43d2      	mvns	r2, r2
 8000390:	401a      	ands	r2, r3
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	615a      	str	r2, [r3, #20]
}
 8000396:	bf00      	nop
 8000398:	370c      	adds	r7, #12
 800039a:	46bd      	mov	sp, r7
 800039c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a0:	4770      	bx	lr

080003a2 <PISH_GPIO_Read>:

uint8_t PISH_GPIO_Read(GPIOx_t* port, uint8_t pin){
 80003a2:	b480      	push	{r7}
 80003a4:	b083      	sub	sp, #12
 80003a6:	af00      	add	r7, sp, #0
 80003a8:	6078      	str	r0, [r7, #4]
 80003aa:	460b      	mov	r3, r1
 80003ac:	70fb      	strb	r3, [r7, #3]
	return ((port-> IDR.R >> pin) & 0x01);
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	691a      	ldr	r2, [r3, #16]
 80003b2:	78fb      	ldrb	r3, [r7, #3]
 80003b4:	fa22 f303 	lsr.w	r3, r2, r3
 80003b8:	b2db      	uxtb	r3, r3
 80003ba:	f003 0301 	and.w	r3, r3, #1
 80003be:	b2db      	uxtb	r3, r3
}
 80003c0:	4618      	mov	r0, r3
 80003c2:	370c      	adds	r7, #12
 80003c4:	46bd      	mov	sp, r7
 80003c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ca:	4770      	bx	lr

080003cc <PISH_GPIO_Toggle>:

void PISH_GPIO_Toggle(GPIOx_t* port, uint8_t pin){
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b084      	sub	sp, #16
 80003d0:	af00      	add	r7, sp, #0
 80003d2:	6078      	str	r0, [r7, #4]
 80003d4:	460b      	mov	r3, r1
 80003d6:	70fb      	strb	r3, [r7, #3]
	uint8_t state = PISH_GPIO_Read(port, pin);
 80003d8:	78fb      	ldrb	r3, [r7, #3]
 80003da:	4619      	mov	r1, r3
 80003dc:	6878      	ldr	r0, [r7, #4]
 80003de:	f7ff ffe0 	bl	80003a2 <PISH_GPIO_Read>
 80003e2:	4603      	mov	r3, r0
 80003e4:	73fb      	strb	r3, [r7, #15]
	PISH_GPIO_Write(port, pin, !state);
 80003e6:	7bfb      	ldrb	r3, [r7, #15]
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	bf0c      	ite	eq
 80003ec:	2301      	moveq	r3, #1
 80003ee:	2300      	movne	r3, #0
 80003f0:	b2db      	uxtb	r3, r3
 80003f2:	461a      	mov	r2, r3
 80003f4:	78fb      	ldrb	r3, [r7, #3]
 80003f6:	4619      	mov	r1, r3
 80003f8:	6878      	ldr	r0, [r7, #4]
 80003fa:	f7ff ffad 	bl	8000358 <PISH_GPIO_Write>
}
 80003fe:	bf00      	nop
 8000400:	3710      	adds	r7, #16
 8000402:	46bd      	mov	sp, r7
 8000404:	bd80      	pop	{r7, pc}
	...

08000408 <PISH_I2C_Init>:
 */

#include "pish_i2c_drv.h"
#include "pish_f411_sfr.h"

void PISH_I2C_Init(){
 8000408:	b480      	push	{r7}
 800040a:	af00      	add	r7, sp, #0

	RCC->AHB1ENR.B.GPIOBEN = 1;
 800040c:	4a25      	ldr	r2, [pc, #148]	@ (80004a4 <PISH_I2C_Init+0x9c>)
 800040e:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8000410:	f043 0302 	orr.w	r3, r3, #2
 8000414:	6313      	str	r3, [r2, #48]	@ 0x30

	GPIOB->MODER.B.MODER8 = 2;
 8000416:	4a24      	ldr	r2, [pc, #144]	@ (80004a8 <PISH_I2C_Init+0xa0>)
 8000418:	6813      	ldr	r3, [r2, #0]
 800041a:	2102      	movs	r1, #2
 800041c:	f361 4311 	bfi	r3, r1, #16, #2
 8000420:	6013      	str	r3, [r2, #0]
	GPIOB->MODER.B.MODER9 = 2;
 8000422:	4a21      	ldr	r2, [pc, #132]	@ (80004a8 <PISH_I2C_Init+0xa0>)
 8000424:	6813      	ldr	r3, [r2, #0]
 8000426:	2102      	movs	r1, #2
 8000428:	f361 4393 	bfi	r3, r1, #18, #2
 800042c:	6013      	str	r3, [r2, #0]

	GPIOB->OSPEEDR.B.OSPEEDR8 = 3;
 800042e:	4a1e      	ldr	r2, [pc, #120]	@ (80004a8 <PISH_I2C_Init+0xa0>)
 8000430:	6893      	ldr	r3, [r2, #8]
 8000432:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 8000436:	6093      	str	r3, [r2, #8]
	GPIOB->OSPEEDR.B.OSPEEDR9 = 3;
 8000438:	4a1b      	ldr	r2, [pc, #108]	@ (80004a8 <PISH_I2C_Init+0xa0>)
 800043a:	6893      	ldr	r3, [r2, #8]
 800043c:	f443 2340 	orr.w	r3, r3, #786432	@ 0xc0000
 8000440:	6093      	str	r3, [r2, #8]

	GPIOB->OTYPER.B.OT8 = 1;
 8000442:	4a19      	ldr	r2, [pc, #100]	@ (80004a8 <PISH_I2C_Init+0xa0>)
 8000444:	6853      	ldr	r3, [r2, #4]
 8000446:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800044a:	6053      	str	r3, [r2, #4]
	GPIOB->OTYPER.B.OT9 = 1;
 800044c:	4a16      	ldr	r2, [pc, #88]	@ (80004a8 <PISH_I2C_Init+0xa0>)
 800044e:	6853      	ldr	r3, [r2, #4]
 8000450:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000454:	6053      	str	r3, [r2, #4]

	GPIOB->AFRH.B.AFRH8 = 4;
 8000456:	4a14      	ldr	r2, [pc, #80]	@ (80004a8 <PISH_I2C_Init+0xa0>)
 8000458:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 800045a:	2104      	movs	r1, #4
 800045c:	f361 0303 	bfi	r3, r1, #0, #4
 8000460:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFRH.B.AFRH9 = 4;
 8000462:	4a11      	ldr	r2, [pc, #68]	@ (80004a8 <PISH_I2C_Init+0xa0>)
 8000464:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 8000466:	2104      	movs	r1, #4
 8000468:	f361 1307 	bfi	r3, r1, #4, #4
 800046c:	6253      	str	r3, [r2, #36]	@ 0x24

	RCC->APB1ENR.B.I2C1EN = 1;
 800046e:	4a0d      	ldr	r2, [pc, #52]	@ (80004a4 <PISH_I2C_Init+0x9c>)
 8000470:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8000472:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000476:	6413      	str	r3, [r2, #64]	@ 0x40
	I2C1->CR2.B.FREQ = 50;
 8000478:	4a0c      	ldr	r2, [pc, #48]	@ (80004ac <PISH_I2C_Init+0xa4>)
 800047a:	6853      	ldr	r3, [r2, #4]
 800047c:	2132      	movs	r1, #50	@ 0x32
 800047e:	f361 0305 	bfi	r3, r1, #0, #6
 8000482:	6053      	str	r3, [r2, #4]
	I2C1->CCR.B.CCR = 25000000/100000;
 8000484:	4a09      	ldr	r2, [pc, #36]	@ (80004ac <PISH_I2C_Init+0xa4>)
 8000486:	69d3      	ldr	r3, [r2, #28]
 8000488:	21fa      	movs	r1, #250	@ 0xfa
 800048a:	f361 030b 	bfi	r3, r1, #0, #12
 800048e:	61d3      	str	r3, [r2, #28]
	I2C1->CR1.B.PE = 1;
 8000490:	4a06      	ldr	r2, [pc, #24]	@ (80004ac <PISH_I2C_Init+0xa4>)
 8000492:	6813      	ldr	r3, [r2, #0]
 8000494:	f043 0301 	orr.w	r3, r3, #1
 8000498:	6013      	str	r3, [r2, #0]

}
 800049a:	bf00      	nop
 800049c:	46bd      	mov	sp, r7
 800049e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a2:	4770      	bx	lr
 80004a4:	40023800 	.word	0x40023800
 80004a8:	40020400 	.word	0x40020400
 80004ac:	40005400 	.word	0x40005400

080004b0 <PISH_RCC_Int>:
 *      Author: andre
 */
#include "pish_rcc_drv.h"
#include  "pish_f411_sfr.h"

void PISH_RCC_Int(){
 80004b0:	b480      	push	{r7}
 80004b2:	b083      	sub	sp, #12
 80004b4:	af00      	add	r7, sp, #0
	RCC->CR.B.HSEON = ON;
 80004b6:	4a3a      	ldr	r2, [pc, #232]	@ (80005a0 <PISH_RCC_Int+0xf0>)
 80004b8:	6813      	ldr	r3, [r2, #0]
 80004ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80004be:	6013      	str	r3, [r2, #0]

	uint32_t counter = 0;
 80004c0:	2300      	movs	r3, #0
 80004c2:	607b      	str	r3, [r7, #4]
	while(RCC->CR.B.HSERDY == OFF){
 80004c4:	e002      	b.n	80004cc <PISH_RCC_Int+0x1c>
		counter++;
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	3301      	adds	r3, #1
 80004ca:	607b      	str	r3, [r7, #4]
	while(RCC->CR.B.HSERDY == OFF){
 80004cc:	4b34      	ldr	r3, [pc, #208]	@ (80005a0 <PISH_RCC_Int+0xf0>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	f3c3 4340 	ubfx	r3, r3, #17, #1
 80004d4:	b2db      	uxtb	r3, r3
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d0f5      	beq.n	80004c6 <PISH_RCC_Int+0x16>
	}

	RCC->PLLCFGR.R &= ~(0x3F); // SET M DIVIDDER
 80004da:	4b31      	ldr	r3, [pc, #196]	@ (80005a0 <PISH_RCC_Int+0xf0>)
 80004dc:	685b      	ldr	r3, [r3, #4]
 80004de:	4a30      	ldr	r2, [pc, #192]	@ (80005a0 <PISH_RCC_Int+0xf0>)
 80004e0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80004e4:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR.R |= (4<<0); // SET M DIVIDDER
 80004e6:	4b2e      	ldr	r3, [pc, #184]	@ (80005a0 <PISH_RCC_Int+0xf0>)
 80004e8:	685b      	ldr	r3, [r3, #4]
 80004ea:	4a2d      	ldr	r2, [pc, #180]	@ (80005a0 <PISH_RCC_Int+0xf0>)
 80004ec:	f043 0304 	orr.w	r3, r3, #4
 80004f0:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR.R &= ~(0x1FF<<OFF_SET); // SET N MULTIOPLAY
 80004f2:	4b2b      	ldr	r3, [pc, #172]	@ (80005a0 <PISH_RCC_Int+0xf0>)
 80004f4:	685b      	ldr	r3, [r3, #4]
 80004f6:	4a2a      	ldr	r2, [pc, #168]	@ (80005a0 <PISH_RCC_Int+0xf0>)
 80004f8:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80004fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000500:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR.R |= (100<<OFF_SET); // SET N MULTIOPLAY
 8000502:	4b27      	ldr	r3, [pc, #156]	@ (80005a0 <PISH_RCC_Int+0xf0>)
 8000504:	685b      	ldr	r3, [r3, #4]
 8000506:	4a26      	ldr	r2, [pc, #152]	@ (80005a0 <PISH_RCC_Int+0xf0>)
 8000508:	f443 53c8 	orr.w	r3, r3, #6400	@ 0x1900
 800050c:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR.R &= ~(3<<16); // SET P DRIVER
 800050e:	4b24      	ldr	r3, [pc, #144]	@ (80005a0 <PISH_RCC_Int+0xf0>)
 8000510:	685b      	ldr	r3, [r3, #4]
 8000512:	4a23      	ldr	r2, [pc, #140]	@ (80005a0 <PISH_RCC_Int+0xf0>)
 8000514:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8000518:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR.B.PLLSRC = PPL_SRC_HSE; // SET hse
 800051a:	4a21      	ldr	r2, [pc, #132]	@ (80005a0 <PISH_RCC_Int+0xf0>)
 800051c:	6853      	ldr	r3, [r2, #4]
 800051e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000522:	6053      	str	r3, [r2, #4]

	RCC->CR.B.PLLON = ON;
 8000524:	4a1e      	ldr	r2, [pc, #120]	@ (80005a0 <PISH_RCC_Int+0xf0>)
 8000526:	6813      	ldr	r3, [r2, #0]
 8000528:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800052c:	6013      	str	r3, [r2, #0]
	counter = 0;
 800052e:	2300      	movs	r3, #0
 8000530:	607b      	str	r3, [r7, #4]
	while(RCC->CR.B.PLLON == OFF){
 8000532:	e002      	b.n	800053a <PISH_RCC_Int+0x8a>
		counter++;
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	3301      	adds	r3, #1
 8000538:	607b      	str	r3, [r7, #4]
	while(RCC->CR.B.PLLON == OFF){
 800053a:	4b19      	ldr	r3, [pc, #100]	@ (80005a0 <PISH_RCC_Int+0xf0>)
 800053c:	681b      	ldr	r3, [r3, #0]
 800053e:	f3c3 6300 	ubfx	r3, r3, #24, #1
 8000542:	b2db      	uxtb	r3, r3
 8000544:	2b00      	cmp	r3, #0
 8000546:	d0f5      	beq.n	8000534 <PISH_RCC_Int+0x84>
	}

	FLASH->ACR.B.LATENCY = 3;
 8000548:	4a16      	ldr	r2, [pc, #88]	@ (80005a4 <PISH_RCC_Int+0xf4>)
 800054a:	6813      	ldr	r3, [r2, #0]
 800054c:	2103      	movs	r1, #3
 800054e:	f361 0302 	bfi	r3, r1, #0, #3
 8000552:	6013      	str	r3, [r2, #0]


	RCC->CFGR.R |= 2;
 8000554:	4b12      	ldr	r3, [pc, #72]	@ (80005a0 <PISH_RCC_Int+0xf0>)
 8000556:	689b      	ldr	r3, [r3, #8]
 8000558:	4a11      	ldr	r2, [pc, #68]	@ (80005a0 <PISH_RCC_Int+0xf0>)
 800055a:	f043 0302 	orr.w	r3, r3, #2
 800055e:	6093      	str	r3, [r2, #8]


	SysTick->LOAD.B.RELOAD = 100000 - 1;
 8000560:	4a11      	ldr	r2, [pc, #68]	@ (80005a8 <PISH_RCC_Int+0xf8>)
 8000562:	6853      	ldr	r3, [r2, #4]
 8000564:	4911      	ldr	r1, [pc, #68]	@ (80005ac <PISH_RCC_Int+0xfc>)
 8000566:	f361 0317 	bfi	r3, r1, #0, #24
 800056a:	6053      	str	r3, [r2, #4]
	SysTick->CTRL.B.CLKSOURCE = ON;
 800056c:	4a0e      	ldr	r2, [pc, #56]	@ (80005a8 <PISH_RCC_Int+0xf8>)
 800056e:	6813      	ldr	r3, [r2, #0]
 8000570:	f043 0304 	orr.w	r3, r3, #4
 8000574:	6013      	str	r3, [r2, #0]
	SysTick->CTRL.B.TICKINT = ON;
 8000576:	4a0c      	ldr	r2, [pc, #48]	@ (80005a8 <PISH_RCC_Int+0xf8>)
 8000578:	6813      	ldr	r3, [r2, #0]
 800057a:	f043 0302 	orr.w	r3, r3, #2
 800057e:	6013      	str	r3, [r2, #0]
	SysTick->CTRL.B.ENABLE = ON;
 8000580:	4a09      	ldr	r2, [pc, #36]	@ (80005a8 <PISH_RCC_Int+0xf8>)
 8000582:	6813      	ldr	r3, [r2, #0]
 8000584:	f043 0301 	orr.w	r3, r3, #1
 8000588:	6013      	str	r3, [r2, #0]


	RCC->APB2ENR.B.SYSCFGEN = ON;
 800058a:	4a05      	ldr	r2, [pc, #20]	@ (80005a0 <PISH_RCC_Int+0xf0>)
 800058c:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800058e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000592:	6453      	str	r3, [r2, #68]	@ 0x44

}
 8000594:	bf00      	nop
 8000596:	370c      	adds	r7, #12
 8000598:	46bd      	mov	sp, r7
 800059a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059e:	4770      	bx	lr
 80005a0:	40023800 	.word	0x40023800
 80005a4:	40023c00 	.word	0x40023c00
 80005a8:	e000e010 	.word	0xe000e010
 80005ac:	0001869f 	.word	0x0001869f

080005b0 <PISH_Timer_SetDuty>:
	// Enable timer 2
	TIM2->CR1.B.CEN = 1;
}

void PISH_Timer_SetDuty(uint8_t duty)
{
 80005b0:	b480      	push	{r7}
 80005b2:	b083      	sub	sp, #12
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	4603      	mov	r3, r0
 80005b8:	71fb      	strb	r3, [r7, #7]
	// Скважность ШИМ
	TIM2->CCR1.R = duty;
 80005ba:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80005be:	79fb      	ldrb	r3, [r7, #7]
 80005c0:	6353      	str	r3, [r2, #52]	@ 0x34
}
 80005c2:	bf00      	nop
 80005c4:	370c      	adds	r7, #12
 80005c6:	46bd      	mov	sp, r7
 80005c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005cc:	4770      	bx	lr
	...

080005d0 <PISH_UART_Init>:


static void (*rx_callback)(uint8_t data);

void PISH_UART_Init(USARTx_t* uart, UARTParam_t* params)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b085      	sub	sp, #20
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
 80005d8:	6039      	str	r1, [r7, #0]
    // [translate:Проверяем, если uart - это USART2]
    if (USART2 == uart)
 80005da:	4a38      	ldr	r2, [pc, #224]	@ (80006bc <PISH_UART_Init+0xec>)
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	4293      	cmp	r3, r2
 80005e0:	d13b      	bne.n	800065a <PISH_UART_Init+0x8a>
    {
        // [translate:Включаем тактирование GPIOA (необходимо для пинов UART)]
        RCC->AHB1ENR.B.GPIOAEN = 1U;
 80005e2:	4a37      	ldr	r2, [pc, #220]	@ (80006c0 <PISH_UART_Init+0xf0>)
 80005e4:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80005e6:	f043 0301 	orr.w	r3, r3, #1
 80005ea:	6313      	str	r3, [r2, #48]	@ 0x30

        // [translate:Настраиваем альтернативную функцию для PA2 (USART2_TX) в AF7]
        GPIOA->AFRL.B.AFRL2 = 7U;
 80005ec:	4a35      	ldr	r2, [pc, #212]	@ (80006c4 <PISH_UART_Init+0xf4>)
 80005ee:	6a13      	ldr	r3, [r2, #32]
 80005f0:	2107      	movs	r1, #7
 80005f2:	f361 230b 	bfi	r3, r1, #8, #4
 80005f6:	6213      	str	r3, [r2, #32]
        // [translate:Настраиваем альтернативную функцию для PA3 (USART2_RX) в AF7 (бинарно 0b111 = 7)]
        GPIOA->AFRL.B.AFRL3 = 0b111;
 80005f8:	4a32      	ldr	r2, [pc, #200]	@ (80006c4 <PISH_UART_Init+0xf4>)
 80005fa:	6a13      	ldr	r3, [r2, #32]
 80005fc:	2107      	movs	r1, #7
 80005fe:	f361 330f 	bfi	r3, r1, #12, #4
 8000602:	6213      	str	r3, [r2, #32]

        // [translate:Устанавливаем режим PA2 и PA3 в альтернативную функцию (2)]
        GPIOA->MODER.B.MODER2 = 2U;
 8000604:	4a2f      	ldr	r2, [pc, #188]	@ (80006c4 <PISH_UART_Init+0xf4>)
 8000606:	6813      	ldr	r3, [r2, #0]
 8000608:	2102      	movs	r1, #2
 800060a:	f361 1305 	bfi	r3, r1, #4, #2
 800060e:	6013      	str	r3, [r2, #0]
        GPIOA->MODER.B.MODER3 = 2U;
 8000610:	4a2c      	ldr	r2, [pc, #176]	@ (80006c4 <PISH_UART_Init+0xf4>)
 8000612:	6813      	ldr	r3, [r2, #0]
 8000614:	2102      	movs	r1, #2
 8000616:	f361 1387 	bfi	r3, r1, #6, #2
 800061a:	6013      	str	r3, [r2, #0]

        // [translate:Устанавливаем тип вывода для PA2 и PA3 на push-pull (0)]
        GPIOA->OTYPER.B.OT2 = 0;
 800061c:	4a29      	ldr	r2, [pc, #164]	@ (80006c4 <PISH_UART_Init+0xf4>)
 800061e:	6853      	ldr	r3, [r2, #4]
 8000620:	f36f 0382 	bfc	r3, #2, #1
 8000624:	6053      	str	r3, [r2, #4]
        GPIOA->OTYPER.B.OT3 = 0;
 8000626:	4a27      	ldr	r2, [pc, #156]	@ (80006c4 <PISH_UART_Init+0xf4>)
 8000628:	6853      	ldr	r3, [r2, #4]
 800062a:	f36f 03c3 	bfc	r3, #3, #1
 800062e:	6053      	str	r3, [r2, #4]

        // [translate:Устанавливаем скорость вывода для PA2 и PA3 на очень высокую (3)]
        GPIOA->OSPEEDR.B.OSPEEDR2 = 3U;
 8000630:	4a24      	ldr	r2, [pc, #144]	@ (80006c4 <PISH_UART_Init+0xf4>)
 8000632:	6893      	ldr	r3, [r2, #8]
 8000634:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8000638:	6093      	str	r3, [r2, #8]
        GPIOA->OSPEEDR.B.OSPEEDR3 = 3U;
 800063a:	4a22      	ldr	r2, [pc, #136]	@ (80006c4 <PISH_UART_Init+0xf4>)
 800063c:	6893      	ldr	r3, [r2, #8]
 800063e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8000642:	6093      	str	r3, [r2, #8]

        // [translate:Включаем тактирование USART2]
        RCC->APB1ENR.B.USART2EN = 1U;
 8000644:	4a1e      	ldr	r2, [pc, #120]	@ (80006c0 <PISH_UART_Init+0xf0>)
 8000646:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8000648:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800064c:	6413      	str	r3, [r2, #64]	@ 0x40

        // [translate:Включаем прерывание USART2 в NVIC (номер прерывания 38)]
        NVIC->ISER1.R |= (1<< (38 % 32));
 800064e:	4b1e      	ldr	r3, [pc, #120]	@ (80006c8 <PISH_UART_Init+0xf8>)
 8000650:	685b      	ldr	r3, [r3, #4]
 8000652:	4a1d      	ldr	r2, [pc, #116]	@ (80006c8 <PISH_UART_Init+0xf8>)
 8000654:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000658:	6053      	str	r3, [r2, #4]
    }

    // [translate:Вычисляем делитель для скорости передачи при частоте 100 МГц и скорости 9600 бод]
    uint16_t uartdiv = 100000000 / 9600U;
 800065a:	f642 03b0 	movw	r3, #10416	@ 0x28b0
 800065e:	81fb      	strh	r3, [r7, #14]

    // [translate:Устанавливаем мантиссу и дробную часть делителя в регистр BRR]
    uart->BRR.B.DIV_Mantissa = uartdiv / 16;
 8000660:	89fb      	ldrh	r3, [r7, #14]
 8000662:	091b      	lsrs	r3, r3, #4
 8000664:	b29b      	uxth	r3, r3
 8000666:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800066a:	b299      	uxth	r1, r3
 800066c:	687a      	ldr	r2, [r7, #4]
 800066e:	6893      	ldr	r3, [r2, #8]
 8000670:	f361 130f 	bfi	r3, r1, #4, #12
 8000674:	6093      	str	r3, [r2, #8]
    uart->BRR.B.DIV_Fraction = uartdiv % 16;
 8000676:	89fb      	ldrh	r3, [r7, #14]
 8000678:	f003 030f 	and.w	r3, r3, #15
 800067c:	b2d9      	uxtb	r1, r3
 800067e:	687a      	ldr	r2, [r7, #4]
 8000680:	6893      	ldr	r3, [r2, #8]
 8000682:	f361 0303 	bfi	r3, r1, #0, #4
 8000686:	6093      	str	r3, [r2, #8]

    // [translate:Включаем передачу и прием]
    uart->CR1.B.TE = 1;
 8000688:	687a      	ldr	r2, [r7, #4]
 800068a:	68d3      	ldr	r3, [r2, #12]
 800068c:	f043 0308 	orr.w	r3, r3, #8
 8000690:	60d3      	str	r3, [r2, #12]
    uart->CR1.B.RE = 1;
 8000692:	687a      	ldr	r2, [r7, #4]
 8000694:	68d3      	ldr	r3, [r2, #12]
 8000696:	f043 0304 	orr.w	r3, r3, #4
 800069a:	60d3      	str	r3, [r2, #12]

    // [translate:Включаем сам USART]
    uart->CR1.B.UE = 1;
 800069c:	687a      	ldr	r2, [r7, #4]
 800069e:	68d3      	ldr	r3, [r2, #12]
 80006a0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80006a4:	60d3      	str	r3, [r2, #12]

    // [translate:Включаем прерывание при непустом регистре приема (RXNE)]
    uart->CR1.B.RXNEIE = 1;
 80006a6:	687a      	ldr	r2, [r7, #4]
 80006a8:	68d3      	ldr	r3, [r2, #12]
 80006aa:	f043 0320 	orr.w	r3, r3, #32
 80006ae:	60d3      	str	r3, [r2, #12]
}
 80006b0:	bf00      	nop
 80006b2:	3714      	adds	r7, #20
 80006b4:	46bd      	mov	sp, r7
 80006b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ba:	4770      	bx	lr
 80006bc:	40004400 	.word	0x40004400
 80006c0:	40023800 	.word	0x40023800
 80006c4:	40020000 	.word	0x40020000
 80006c8:	e000e100 	.word	0xe000e100

080006cc <PISH_UART_SetCallback>:

void PISH_UART_SetCallback(void (*callback)(uint8_t data))
{
 80006cc:	b480      	push	{r7}
 80006ce:	b083      	sub	sp, #12
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
	rx_callback = callback;
 80006d4:	4a04      	ldr	r2, [pc, #16]	@ (80006e8 <PISH_UART_SetCallback+0x1c>)
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	6013      	str	r3, [r2, #0]
}
 80006da:	bf00      	nop
 80006dc:	370c      	adds	r7, #12
 80006de:	46bd      	mov	sp, r7
 80006e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e4:	4770      	bx	lr
 80006e6:	bf00      	nop
 80006e8:	20000024 	.word	0x20000024

080006ec <USART2_IRQHandler>:

void USART2_IRQHandler()
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
	if (0 == rx_callback){
 80006f2:	4b0d      	ldr	r3, [pc, #52]	@ (8000728 <USART2_IRQHandler+0x3c>)
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d011      	beq.n	800071e <USART2_IRQHandler+0x32>
		return;
	}

	uint8_t data = PISH_UART_ReadSync(USART2);
 80006fa:	4b0c      	ldr	r3, [pc, #48]	@ (800072c <USART2_IRQHandler+0x40>)
 80006fc:	4618      	mov	r0, r3
 80006fe:	f000 f817 	bl	8000730 <PISH_UART_ReadSync>
 8000702:	4603      	mov	r3, r0
 8000704:	71fb      	strb	r3, [r7, #7]
	rx_callback(data);
 8000706:	4b08      	ldr	r3, [pc, #32]	@ (8000728 <USART2_IRQHandler+0x3c>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	79fa      	ldrb	r2, [r7, #7]
 800070c:	4610      	mov	r0, r2
 800070e:	4798      	blx	r3
	PISH_UART_WriteSync(USART2, data);
 8000710:	4a06      	ldr	r2, [pc, #24]	@ (800072c <USART2_IRQHandler+0x40>)
 8000712:	79fb      	ldrb	r3, [r7, #7]
 8000714:	4619      	mov	r1, r3
 8000716:	4610      	mov	r0, r2
 8000718:	f000 f823 	bl	8000762 <PISH_UART_WriteSync>
 800071c:	e000      	b.n	8000720 <USART2_IRQHandler+0x34>
		return;
 800071e:	bf00      	nop
}
 8000720:	3708      	adds	r7, #8
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
 8000726:	bf00      	nop
 8000728:	20000024 	.word	0x20000024
 800072c:	40004400 	.word	0x40004400

08000730 <PISH_UART_ReadSync>:

uint8_t PISH_UART_ReadSync(USARTx_t* uart)
{
 8000730:	b480      	push	{r7}
 8000732:	b085      	sub	sp, #20
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
	while(!(uart->SR.B.RXNE)) {};
 8000738:	bf00      	nop
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8000742:	b2db      	uxtb	r3, r3
 8000744:	2b00      	cmp	r3, #0
 8000746:	d0f8      	beq.n	800073a <PISH_UART_ReadSync+0xa>
	uint8_t res = uart->DR.B.DR;
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	685b      	ldr	r3, [r3, #4]
 800074c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000750:	b29b      	uxth	r3, r3
 8000752:	73fb      	strb	r3, [r7, #15]
	return res;
 8000754:	7bfb      	ldrb	r3, [r7, #15]
}
 8000756:	4618      	mov	r0, r3
 8000758:	3714      	adds	r7, #20
 800075a:	46bd      	mov	sp, r7
 800075c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000760:	4770      	bx	lr

08000762 <PISH_UART_WriteSync>:

void PISH_UART_WriteSync(USARTx_t* uart, uint8_t data)
{
 8000762:	b480      	push	{r7}
 8000764:	b083      	sub	sp, #12
 8000766:	af00      	add	r7, sp, #0
 8000768:	6078      	str	r0, [r7, #4]
 800076a:	460b      	mov	r3, r1
 800076c:	70fb      	strb	r3, [r7, #3]
	while(!(uart->SR.B.TXE)) {};
 800076e:	bf00      	nop
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8000778:	b2db      	uxtb	r3, r3
 800077a:	2b00      	cmp	r3, #0
 800077c:	d0f8      	beq.n	8000770 <PISH_UART_WriteSync+0xe>
	uart->DR.B.DR = data;
 800077e:	78fb      	ldrb	r3, [r7, #3]
 8000780:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000784:	b299      	uxth	r1, r3
 8000786:	687a      	ldr	r2, [r7, #4]
 8000788:	6853      	ldr	r3, [r2, #4]
 800078a:	f361 0308 	bfi	r3, r1, #0, #9
 800078e:	6053      	str	r3, [r2, #4]
}
 8000790:	bf00      	nop
 8000792:	370c      	adds	r7, #12
 8000794:	46bd      	mov	sp, r7
 8000796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079a:	4770      	bx	lr

0800079c <STIMER_arm>:
static uint8_t timer_enable = 0;
static uint32_t timer_delay = 0;


void STIMER_arm(uint16_t delay)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b082      	sub	sp, #8
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	4603      	mov	r3, r0
 80007a4:	80fb      	strh	r3, [r7, #6]
	armed_at_ticks = get_Ticks();
 80007a6:	f000 f84b 	bl	8000840 <get_Ticks>
 80007aa:	4603      	mov	r3, r0
 80007ac:	4a05      	ldr	r2, [pc, #20]	@ (80007c4 <STIMER_arm+0x28>)
 80007ae:	6013      	str	r3, [r2, #0]
	timer_delay = delay;
 80007b0:	88fb      	ldrh	r3, [r7, #6]
 80007b2:	4a05      	ldr	r2, [pc, #20]	@ (80007c8 <STIMER_arm+0x2c>)
 80007b4:	6013      	str	r3, [r2, #0]
	timer_enable = 1;
 80007b6:	4b05      	ldr	r3, [pc, #20]	@ (80007cc <STIMER_arm+0x30>)
 80007b8:	2201      	movs	r2, #1
 80007ba:	701a      	strb	r2, [r3, #0]
}
 80007bc:	bf00      	nop
 80007be:	3708      	adds	r7, #8
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bd80      	pop	{r7, pc}
 80007c4:	20000028 	.word	0x20000028
 80007c8:	20000030 	.word	0x20000030
 80007cc:	2000002c 	.word	0x2000002c

080007d0 <NMI_Handler>:
  * @brief This function handles Non maskable interrupt.
  */
volatile uint32_t ticks = 0;

void NMI_Handler(void)
{
 80007d0:	b480      	push	{r7}
 80007d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007d4:	bf00      	nop
 80007d6:	e7fd      	b.n	80007d4 <NMI_Handler+0x4>

080007d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007dc:	bf00      	nop
 80007de:	e7fd      	b.n	80007dc <HardFault_Handler+0x4>

080007e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007e4:	bf00      	nop
 80007e6:	e7fd      	b.n	80007e4 <MemManage_Handler+0x4>

080007e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007e8:	b480      	push	{r7}
 80007ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007ec:	bf00      	nop
 80007ee:	e7fd      	b.n	80007ec <BusFault_Handler+0x4>

080007f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007f0:	b480      	push	{r7}
 80007f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007f4:	bf00      	nop
 80007f6:	e7fd      	b.n	80007f4 <UsageFault_Handler+0x4>

080007f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007fc:	bf00      	nop
 80007fe:	46bd      	mov	sp, r7
 8000800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000804:	4770      	bx	lr

08000806 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000806:	b480      	push	{r7}
 8000808:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800080a:	bf00      	nop
 800080c:	46bd      	mov	sp, r7
 800080e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000812:	4770      	bx	lr

08000814 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000814:	b480      	push	{r7}
 8000816:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000818:	bf00      	nop
 800081a:	46bd      	mov	sp, r7
 800081c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000820:	4770      	bx	lr
	...

08000824 <SysTick_Handler>:
  * @brief This function handles System tick timer.
  */

//uint32_t prev_ticks = 0;
void SysTick_Handler(void)
{
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0
	ticks++;
 8000828:	4b04      	ldr	r3, [pc, #16]	@ (800083c <SysTick_Handler+0x18>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	3301      	adds	r3, #1
 800082e:	4a03      	ldr	r2, [pc, #12]	@ (800083c <SysTick_Handler+0x18>)
 8000830:	6013      	str	r3, [r2, #0]
//	if(ticks - prev_ticks > 1000){
//		PISH_GPIO_Toggle(GPIOA, 5);
//		prev_ticks = ticks;
//	}
}
 8000832:	bf00      	nop
 8000834:	46bd      	mov	sp, r7
 8000836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083a:	4770      	bx	lr
 800083c:	20000034 	.word	0x20000034

08000840 <get_Ticks>:

uint32_t get_Ticks(){
 8000840:	b480      	push	{r7}
 8000842:	af00      	add	r7, sp, #0
	return ticks;
 8000844:	4b03      	ldr	r3, [pc, #12]	@ (8000854 <get_Ticks+0x14>)
 8000846:	681b      	ldr	r3, [r3, #0]
}
 8000848:	4618      	mov	r0, r3
 800084a:	46bd      	mov	sp, r7
 800084c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000850:	4770      	bx	lr
 8000852:	bf00      	nop
 8000854:	20000034 	.word	0x20000034

08000858 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000858:	f8df d030 	ldr.w	sp, [pc, #48]	@ 800088c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800085c:	480c      	ldr	r0, [pc, #48]	@ (8000890 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800085e:	490d      	ldr	r1, [pc, #52]	@ (8000894 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000860:	4a0d      	ldr	r2, [pc, #52]	@ (8000898 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000862:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000864:	e002      	b.n	800086c <LoopCopyDataInit>

08000866 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000866:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000868:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800086a:	3304      	adds	r3, #4

0800086c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800086c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800086e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000870:	d3f9      	bcc.n	8000866 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000872:	4a0a      	ldr	r2, [pc, #40]	@ (800089c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000874:	4c0a      	ldr	r4, [pc, #40]	@ (80008a0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000876:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000878:	e001      	b.n	800087e <LoopFillZerobss>

0800087a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800087a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800087c:	3204      	adds	r2, #4

0800087e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800087e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000880:	d3fb      	bcc.n	800087a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000882:	f000 f811 	bl	80008a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000886:	f7ff fce1 	bl	800024c <main>
  bx  lr    
 800088a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800088c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000890:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000894:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000898:	08000910 	.word	0x08000910
  ldr r2, =_sbss
 800089c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80008a0:	20000038 	.word	0x20000038

080008a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80008a4:	e7fe      	b.n	80008a4 <ADC_IRQHandler>
	...

080008a8 <__libc_init_array>:
 80008a8:	b570      	push	{r4, r5, r6, lr}
 80008aa:	4d0d      	ldr	r5, [pc, #52]	@ (80008e0 <__libc_init_array+0x38>)
 80008ac:	4c0d      	ldr	r4, [pc, #52]	@ (80008e4 <__libc_init_array+0x3c>)
 80008ae:	1b64      	subs	r4, r4, r5
 80008b0:	10a4      	asrs	r4, r4, #2
 80008b2:	2600      	movs	r6, #0
 80008b4:	42a6      	cmp	r6, r4
 80008b6:	d109      	bne.n	80008cc <__libc_init_array+0x24>
 80008b8:	4d0b      	ldr	r5, [pc, #44]	@ (80008e8 <__libc_init_array+0x40>)
 80008ba:	4c0c      	ldr	r4, [pc, #48]	@ (80008ec <__libc_init_array+0x44>)
 80008bc:	f000 f818 	bl	80008f0 <_init>
 80008c0:	1b64      	subs	r4, r4, r5
 80008c2:	10a4      	asrs	r4, r4, #2
 80008c4:	2600      	movs	r6, #0
 80008c6:	42a6      	cmp	r6, r4
 80008c8:	d105      	bne.n	80008d6 <__libc_init_array+0x2e>
 80008ca:	bd70      	pop	{r4, r5, r6, pc}
 80008cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80008d0:	4798      	blx	r3
 80008d2:	3601      	adds	r6, #1
 80008d4:	e7ee      	b.n	80008b4 <__libc_init_array+0xc>
 80008d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80008da:	4798      	blx	r3
 80008dc:	3601      	adds	r6, #1
 80008de:	e7f2      	b.n	80008c6 <__libc_init_array+0x1e>
 80008e0:	08000908 	.word	0x08000908
 80008e4:	08000908 	.word	0x08000908
 80008e8:	08000908 	.word	0x08000908
 80008ec:	0800090c 	.word	0x0800090c

080008f0 <_init>:
 80008f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80008f2:	bf00      	nop
 80008f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80008f6:	bc08      	pop	{r3}
 80008f8:	469e      	mov	lr, r3
 80008fa:	4770      	bx	lr

080008fc <_fini>:
 80008fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80008fe:	bf00      	nop
 8000900:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000902:	bc08      	pop	{r3}
 8000904:	469e      	mov	lr, r3
 8000906:	4770      	bx	lr
