{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 14 17:39:24 2015 " "Info: Processing started: Thu May 14 17:39:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycleCPU -c SingleCycleCPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleCPU -c SingleCycleCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_Latch-arch " "Info: Found design unit 1: D_Latch-arch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 D_Latch " "Info: Found entity 1: D_Latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_slave_dff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file master_slave_dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Master_Slave_DFF-arch " "Info: Found design unit 1: Master_Slave_DFF-arch" {  } { { "Master_Slave_DFF.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/Master_Slave_DFF.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Master_Slave_DFF " "Info: Found entity 1: Master_Slave_DFF" {  } { { "Master_Slave_DFF.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/Master_Slave_DFF.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_cell.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sram_cell.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_cell-arch " "Info: Found design unit 1: sram_cell-arch" {  } { { "sram_cell.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sram_cell.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sram_cell " "Info: Found entity 1: sram_cell" {  } { { "sram_cell.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sram_cell.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_register.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sram_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_register-arch " "Info: Found design unit 1: sram_register-arch" {  } { { "sram_register.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sram_register.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sram_register " "Info: Found entity 1: sram_register" {  } { { "sram_register.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sram_register.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode4to16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decode4to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode4to16-arch " "Info: Found design unit 1: decode4to16-arch" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decode4to16 " "Info: Found entity 1: decode4to16" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_chip.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sram_chip.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sram_chip " "Info: Found entity 1: sram_chip" {  } { { "sram_chip.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sram_chip.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ext.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file sign_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 converter-ARCH " "Info: Found design unit 1: converter-ARCH" {  } { { "sign_ext.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sign_ext.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sign_ext-ARCH " "Info: Found design unit 2: sign_ext-ARCH" {  } { { "sign_ext.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sign_ext.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 converter " "Info: Found entity 1: converter" {  } { { "sign_ext.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sign_ext.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sign_ext " "Info: Found entity 2: sign_ext" {  } { { "sign_ext.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sign_ext.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux16 " "Info: Found entity 1: mux16" {  } { { "mux16.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/mux16.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub16.vhd 8 4 " "Info: Found 8 design units, including 4 entities, in source file addsub16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorGate-ARCH " "Info: Found design unit 1: xorGate-ARCH" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 full_adder-ARCH " "Info: Found design unit 2: full_adder-ARCH" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 convert-ARCH " "Info: Found design unit 3: convert-ARCH" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 addsub16-struct " "Info: Found design unit 4: addsub16-struct" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 78 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 xorGate " "Info: Found entity 1: xorGate" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Info: Found entity 2: full_adder" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 convert " "Info: Found entity 3: convert" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 34 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 addsub16 " "Info: Found entity 4: addsub16" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file instruction_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Info: Found entity 1: instruction_register" {  } { { "instruction_register.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/instruction_register.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruct_msdff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instruct_msdff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruct_MSDFF-arch " "Info: Found design unit 1: instruct_MSDFF-arch" {  } { { "instruct_MSDFF.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/instruct_MSDFF.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 instruct_MSDFF " "Info: Found entity 1: instruct_MSDFF" {  } { { "instruct_MSDFF.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/instruct_MSDFF.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_chip sram_chip:inst1 " "Info: Elaborating entity \"sram_chip\" for hierarchy \"sram_chip:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 192 736 952 352 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_register sram_chip:inst1\|sram_register:inst " "Info: Elaborating entity \"sram_register\" for hierarchy \"sram_chip:inst1\|sram_register:inst\"" {  } { { "sram_chip.bdf" "inst" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sram_chip.bdf" { { 168 680 880 328 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_cell sram_chip:inst1\|sram_register:inst\|sram_cell:cell0 " "Info: Elaborating entity \"sram_cell\" for hierarchy \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell0\"" {  } { { "sram_register.vhd" "cell0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sram_register.vhd" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "notQ sram_cell.vhd(16) " "Warning (10036): Verilog HDL or VHDL warning at sram_cell.vhd(16): object \"notQ\" assigned a value but never read" {  } { { "sram_cell.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sram_cell.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Master_Slave_DFF sram_chip:inst1\|sram_register:inst\|sram_cell:cell0\|Master_Slave_DFF:cell " "Info: Elaborating entity \"Master_Slave_DFF\" for hierarchy \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell0\|Master_Slave_DFF:cell\"" {  } { { "sram_cell.vhd" "cell" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sram_cell.vhd" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "notInter Master_Slave_DFF.vhd(16) " "Warning (10036): Verilog HDL or VHDL warning at Master_Slave_DFF.vhd(16): object \"notInter\" assigned a value but never read" {  } { { "Master_Slave_DFF.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/Master_Slave_DFF.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_Latch sram_chip:inst1\|sram_register:inst\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master " "Info: Elaborating entity \"D_Latch\" for hierarchy \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\"" {  } { { "Master_Slave_DFF.vhd" "Master" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/Master_Slave_DFF.vhd" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16 mux16:inst7 " "Info: Elaborating entity \"mux16\" for hierarchy \"mux16:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { -16 688 888 80 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register instruction_register:inst8 " "Info: Elaborating entity \"instruction_register\" for hierarchy \"instruction_register:inst8\"" {  } { { "CPU.bdf" "inst8" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 224 224 448 352 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruct_MSDFF instruction_register:inst8\|instruct_MSDFF:inst4 " "Info: Elaborating entity \"instruct_MSDFF\" for hierarchy \"instruction_register:inst8\|instruct_MSDFF:inst4\"" {  } { { "instruction_register.bdf" "inst4" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/instruction_register.bdf" { { 32 360 456 128 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "notInter instruct_MSDFF.vhd(16) " "Warning (10036): Verilog HDL or VHDL warning at instruct_MSDFF.vhd(16): object \"notInter\" assigned a value but never read" {  } { { "instruct_MSDFF.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/instruct_MSDFF.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext sign_ext:inst2 " "Info: Elaborating entity \"sign_ext\" for hierarchy \"sign_ext:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 0 512 656 96 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "converter sign_ext:inst2\|converter:extend0 " "Info: Elaborating entity \"converter\" for hierarchy \"sign_ext:inst2\|converter:extend0\"" {  } { { "sign_ext.vhd" "extend0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sign_ext.vhd" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub16 addsub16:inst " "Info: Elaborating entity \"addsub16\" for hierarchy \"addsub16:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 176 1016 1160 304 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorGate addsub16:inst\|xorGate:GX0 " "Info: Elaborating entity \"xorGate\" for hierarchy \"addsub16:inst\|xorGate:GX0\"" {  } { { "addsub16.vhd" "GX0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder addsub16:inst\|full_adder:FA0 " "Info: Elaborating entity \"full_adder\" for hierarchy \"addsub16:inst\|full_adder:FA0\"" {  } { { "addsub16.vhd" "FA0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 117 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert addsub16:inst\|convert:DISPLAY0 " "Info: Elaborating entity \"convert\" for hierarchy \"addsub16:inst\|convert:DISPLAY0\"" {  } { { "addsub16.vhd" "DISPLAY0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 134 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode4to16 decode4to16:inst3 " "Info: Elaborating entity \"decode4to16\" for hierarchy \"decode4to16:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 160 512 656 256 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16:inst7\|Output\[15\]\" " "Warning: Converted tri-state node \"mux16:inst7\|Output\[15\]\" into a selector" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16:inst7\|Output\[14\]\" " "Warning: Converted tri-state node \"mux16:inst7\|Output\[14\]\" into a selector" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16:inst7\|Output\[13\]\" " "Warning: Converted tri-state node \"mux16:inst7\|Output\[13\]\" into a selector" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16:inst7\|Output\[12\]\" " "Warning: Converted tri-state node \"mux16:inst7\|Output\[12\]\" into a selector" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16:inst7\|Output\[11\]\" " "Warning: Converted tri-state node \"mux16:inst7\|Output\[11\]\" into a selector" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16:inst7\|Output\[10\]\" " "Warning: Converted tri-state node \"mux16:inst7\|Output\[10\]\" into a selector" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16:inst7\|Output\[9\]\" " "Warning: Converted tri-state node \"mux16:inst7\|Output\[9\]\" into a selector" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16:inst7\|Output\[8\]\" " "Warning: Converted tri-state node \"mux16:inst7\|Output\[8\]\" into a selector" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16:inst7\|Output\[7\]\" " "Warning: Converted tri-state node \"mux16:inst7\|Output\[7\]\" into a selector" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16:inst7\|Output\[6\]\" " "Warning: Converted tri-state node \"mux16:inst7\|Output\[6\]\" into a selector" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16:inst7\|Output\[5\]\" " "Warning: Converted tri-state node \"mux16:inst7\|Output\[5\]\" into a selector" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16:inst7\|Output\[4\]\" " "Warning: Converted tri-state node \"mux16:inst7\|Output\[4\]\" into a selector" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16:inst7\|Output\[3\]\" " "Warning: Converted tri-state node \"mux16:inst7\|Output\[3\]\" into a selector" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16:inst7\|Output\[2\]\" " "Warning: Converted tri-state node \"mux16:inst7\|Output\[2\]\" into a selector" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16:inst7\|Output\[1\]\" " "Warning: Converted tri-state node \"mux16:inst7\|Output\[1\]\" into a selector" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16:inst7\|Output\[0\]\" " "Warning: Converted tri-state node \"mux16:inst7\|Output\[0\]\" into a selector" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutA\[15\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutA\[15\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutA\[14\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutA\[14\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutA\[13\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutA\[13\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutA\[12\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutA\[12\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutA\[11\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutA\[11\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutA\[10\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutA\[10\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutA\[9\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutA\[9\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutA\[8\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutA\[8\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutA\[7\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutA\[7\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutA\[6\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutA\[6\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutA\[5\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutA\[5\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutA\[4\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutA\[4\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutA\[3\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutA\[3\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutA\[2\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutA\[2\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutA\[1\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutA\[1\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutA\[0\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutA\[0\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutB\[15\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutB\[15\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutB\[14\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutB\[14\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutB\[13\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutB\[13\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutB\[12\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutB\[12\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutB\[11\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutB\[11\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutB\[10\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutB\[10\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutB\[9\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutB\[9\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutB\[8\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutB\[8\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutB\[7\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutB\[7\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutB\[6\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutB\[6\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutB\[5\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutB\[5\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutB\[4\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutB\[4\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutB\[3\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutB\[3\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutB\[2\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutB\[2\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutB\[1\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutB\[1\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sram_chip:inst1\|DataOutB\[0\]\" " "Warning: Converted tri-state node \"sram_chip:inst1\|DataOutB\[0\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SingleCycleCPU " "Warning: Ignored assignments for entity \"SingleCycleCPU\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity SingleCycleCPU -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity SingleCycleCPU -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity SingleCycleCPU -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity SingleCycleCPU -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[1\] " "Warning (15610): No output dependent on input pin \"Instruction\[1\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 248 8 176 264 "Instruction\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[0\] " "Warning (15610): No output dependent on input pin \"Instruction\[0\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 248 8 176 264 "Instruction\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1227 " "Info: Implemented 1227 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Info: Implemented 60 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1149 " "Info: Implemented 1149 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 14 17:39:56 2015 " "Info: Processing ended: Thu May 14 17:39:56 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Info: Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Info: Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 14 17:39:58 2015 " "Info: Processing started: Thu May 14 17:39:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SingleCycleCPU -c SingleCycleCPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off SingleCycleCPU -c SingleCycleCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "SingleCycleCPU EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"SingleCycleCPU\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 3084 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 3085 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 3086 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 78 " "Critical Warning: No exact pin location assignment(s) for 16 pins of 78 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[15\] " "Info: Pin Result\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Result[15] } } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 200 1192 1368 216 "Result\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 1281 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[14\] " "Info: Pin Result\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Result[14] } } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 200 1192 1368 216 "Result\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 1282 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[13\] " "Info: Pin Result\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Result[13] } } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 200 1192 1368 216 "Result\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 1283 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[12\] " "Info: Pin Result\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Result[12] } } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 200 1192 1368 216 "Result\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 1284 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[11\] " "Info: Pin Result\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Result[11] } } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 200 1192 1368 216 "Result\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 1285 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[10\] " "Info: Pin Result\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Result[10] } } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 200 1192 1368 216 "Result\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 1286 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[9\] " "Info: Pin Result\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Result[9] } } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 200 1192 1368 216 "Result\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 1287 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[8\] " "Info: Pin Result\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Result[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 200 1192 1368 216 "Result\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 1288 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[7\] " "Info: Pin Result\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Result[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 200 1192 1368 216 "Result\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 1289 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[6\] " "Info: Pin Result\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Result[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 200 1192 1368 216 "Result\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 1290 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[5\] " "Info: Pin Result\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Result[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 200 1192 1368 216 "Result\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 1291 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[4\] " "Info: Pin Result\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Result[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 200 1192 1368 216 "Result\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 1292 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[3\] " "Info: Pin Result\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Result[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 200 1192 1368 216 "Result\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 1293 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[2\] " "Info: Pin Result\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Result[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 200 1192 1368 216 "Result\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 1294 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[1\] " "Info: Pin Result\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Result[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 200 1192 1368 216 "Result\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 1295 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[0\] " "Info: Pin Result\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Result[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 200 1192 1368 216 "Result\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 1296 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell0\|comb~0  " "Info: Automatically promoted node sram_chip:inst1\|sram_register:inst10\|sram_cell:cell0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst10|sram_cell:cell0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 2521 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell0\|comb~0  " "Info: Automatically promoted node sram_chip:inst1\|sram_register:inst11\|sram_cell:cell0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst11|sram_cell:cell0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 2538 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell0\|comb~0  " "Info: Automatically promoted node sram_chip:inst1\|sram_register:inst12\|sram_cell:cell0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst12|sram_cell:cell0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 2517 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell0\|comb~0  " "Info: Automatically promoted node sram_chip:inst1\|sram_register:inst13\|sram_cell:cell0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 2534 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell0\|comb~0  " "Info: Automatically promoted node sram_chip:inst1\|sram_register:inst14\|sram_cell:cell0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst14|sram_cell:cell0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 2519 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell0\|comb~0  " "Info: Automatically promoted node sram_chip:inst1\|sram_register:inst15\|sram_cell:cell0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst15|sram_cell:cell0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 2536 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell0\|comb~0  " "Info: Automatically promoted node sram_chip:inst1\|sram_register:inst16\|sram_cell:cell0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst16|sram_cell:cell0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 2523 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell0\|comb~0  " "Info: Automatically promoted node sram_chip:inst1\|sram_register:inst17\|sram_cell:cell0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst17|sram_cell:cell0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 2540 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell0\|comb~0  " "Info: Automatically promoted node sram_chip:inst1\|sram_register:inst1\|sram_cell:cell0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 2528 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell0\|comb~0  " "Info: Automatically promoted node sram_chip:inst1\|sram_register:inst2\|sram_cell:cell0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst2|sram_cell:cell0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 2526 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell0\|comb~0  " "Info: Automatically promoted node sram_chip:inst1\|sram_register:inst3\|sram_cell:cell0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst3|sram_cell:cell0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 2532 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell0\|comb~0  " "Info: Automatically promoted node sram_chip:inst1\|sram_register:inst6\|sram_cell:cell0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst6|sram_cell:cell0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 2512 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell0\|comb~0  " "Info: Automatically promoted node sram_chip:inst1\|sram_register:inst7\|sram_cell:cell0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 2509 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell0\|comb~0  " "Info: Automatically promoted node sram_chip:inst1\|sram_register:inst8\|sram_cell:cell0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst8|sram_cell:cell0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 2506 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell0\|comb~0  " "Info: Automatically promoted node sram_chip:inst1\|sram_register:inst9\|sram_cell:cell0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 2514 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell0\|comb~0  " "Info: Automatically promoted node sram_chip:inst1\|sram_register:inst\|sram_cell:cell0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst|sram_cell:cell0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 2530 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 0 16 0 " "Info: Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 7 57 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 63 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 23 36 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 16 42 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 11 45 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Info: Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "14.545 ns register register " "Info: Estimated most critical path is register to register delay of 14.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram_chip:inst1\|sram_register:inst16\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 1 REG LAB_X21_Y20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X21_Y20; Fanout = 3; REG Node = 'sram_chip:inst1\|sram_register:inst16\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.419 ns) 0.755 ns sram_chip:inst1\|DataOutB\[1\]~13 2 COMB LAB_X22_Y20 1 " "Info: 2: + IC(0.336 ns) + CELL(0.419 ns) = 0.755 ns; Loc. = LAB_X22_Y20; Fanout = 1; COMB Node = 'sram_chip:inst1\|DataOutB\[1\]~13'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { sram_chip:inst1|sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 sram_chip:inst1|DataOutB[1]~13 } "NODE_NAME" } } { "sram_chip.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sram_chip.bdf" { { 208 1256 1432 224 "DataOutB\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.275 ns) 1.797 ns sram_chip:inst1\|DataOutB\[1\]~14 3 COMB LAB_X22_Y19 1 " "Info: 3: + IC(0.767 ns) + CELL(0.275 ns) = 1.797 ns; Loc. = LAB_X22_Y19; Fanout = 1; COMB Node = 'sram_chip:inst1\|DataOutB\[1\]~14'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { sram_chip:inst1|DataOutB[1]~13 sram_chip:inst1|DataOutB[1]~14 } "NODE_NAME" } } { "sram_chip.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sram_chip.bdf" { { 208 1256 1432 224 "DataOutB\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 2.358 ns addsub16:inst\|xorGate:GX1\|f~5 4 COMB LAB_X22_Y19 1 " "Info: 4: + IC(0.290 ns) + CELL(0.271 ns) = 2.358 ns; Loc. = LAB_X22_Y19; Fanout = 1; COMB Node = 'addsub16:inst\|xorGate:GX1\|f~5'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { sram_chip:inst1|DataOutB[1]~14 addsub16:inst|xorGate:GX1|f~5 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 2.923 ns addsub16:inst\|xorGate:GX1\|f~6 5 COMB LAB_X22_Y19 2 " "Info: 5: + IC(0.415 ns) + CELL(0.150 ns) = 2.923 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'addsub16:inst\|xorGate:GX1\|f~6'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { addsub16:inst|xorGate:GX1|f~5 addsub16:inst|xorGate:GX1|f~6 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.150 ns) 4.510 ns addsub16:inst\|full_adder:FA1\|cout~0 6 COMB LAB_X33_Y19 2 " "Info: 6: + IC(1.437 ns) + CELL(0.150 ns) = 4.510 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA1\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { addsub16:inst|xorGate:GX1|f~6 addsub16:inst|full_adder:FA1|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 5.075 ns addsub16:inst\|full_adder:FA2\|cout~0 7 COMB LAB_X33_Y19 2 " "Info: 7: + IC(0.415 ns) + CELL(0.150 ns) = 5.075 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA2\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { addsub16:inst|full_adder:FA1|cout~0 addsub16:inst|full_adder:FA2|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 5.640 ns addsub16:inst\|full_adder:FA3\|cout~0 8 COMB LAB_X33_Y19 2 " "Info: 8: + IC(0.415 ns) + CELL(0.150 ns) = 5.640 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA3\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { addsub16:inst|full_adder:FA2|cout~0 addsub16:inst|full_adder:FA3|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 6.205 ns addsub16:inst\|full_adder:FA4\|cout~0 9 COMB LAB_X33_Y19 2 " "Info: 9: + IC(0.415 ns) + CELL(0.150 ns) = 6.205 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA4\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { addsub16:inst|full_adder:FA3|cout~0 addsub16:inst|full_adder:FA4|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 6.770 ns addsub16:inst\|full_adder:FA5\|cout~0 10 COMB LAB_X33_Y19 2 " "Info: 10: + IC(0.415 ns) + CELL(0.150 ns) = 6.770 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA5\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { addsub16:inst|full_adder:FA4|cout~0 addsub16:inst|full_adder:FA5|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 7.335 ns addsub16:inst\|full_adder:FA6\|cout~0 11 COMB LAB_X33_Y19 2 " "Info: 11: + IC(0.415 ns) + CELL(0.150 ns) = 7.335 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA6\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { addsub16:inst|full_adder:FA5|cout~0 addsub16:inst|full_adder:FA6|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 7.900 ns addsub16:inst\|full_adder:FA7\|cout~0 12 COMB LAB_X33_Y19 2 " "Info: 12: + IC(0.415 ns) + CELL(0.150 ns) = 7.900 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA7\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { addsub16:inst|full_adder:FA6|cout~0 addsub16:inst|full_adder:FA7|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 8.465 ns addsub16:inst\|full_adder:FA8\|cout~0 13 COMB LAB_X33_Y19 2 " "Info: 13: + IC(0.415 ns) + CELL(0.150 ns) = 8.465 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA8\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { addsub16:inst|full_adder:FA7|cout~0 addsub16:inst|full_adder:FA8|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.488 ns) + CELL(0.150 ns) 10.103 ns addsub16:inst\|full_adder:FA9\|cout~0 14 COMB LAB_X41_Y17 2 " "Info: 14: + IC(1.488 ns) + CELL(0.150 ns) = 10.103 ns; Loc. = LAB_X41_Y17; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA9\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.638 ns" { addsub16:inst|full_adder:FA8|cout~0 addsub16:inst|full_adder:FA9|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 10.668 ns addsub16:inst\|full_adder:FA10\|cout~0 15 COMB LAB_X41_Y17 2 " "Info: 15: + IC(0.415 ns) + CELL(0.150 ns) = 10.668 ns; Loc. = LAB_X41_Y17; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA10\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { addsub16:inst|full_adder:FA9|cout~0 addsub16:inst|full_adder:FA10|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 11.233 ns addsub16:inst\|full_adder:FA11\|cout~0 16 COMB LAB_X41_Y17 2 " "Info: 16: + IC(0.415 ns) + CELL(0.150 ns) = 11.233 ns; Loc. = LAB_X41_Y17; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA11\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { addsub16:inst|full_adder:FA10|cout~0 addsub16:inst|full_adder:FA11|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 11.798 ns addsub16:inst\|full_adder:FA12\|cout~0 17 COMB LAB_X41_Y17 2 " "Info: 17: + IC(0.415 ns) + CELL(0.150 ns) = 11.798 ns; Loc. = LAB_X41_Y17; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA12\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { addsub16:inst|full_adder:FA11|cout~0 addsub16:inst|full_adder:FA12|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 12.363 ns addsub16:inst\|full_adder:FA13\|cout~0 18 COMB LAB_X41_Y17 3 " "Info: 18: + IC(0.415 ns) + CELL(0.150 ns) = 12.363 ns; Loc. = LAB_X41_Y17; Fanout = 3; COMB Node = 'addsub16:inst\|full_adder:FA13\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { addsub16:inst|full_adder:FA12|cout~0 addsub16:inst|full_adder:FA13|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 12.928 ns addsub16:inst\|full_adder:FA14\|cout~0 19 COMB LAB_X41_Y17 2 " "Info: 19: + IC(0.415 ns) + CELL(0.150 ns) = 12.928 ns; Loc. = LAB_X41_Y17; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA14\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { addsub16:inst|full_adder:FA13|cout~0 addsub16:inst|full_adder:FA14|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 13.493 ns mux16:inst7\|Output\[15\]~23 20 COMB LAB_X41_Y17 16 " "Info: 20: + IC(0.290 ns) + CELL(0.275 ns) = 13.493 ns; Loc. = LAB_X41_Y17; Fanout = 16; COMB Node = 'mux16:inst7\|Output\[15\]~23'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { addsub16:inst|full_adder:FA14|cout~0 mux16:inst7|Output[15]~23 } "NODE_NAME" } } { "mux16.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/mux16.bdf" { { 208 720 896 224 "Output\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.150 ns) 14.545 ns sram_chip:inst1\|sram_register:inst2\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 21 REG LAB_X40_Y19 1 " "Info: 21: + IC(0.902 ns) + CELL(0.150 ns) = 14.545 ns; Loc. = LAB_X40_Y19; Fanout = 1; REG Node = 'sram_chip:inst1\|sram_register:inst2\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { mux16:inst7|Output[15]~23 sram_chip:inst1|sram_register:inst2|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.640 ns ( 25.03 % ) " "Info: Total cell delay = 3.640 ns ( 25.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.905 ns ( 74.97 % ) " "Info: Total interconnect delay = 10.905 ns ( 74.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.545 ns" { sram_chip:inst1|sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 sram_chip:inst1|DataOutB[1]~13 sram_chip:inst1|DataOutB[1]~14 addsub16:inst|xorGate:GX1|f~5 addsub16:inst|xorGate:GX1|f~6 addsub16:inst|full_adder:FA1|cout~0 addsub16:inst|full_adder:FA2|cout~0 addsub16:inst|full_adder:FA3|cout~0 addsub16:inst|full_adder:FA4|cout~0 addsub16:inst|full_adder:FA5|cout~0 addsub16:inst|full_adder:FA6|cout~0 addsub16:inst|full_adder:FA7|cout~0 addsub16:inst|full_adder:FA8|cout~0 addsub16:inst|full_adder:FA9|cout~0 addsub16:inst|full_adder:FA10|cout~0 addsub16:inst|full_adder:FA11|cout~0 addsub16:inst|full_adder:FA12|cout~0 addsub16:inst|full_adder:FA13|cout~0 addsub16:inst|full_adder:FA14|cout~0 mux16:inst7|Output[15]~23 sram_chip:inst1|sram_register:inst2|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "1 4091 " "Info: 1 (of 4091) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X33_Y12 X43_Y23 " "Info: Peak interconnect usage is 12% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Info: Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "60 " "Warning: Found 60 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[15\] 0 " "Info: Pin \"busW\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[14\] 0 " "Info: Pin \"busW\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[13\] 0 " "Info: Pin \"busW\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[12\] 0 " "Info: Pin \"busW\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[11\] 0 " "Info: Pin \"busW\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[10\] 0 " "Info: Pin \"busW\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[9\] 0 " "Info: Pin \"busW\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[8\] 0 " "Info: Pin \"busW\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[7\] 0 " "Info: Pin \"busW\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[6\] 0 " "Info: Pin \"busW\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[5\] 0 " "Info: Pin \"busW\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[4\] 0 " "Info: Pin \"busW\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[3\] 0 " "Info: Pin \"busW\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[2\] 0 " "Info: Pin \"busW\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[1\] 0 " "Info: Pin \"busW\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[0\] 0 " "Info: Pin \"busW\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[6\] 0 " "Info: Pin \"Hex0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[5\] 0 " "Info: Pin \"Hex0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[4\] 0 " "Info: Pin \"Hex0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[3\] 0 " "Info: Pin \"Hex0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[2\] 0 " "Info: Pin \"Hex0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[1\] 0 " "Info: Pin \"Hex0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[0\] 0 " "Info: Pin \"Hex0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[6\] 0 " "Info: Pin \"Hex1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[5\] 0 " "Info: Pin \"Hex1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[4\] 0 " "Info: Pin \"Hex1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[3\] 0 " "Info: Pin \"Hex1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[2\] 0 " "Info: Pin \"Hex1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[1\] 0 " "Info: Pin \"Hex1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[0\] 0 " "Info: Pin \"Hex1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[6\] 0 " "Info: Pin \"Hex2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[5\] 0 " "Info: Pin \"Hex2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[4\] 0 " "Info: Pin \"Hex2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[3\] 0 " "Info: Pin \"Hex2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[2\] 0 " "Info: Pin \"Hex2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[1\] 0 " "Info: Pin \"Hex2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[0\] 0 " "Info: Pin \"Hex2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[6\] 0 " "Info: Pin \"Hex3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[5\] 0 " "Info: Pin \"Hex3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[4\] 0 " "Info: Pin \"Hex3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[3\] 0 " "Info: Pin \"Hex3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[2\] 0 " "Info: Pin \"Hex3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[1\] 0 " "Info: Pin \"Hex3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[0\] 0 " "Info: Pin \"Hex3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[15\] 0 " "Info: Pin \"Result\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[14\] 0 " "Info: Pin \"Result\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[13\] 0 " "Info: Pin \"Result\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[12\] 0 " "Info: Pin \"Result\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[11\] 0 " "Info: Pin \"Result\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[10\] 0 " "Info: Pin \"Result\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[9\] 0 " "Info: Pin \"Result\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[8\] 0 " "Info: Pin \"Result\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[7\] 0 " "Info: Pin \"Result\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[6\] 0 " "Info: Pin \"Result\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[5\] 0 " "Info: Pin \"Result\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[4\] 0 " "Info: Pin \"Result\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[3\] 0 " "Info: Pin \"Result\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[2\] 0 " "Info: Pin \"Result\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[1\] 0 " "Info: Pin \"Result\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[0\] 0 " "Info: Pin \"Result\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "290 " "Info: Peak virtual memory: 290 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 14 17:40:32 2015 " "Info: Processing ended: Thu May 14 17:40:32 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Info: Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Info: Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 14 17:40:35 2015 " "Info: Processing started: Thu May 14 17:40:35 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SingleCycleCPU -c SingleCycleCPU " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off SingleCycleCPU -c SingleCycleCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Info: Peak virtual memory: 266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 14 17:40:44 2015 " "Info: Processing ended: Thu May 14 17:40:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 14 17:40:46 2015 " "Info: Processing started: Thu May 14 17:40:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SingleCycleCPU -c SingleCycleCPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SingleCycleCPU -c SingleCycleCPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst6\|D_Latch:Slave\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst6\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst2\|D_Latch:Slave\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst2\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst6\|D_Latch:Master\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst6\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst2\|D_Latch:Master\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst2\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst\|D_Latch:Slave\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst10\|D_Latch:Slave\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst10\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst3\|D_Latch:Slave\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst3\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst14\|D_Latch:Slave\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst14\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst7\|D_Latch:Slave\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst7\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst\|D_Latch:Master\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst9\|D_Latch:Slave\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst9\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst12\|D_Latch:Slave\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst12\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst10\|D_Latch:Master\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst10\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst3\|D_Latch:Master\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst3\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst14\|D_Latch:Master\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst14\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst7\|D_Latch:Master\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst7\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst9\|D_Latch:Master\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst9\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst13\|D_Latch:Slave\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst13\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst12\|D_Latch:Master\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst12\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst5\|D_Latch:Slave\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst5\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst8\|D_Latch:Slave\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst8\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst13\|D_Latch:Master\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst13\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst5\|D_Latch:Master\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst5\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst1\|D_Latch:Slave\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst1\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst8\|D_Latch:Master\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst8\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst1\|D_Latch:Master\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst1\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst4\|D_Latch:Slave\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst4\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instruction_register:inst8\|instruct_MSDFF:inst4\|D_Latch:Master\|Q~1 " "Warning: Node \"instruction_register:inst8\|instruct_MSDFF:inst4\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Clock " "Info: Assuming node \"Clock\" is a latch enable. Will not compute fmax for this pin." {  } { { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 120 8 176 136 "Clock" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "WE " "Info: Assuming node \"WE\" is a latch enable. Will not compute fmax for this pin." {  } { { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 136 8 176 152 "WE" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "36 " "Warning: Found 36 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "instruction_register:inst8\|instruct_MSDFF:inst7\|D_Latch:Slave\|Q~1 " "Info: Detected ripple clock \"instruction_register:inst8\|instruct_MSDFF:inst7\|D_Latch:Slave\|Q~1\" as buffer" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_register:inst8\|instruct_MSDFF:inst7\|D_Latch:Slave\|Q~1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "instruction_register:inst8\|instruct_MSDFF:inst14\|D_Latch:Slave\|Q~1 " "Info: Detected ripple clock \"instruction_register:inst8\|instruct_MSDFF:inst14\|D_Latch:Slave\|Q~1\" as buffer" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_register:inst8\|instruct_MSDFF:inst14\|D_Latch:Slave\|Q~1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "instruction_register:inst8\|instruct_MSDFF:inst3\|D_Latch:Slave\|Q~1 " "Info: Detected ripple clock \"instruction_register:inst8\|instruct_MSDFF:inst3\|D_Latch:Slave\|Q~1\" as buffer" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_register:inst8\|instruct_MSDFF:inst3\|D_Latch:Slave\|Q~1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "instruction_register:inst8\|instruct_MSDFF:inst10\|D_Latch:Slave\|Q~1 " "Info: Detected ripple clock \"instruction_register:inst8\|instruct_MSDFF:inst10\|D_Latch:Slave\|Q~1\" as buffer" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_register:inst8\|instruct_MSDFF:inst10\|D_Latch:Slave\|Q~1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4to16:inst5\|Mux0~3 " "Info: Detected gated clock \"decode4to16:inst5\|Mux0~3\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4to16:inst5\|Mux0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4to16:inst5\|Mux0~1 " "Info: Detected gated clock \"decode4to16:inst5\|Mux0~1\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4to16:inst5\|Mux0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4to16:inst5\|Mux0~12 " "Info: Detected gated clock \"decode4to16:inst5\|Mux0~12\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4to16:inst5\|Mux0~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4to16:inst5\|Mux0~11 " "Info: Detected gated clock \"decode4to16:inst5\|Mux0~11\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4to16:inst5\|Mux0~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4to16:inst5\|Mux0~8 " "Info: Detected gated clock \"decode4to16:inst5\|Mux0~8\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4to16:inst5\|Mux0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4to16:inst5\|Mux0~13 " "Info: Detected gated clock \"decode4to16:inst5\|Mux0~13\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4to16:inst5\|Mux0~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4to16:inst5\|Mux0~7 " "Info: Detected gated clock \"decode4to16:inst5\|Mux0~7\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4to16:inst5\|Mux0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell0\|comb~0 " "Info: Detected gated clock \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell0\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell0\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell0\|comb~0 " "Info: Detected gated clock \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell0\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_chip:inst1\|sram_register:inst\|sram_cell:cell0\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4to16:inst5\|Mux0~5 " "Info: Detected gated clock \"decode4to16:inst5\|Mux0~5\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4to16:inst5\|Mux0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4to16:inst5\|Mux0~14 " "Info: Detected gated clock \"decode4to16:inst5\|Mux0~14\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4to16:inst5\|Mux0~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell0\|comb~0 " "Info: Detected gated clock \"sram_chip:inst1\|sram_register:inst14\|sram_cell:cell0\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell0\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell0\|comb~0 " "Info: Detected gated clock \"sram_chip:inst1\|sram_register:inst10\|sram_cell:cell0\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell0\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4to16:inst5\|Mux0~9 " "Info: Detected gated clock \"decode4to16:inst5\|Mux0~9\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4to16:inst5\|Mux0~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4to16:inst5\|Mux0~10 " "Info: Detected gated clock \"decode4to16:inst5\|Mux0~10\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4to16:inst5\|Mux0~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell0\|comb~0 " "Info: Detected gated clock \"sram_chip:inst1\|sram_register:inst11\|sram_cell:cell0\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell0\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell0\|comb~0 " "Info: Detected gated clock \"sram_chip:inst1\|sram_register:inst15\|sram_cell:cell0\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell0\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4to16:inst5\|Mux0~15 " "Info: Detected gated clock \"decode4to16:inst5\|Mux0~15\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4to16:inst5\|Mux0~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell0\|comb~0 " "Info: Detected gated clock \"sram_chip:inst1\|sram_register:inst3\|sram_cell:cell0\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell0\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell0\|comb~0 " "Info: Detected gated clock \"sram_chip:inst1\|sram_register:inst2\|sram_cell:cell0\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell0\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4to16:inst5\|Mux0~6 " "Info: Detected gated clock \"decode4to16:inst5\|Mux0~6\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4to16:inst5\|Mux0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4to16:inst5\|Mux0~4 " "Info: Detected gated clock \"decode4to16:inst5\|Mux0~4\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4to16:inst5\|Mux0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell0\|comb~0 " "Info: Detected gated clock \"sram_chip:inst1\|sram_register:inst16\|sram_cell:cell0\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell0\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell0\|comb~0 " "Info: Detected gated clock \"sram_chip:inst1\|sram_register:inst12\|sram_cell:cell0\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell0\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell0\|comb~0 " "Info: Detected gated clock \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell0\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell0\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell0\|comb~0 " "Info: Detected gated clock \"sram_chip:inst1\|sram_register:inst17\|sram_cell:cell0\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell0\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell0\|comb~0 " "Info: Detected gated clock \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell0\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell0\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell0\|comb~0 " "Info: Detected gated clock \"sram_chip:inst1\|sram_register:inst8\|sram_cell:cell0\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell0\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4to16:inst5\|Mux0~2 " "Info: Detected gated clock \"decode4to16:inst5\|Mux0~2\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4to16:inst5\|Mux0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode4to16:inst5\|Mux0~0 " "Info: Detected gated clock \"decode4to16:inst5\|Mux0~0\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode4to16:inst5\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell0\|comb~0 " "Info: Detected gated clock \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell0\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell0\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell0\|comb~0 " "Info: Detected gated clock \"sram_chip:inst1\|sram_register:inst6\|sram_cell:cell0\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell0\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register sram_chip:inst1\|sram_register:inst7\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 register sram_chip:inst1\|sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 29.71 MHz 33.664 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 29.71 MHz between source register \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" and destination register \"sram_chip:inst1\|sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" (period= 33.664 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.414 ns + Longest register register " "Info: + Longest register to register delay is 12.414 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram_chip:inst1\|sram_register:inst7\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 1 REG LCCOMB_X22_Y16_N8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y16_N8; Fanout = 3; REG Node = 'sram_chip:inst1\|sram_register:inst7\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.271 ns) 0.558 ns addsub16:inst\|xorGate:GX1\|f~0 2 COMB LCCOMB_X22_Y16_N26 2 " "Info: 2: + IC(0.287 ns) + CELL(0.271 ns) = 0.558 ns; Loc. = LCCOMB_X22_Y16_N26; Fanout = 2; COMB Node = 'addsub16:inst\|xorGate:GX1\|f~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 addsub16:inst|xorGate:GX1|f~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.275 ns) 1.592 ns addsub16:inst\|xorGate:GX1\|f~4 3 COMB LCCOMB_X22_Y19_N30 1 " "Info: 3: + IC(0.759 ns) + CELL(0.275 ns) = 1.592 ns; Loc. = LCCOMB_X22_Y19_N30; Fanout = 1; COMB Node = 'addsub16:inst\|xorGate:GX1\|f~4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { addsub16:inst|xorGate:GX1|f~0 addsub16:inst|xorGate:GX1|f~4 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 1.995 ns addsub16:inst\|xorGate:GX1\|f~5 4 COMB LCCOMB_X22_Y19_N2 1 " "Info: 4: + IC(0.253 ns) + CELL(0.150 ns) = 1.995 ns; Loc. = LCCOMB_X22_Y19_N2; Fanout = 1; COMB Node = 'addsub16:inst\|xorGate:GX1\|f~5'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { addsub16:inst|xorGate:GX1|f~4 addsub16:inst|xorGate:GX1|f~5 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 2.389 ns addsub16:inst\|xorGate:GX1\|f~6 5 COMB LCCOMB_X22_Y19_N12 2 " "Info: 5: + IC(0.244 ns) + CELL(0.150 ns) = 2.389 ns; Loc. = LCCOMB_X22_Y19_N12; Fanout = 2; COMB Node = 'addsub16:inst\|xorGate:GX1\|f~6'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { addsub16:inst|xorGate:GX1|f~5 addsub16:inst|xorGate:GX1|f~6 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.413 ns) 4.008 ns addsub16:inst\|full_adder:FA1\|cout~0 6 COMB LCCOMB_X33_Y19_N22 2 " "Info: 6: + IC(1.206 ns) + CELL(0.413 ns) = 4.008 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA1\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { addsub16:inst|xorGate:GX1|f~6 addsub16:inst|full_adder:FA1|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 4.410 ns addsub16:inst\|full_adder:FA2\|cout~0 7 COMB LCCOMB_X33_Y19_N24 2 " "Info: 7: + IC(0.252 ns) + CELL(0.150 ns) = 4.410 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA2\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { addsub16:inst|full_adder:FA1|cout~0 addsub16:inst|full_adder:FA2|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.271 ns) 4.938 ns addsub16:inst\|full_adder:FA3\|cout~0 8 COMB LCCOMB_X33_Y19_N18 2 " "Info: 8: + IC(0.257 ns) + CELL(0.271 ns) = 4.938 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA3\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { addsub16:inst|full_adder:FA2|cout~0 addsub16:inst|full_adder:FA3|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 5.342 ns addsub16:inst\|full_adder:FA4\|cout~0 9 COMB LCCOMB_X33_Y19_N28 2 " "Info: 9: + IC(0.254 ns) + CELL(0.150 ns) = 5.342 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA4\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { addsub16:inst|full_adder:FA3|cout~0 addsub16:inst|full_adder:FA4|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 5.750 ns addsub16:inst\|full_adder:FA5\|cout~0 10 COMB LCCOMB_X33_Y19_N30 2 " "Info: 10: + IC(0.258 ns) + CELL(0.150 ns) = 5.750 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA5\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { addsub16:inst|full_adder:FA4|cout~0 addsub16:inst|full_adder:FA5|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 6.159 ns addsub16:inst\|full_adder:FA6\|cout~0 11 COMB LCCOMB_X33_Y19_N0 2 " "Info: 11: + IC(0.259 ns) + CELL(0.150 ns) = 6.159 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA6\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { addsub16:inst|full_adder:FA5|cout~0 addsub16:inst|full_adder:FA6|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 6.562 ns addsub16:inst\|full_adder:FA7\|cout~0 12 COMB LCCOMB_X33_Y19_N10 2 " "Info: 12: + IC(0.253 ns) + CELL(0.150 ns) = 6.562 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA7\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { addsub16:inst|full_adder:FA6|cout~0 addsub16:inst|full_adder:FA7|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 6.965 ns addsub16:inst\|full_adder:FA8\|cout~0 13 COMB LCCOMB_X33_Y19_N12 2 " "Info: 13: + IC(0.253 ns) + CELL(0.150 ns) = 6.965 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA8\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { addsub16:inst|full_adder:FA7|cout~0 addsub16:inst|full_adder:FA8|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.150 ns) 8.341 ns addsub16:inst\|full_adder:FA9\|cout~0 14 COMB LCCOMB_X41_Y17_N18 2 " "Info: 14: + IC(1.226 ns) + CELL(0.150 ns) = 8.341 ns; Loc. = LCCOMB_X41_Y17_N18; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA9\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { addsub16:inst|full_adder:FA8|cout~0 addsub16:inst|full_adder:FA9|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 8.754 ns addsub16:inst\|full_adder:FA10\|cout~0 15 COMB LCCOMB_X41_Y17_N30 2 " "Info: 15: + IC(0.263 ns) + CELL(0.150 ns) = 8.754 ns; Loc. = LCCOMB_X41_Y17_N30; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA10\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { addsub16:inst|full_adder:FA9|cout~0 addsub16:inst|full_adder:FA10|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 9.156 ns addsub16:inst\|full_adder:FA11\|cout~0 16 COMB LCCOMB_X41_Y17_N2 2 " "Info: 16: + IC(0.252 ns) + CELL(0.150 ns) = 9.156 ns; Loc. = LCCOMB_X41_Y17_N2; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA11\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { addsub16:inst|full_adder:FA10|cout~0 addsub16:inst|full_adder:FA11|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 9.571 ns addsub16:inst\|full_adder:FA12\|cout~0 17 COMB LCCOMB_X41_Y17_N22 2 " "Info: 17: + IC(0.265 ns) + CELL(0.150 ns) = 9.571 ns; Loc. = LCCOMB_X41_Y17_N22; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA12\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { addsub16:inst|full_adder:FA11|cout~0 addsub16:inst|full_adder:FA12|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 9.984 ns addsub16:inst\|full_adder:FA13\|cout~0 18 COMB LCCOMB_X41_Y17_N10 3 " "Info: 18: + IC(0.263 ns) + CELL(0.150 ns) = 9.984 ns; Loc. = LCCOMB_X41_Y17_N10; Fanout = 3; COMB Node = 'addsub16:inst\|full_adder:FA13\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { addsub16:inst|full_adder:FA12|cout~0 addsub16:inst|full_adder:FA13|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 10.390 ns mux16:inst7\|Output\[14\]~22 19 COMB LCCOMB_X41_Y17_N6 16 " "Info: 19: + IC(0.256 ns) + CELL(0.150 ns) = 10.390 ns; Loc. = LCCOMB_X41_Y17_N6; Fanout = 16; COMB Node = 'mux16:inst7\|Output\[14\]~22'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { addsub16:inst|full_adder:FA13|cout~0 mux16:inst7|Output[14]~22 } "NODE_NAME" } } { "mux16.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/mux16.bdf" { { 208 720 896 224 "Output\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.271 ns) 12.414 ns sram_chip:inst1\|sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 20 REG LCCOMB_X24_Y19_N20 1 " "Info: 20: + IC(1.753 ns) + CELL(0.271 ns) = 12.414 ns; Loc. = LCCOMB_X24_Y19_N20; Fanout = 1; REG Node = 'sram_chip:inst1\|sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.024 ns" { mux16:inst7|Output[14]~22 sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.601 ns ( 29.01 % ) " "Info: Total cell delay = 3.601 ns ( 29.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.813 ns ( 70.99 % ) " "Info: Total interconnect delay = 8.813 ns ( 70.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.414 ns" { sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 addsub16:inst|xorGate:GX1|f~0 addsub16:inst|xorGate:GX1|f~4 addsub16:inst|xorGate:GX1|f~5 addsub16:inst|xorGate:GX1|f~6 addsub16:inst|full_adder:FA1|cout~0 addsub16:inst|full_adder:FA2|cout~0 addsub16:inst|full_adder:FA3|cout~0 addsub16:inst|full_adder:FA4|cout~0 addsub16:inst|full_adder:FA5|cout~0 addsub16:inst|full_adder:FA6|cout~0 addsub16:inst|full_adder:FA7|cout~0 addsub16:inst|full_adder:FA8|cout~0 addsub16:inst|full_adder:FA9|cout~0 addsub16:inst|full_adder:FA10|cout~0 addsub16:inst|full_adder:FA11|cout~0 addsub16:inst|full_adder:FA12|cout~0 addsub16:inst|full_adder:FA13|cout~0 mux16:inst7|Output[14]~22 sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "12.414 ns" { sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} addsub16:inst|xorGate:GX1|f~0 {} addsub16:inst|xorGate:GX1|f~4 {} addsub16:inst|xorGate:GX1|f~5 {} addsub16:inst|xorGate:GX1|f~6 {} addsub16:inst|full_adder:FA1|cout~0 {} addsub16:inst|full_adder:FA2|cout~0 {} addsub16:inst|full_adder:FA3|cout~0 {} addsub16:inst|full_adder:FA4|cout~0 {} addsub16:inst|full_adder:FA5|cout~0 {} addsub16:inst|full_adder:FA6|cout~0 {} addsub16:inst|full_adder:FA7|cout~0 {} addsub16:inst|full_adder:FA8|cout~0 {} addsub16:inst|full_adder:FA9|cout~0 {} addsub16:inst|full_adder:FA10|cout~0 {} addsub16:inst|full_adder:FA11|cout~0 {} addsub16:inst|full_adder:FA12|cout~0 {} addsub16:inst|full_adder:FA13|cout~0 {} mux16:inst7|Output[14]~22 {} sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.287ns 0.759ns 0.253ns 0.244ns 1.206ns 0.252ns 0.257ns 0.254ns 0.258ns 0.259ns 0.253ns 0.253ns 1.226ns 0.263ns 0.252ns 0.265ns 0.263ns 0.256ns 1.753ns } { 0.000ns 0.271ns 0.275ns 0.150ns 0.150ns 0.413ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.789 ns - Smallest " "Info: - Smallest clock skew is -2.789 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 6.273 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 6.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Clock 1 CLK PIN_V2 44 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 44; CLK Node = 'Clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 120 8 176 136 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.219 ns) + CELL(0.150 ns) 3.221 ns sram_chip:inst1\|sram_register:inst1\|sram_cell:cell0\|comb~0 2 COMB LCCOMB_X32_Y20_N8 1 " "Info: 2: + IC(2.219 ns) + CELL(0.150 ns) = 3.221 ns; Loc. = LCCOMB_X32_Y20_N8; Fanout = 1; COMB Node = 'sram_chip:inst1\|sram_register:inst1\|sram_cell:cell0\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { Clock sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.000 ns) 4.763 ns sram_chip:inst1\|sram_register:inst1\|sram_cell:cell0\|comb~0clkctrl 3 COMB CLKCTRL_G8 32 " "Info: 3: + IC(1.542 ns) + CELL(0.000 ns) = 4.763 ns; Loc. = CLKCTRL_G8; Fanout = 32; COMB Node = 'sram_chip:inst1\|sram_register:inst1\|sram_cell:cell0\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.150 ns) 6.273 ns sram_chip:inst1\|sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 4 REG LCCOMB_X24_Y19_N20 1 " "Info: 4: + IC(1.360 ns) + CELL(0.150 ns) = 6.273 ns; Loc. = LCCOMB_X24_Y19_N20; Fanout = 1; REG Node = 'sram_chip:inst1\|sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.152 ns ( 18.36 % ) " "Info: Total cell delay = 1.152 ns ( 18.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.121 ns ( 81.64 % ) " "Info: Total interconnect delay = 5.121 ns ( 81.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.273 ns" { Clock sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.273 ns" { Clock {} Clock~combout {} sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0 {} sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0clkctrl {} sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 2.219ns 1.542ns 1.360ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 9.062 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 9.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Clock 1 CLK PIN_V2 44 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 44; CLK Node = 'Clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 120 8 176 136 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.080 ns) + CELL(0.275 ns) 3.207 ns instruction_register:inst8\|instruct_MSDFF:inst14\|D_Latch:Slave\|Q~1 2 REG LCCOMB_X24_Y18_N0 16 " "Info: 2: + IC(2.080 ns) + CELL(0.275 ns) = 3.207 ns; Loc. = LCCOMB_X24_Y18_N0; Fanout = 16; REG Node = 'instruction_register:inst8\|instruct_MSDFF:inst14\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.398 ns) 4.137 ns decode4to16:inst5\|Mux0~2 3 COMB LCCOMB_X24_Y18_N18 17 " "Info: 3: + IC(0.532 ns) + CELL(0.398 ns) = 4.137 ns; Loc. = LCCOMB_X24_Y18_N18; Fanout = 17; COMB Node = 'decode4to16:inst5\|Mux0~2'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Slave|Q~1 decode4to16:inst5|Mux0~2 } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.275 ns) 5.707 ns sram_chip:inst1\|sram_register:inst7\|sram_cell:cell0\|comb~0 4 COMB LCCOMB_X28_Y12_N0 1 " "Info: 4: + IC(1.295 ns) + CELL(0.275 ns) = 5.707 ns; Loc. = LCCOMB_X28_Y12_N0; Fanout = 1; COMB Node = 'sram_chip:inst1\|sram_register:inst7\|sram_cell:cell0\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { decode4to16:inst5|Mux0~2 sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.841 ns) + CELL(0.000 ns) 7.548 ns sram_chip:inst1\|sram_register:inst7\|sram_cell:cell0\|comb~0clkctrl 5 COMB CLKCTRL_G13 32 " "Info: 5: + IC(1.841 ns) + CELL(0.000 ns) = 7.548 ns; Loc. = CLKCTRL_G13; Fanout = 32; COMB Node = 'sram_chip:inst1\|sram_register:inst7\|sram_cell:cell0\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.150 ns) 9.062 ns sram_chip:inst1\|sram_register:inst7\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 6 REG LCCOMB_X22_Y16_N8 3 " "Info: 6: + IC(1.364 ns) + CELL(0.150 ns) = 9.062 ns; Loc. = LCCOMB_X22_Y16_N8; Fanout = 3; REG Node = 'sram_chip:inst1\|sram_register:inst7\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.950 ns ( 21.52 % ) " "Info: Total cell delay = 1.950 ns ( 21.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.112 ns ( 78.48 % ) " "Info: Total interconnect delay = 7.112 ns ( 78.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.062 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Slave|Q~1 decode4to16:inst5|Mux0~2 sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.062 ns" { Clock {} Clock~combout {} instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Slave|Q~1 {} decode4to16:inst5|Mux0~2 {} sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0 {} sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0clkctrl {} sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 2.080ns 0.532ns 1.295ns 1.841ns 1.364ns } { 0.000ns 0.852ns 0.275ns 0.398ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.273 ns" { Clock sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.273 ns" { Clock {} Clock~combout {} sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0 {} sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0clkctrl {} sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 2.219ns 1.542ns 1.360ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.062 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Slave|Q~1 decode4to16:inst5|Mux0~2 sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.062 ns" { Clock {} Clock~combout {} instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Slave|Q~1 {} decode4to16:inst5|Mux0~2 {} sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0 {} sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0clkctrl {} sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 2.080ns 0.532ns 1.295ns 1.841ns 1.364ns } { 0.000ns 0.852ns 0.275ns 0.398ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.629 ns + " "Info: + Micro setup delay of destination is 1.629 ns" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.414 ns" { sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 addsub16:inst|xorGate:GX1|f~0 addsub16:inst|xorGate:GX1|f~4 addsub16:inst|xorGate:GX1|f~5 addsub16:inst|xorGate:GX1|f~6 addsub16:inst|full_adder:FA1|cout~0 addsub16:inst|full_adder:FA2|cout~0 addsub16:inst|full_adder:FA3|cout~0 addsub16:inst|full_adder:FA4|cout~0 addsub16:inst|full_adder:FA5|cout~0 addsub16:inst|full_adder:FA6|cout~0 addsub16:inst|full_adder:FA7|cout~0 addsub16:inst|full_adder:FA8|cout~0 addsub16:inst|full_adder:FA9|cout~0 addsub16:inst|full_adder:FA10|cout~0 addsub16:inst|full_adder:FA11|cout~0 addsub16:inst|full_adder:FA12|cout~0 addsub16:inst|full_adder:FA13|cout~0 mux16:inst7|Output[14]~22 sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "12.414 ns" { sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} addsub16:inst|xorGate:GX1|f~0 {} addsub16:inst|xorGate:GX1|f~4 {} addsub16:inst|xorGate:GX1|f~5 {} addsub16:inst|xorGate:GX1|f~6 {} addsub16:inst|full_adder:FA1|cout~0 {} addsub16:inst|full_adder:FA2|cout~0 {} addsub16:inst|full_adder:FA3|cout~0 {} addsub16:inst|full_adder:FA4|cout~0 {} addsub16:inst|full_adder:FA5|cout~0 {} addsub16:inst|full_adder:FA6|cout~0 {} addsub16:inst|full_adder:FA7|cout~0 {} addsub16:inst|full_adder:FA8|cout~0 {} addsub16:inst|full_adder:FA9|cout~0 {} addsub16:inst|full_adder:FA10|cout~0 {} addsub16:inst|full_adder:FA11|cout~0 {} addsub16:inst|full_adder:FA12|cout~0 {} addsub16:inst|full_adder:FA13|cout~0 {} mux16:inst7|Output[14]~22 {} sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.287ns 0.759ns 0.253ns 0.244ns 1.206ns 0.252ns 0.257ns 0.254ns 0.258ns 0.259ns 0.253ns 0.253ns 1.226ns 0.263ns 0.252ns 0.265ns 0.263ns 0.256ns 1.753ns } { 0.000ns 0.271ns 0.275ns 0.150ns 0.150ns 0.413ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.273 ns" { Clock sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.273 ns" { Clock {} Clock~combout {} sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0 {} sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0clkctrl {} sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 2.219ns 1.542ns 1.360ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.062 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Slave|Q~1 decode4to16:inst5|Mux0~2 sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.062 ns" { Clock {} Clock~combout {} instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Slave|Q~1 {} decode4to16:inst5|Mux0~2 {} sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0 {} sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0clkctrl {} sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 2.080ns 0.532ns 1.295ns 1.841ns 1.364ns } { 0.000ns 0.852ns 0.275ns 0.398ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "WE register sram_chip:inst1\|sram_register:inst13\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 register sram_chip:inst1\|sram_register:inst9\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 34.21 MHz 29.234 ns Internal " "Info: Clock \"WE\" has Internal fmax of 34.21 MHz between source register \"sram_chip:inst1\|sram_register:inst13\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" and destination register \"sram_chip:inst1\|sram_register:inst9\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" (period= 29.234 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.054 ns + Longest register register " "Info: + Longest register to register delay is 12.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram_chip:inst1\|sram_register:inst13\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 1 REG LCCOMB_X22_Y21_N16 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y21_N16; Fanout = 3; REG Node = 'sram_chip:inst1\|sram_register:inst13\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.419 ns) 1.170 ns addsub16:inst\|xorGate:GX1\|f~4 2 COMB LCCOMB_X22_Y19_N30 1 " "Info: 2: + IC(0.751 ns) + CELL(0.419 ns) = 1.170 ns; Loc. = LCCOMB_X22_Y19_N30; Fanout = 1; COMB Node = 'addsub16:inst\|xorGate:GX1\|f~4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.170 ns" { sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 addsub16:inst|xorGate:GX1|f~4 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 1.573 ns addsub16:inst\|xorGate:GX1\|f~5 3 COMB LCCOMB_X22_Y19_N2 1 " "Info: 3: + IC(0.253 ns) + CELL(0.150 ns) = 1.573 ns; Loc. = LCCOMB_X22_Y19_N2; Fanout = 1; COMB Node = 'addsub16:inst\|xorGate:GX1\|f~5'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { addsub16:inst|xorGate:GX1|f~4 addsub16:inst|xorGate:GX1|f~5 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 1.967 ns addsub16:inst\|xorGate:GX1\|f~6 4 COMB LCCOMB_X22_Y19_N12 2 " "Info: 4: + IC(0.244 ns) + CELL(0.150 ns) = 1.967 ns; Loc. = LCCOMB_X22_Y19_N12; Fanout = 2; COMB Node = 'addsub16:inst\|xorGate:GX1\|f~6'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { addsub16:inst|xorGate:GX1|f~5 addsub16:inst|xorGate:GX1|f~6 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.413 ns) 3.586 ns addsub16:inst\|full_adder:FA1\|cout~0 5 COMB LCCOMB_X33_Y19_N22 2 " "Info: 5: + IC(1.206 ns) + CELL(0.413 ns) = 3.586 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA1\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { addsub16:inst|xorGate:GX1|f~6 addsub16:inst|full_adder:FA1|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 3.988 ns addsub16:inst\|full_adder:FA2\|cout~0 6 COMB LCCOMB_X33_Y19_N24 2 " "Info: 6: + IC(0.252 ns) + CELL(0.150 ns) = 3.988 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA2\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { addsub16:inst|full_adder:FA1|cout~0 addsub16:inst|full_adder:FA2|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.271 ns) 4.516 ns addsub16:inst\|full_adder:FA3\|cout~0 7 COMB LCCOMB_X33_Y19_N18 2 " "Info: 7: + IC(0.257 ns) + CELL(0.271 ns) = 4.516 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA3\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { addsub16:inst|full_adder:FA2|cout~0 addsub16:inst|full_adder:FA3|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 4.920 ns addsub16:inst\|full_adder:FA4\|cout~0 8 COMB LCCOMB_X33_Y19_N28 2 " "Info: 8: + IC(0.254 ns) + CELL(0.150 ns) = 4.920 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA4\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { addsub16:inst|full_adder:FA3|cout~0 addsub16:inst|full_adder:FA4|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 5.328 ns addsub16:inst\|full_adder:FA5\|cout~0 9 COMB LCCOMB_X33_Y19_N30 2 " "Info: 9: + IC(0.258 ns) + CELL(0.150 ns) = 5.328 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA5\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { addsub16:inst|full_adder:FA4|cout~0 addsub16:inst|full_adder:FA5|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 5.737 ns addsub16:inst\|full_adder:FA6\|cout~0 10 COMB LCCOMB_X33_Y19_N0 2 " "Info: 10: + IC(0.259 ns) + CELL(0.150 ns) = 5.737 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA6\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { addsub16:inst|full_adder:FA5|cout~0 addsub16:inst|full_adder:FA6|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 6.140 ns addsub16:inst\|full_adder:FA7\|cout~0 11 COMB LCCOMB_X33_Y19_N10 2 " "Info: 11: + IC(0.253 ns) + CELL(0.150 ns) = 6.140 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA7\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { addsub16:inst|full_adder:FA6|cout~0 addsub16:inst|full_adder:FA7|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 6.543 ns addsub16:inst\|full_adder:FA8\|cout~0 12 COMB LCCOMB_X33_Y19_N12 2 " "Info: 12: + IC(0.253 ns) + CELL(0.150 ns) = 6.543 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA8\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { addsub16:inst|full_adder:FA7|cout~0 addsub16:inst|full_adder:FA8|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.150 ns) 7.919 ns addsub16:inst\|full_adder:FA9\|cout~0 13 COMB LCCOMB_X41_Y17_N18 2 " "Info: 13: + IC(1.226 ns) + CELL(0.150 ns) = 7.919 ns; Loc. = LCCOMB_X41_Y17_N18; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA9\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { addsub16:inst|full_adder:FA8|cout~0 addsub16:inst|full_adder:FA9|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 8.332 ns addsub16:inst\|full_adder:FA10\|cout~0 14 COMB LCCOMB_X41_Y17_N30 2 " "Info: 14: + IC(0.263 ns) + CELL(0.150 ns) = 8.332 ns; Loc. = LCCOMB_X41_Y17_N30; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA10\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { addsub16:inst|full_adder:FA9|cout~0 addsub16:inst|full_adder:FA10|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 8.734 ns addsub16:inst\|full_adder:FA11\|cout~0 15 COMB LCCOMB_X41_Y17_N2 2 " "Info: 15: + IC(0.252 ns) + CELL(0.150 ns) = 8.734 ns; Loc. = LCCOMB_X41_Y17_N2; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA11\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { addsub16:inst|full_adder:FA10|cout~0 addsub16:inst|full_adder:FA11|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 9.149 ns addsub16:inst\|full_adder:FA12\|cout~0 16 COMB LCCOMB_X41_Y17_N22 2 " "Info: 16: + IC(0.265 ns) + CELL(0.150 ns) = 9.149 ns; Loc. = LCCOMB_X41_Y17_N22; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA12\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { addsub16:inst|full_adder:FA11|cout~0 addsub16:inst|full_adder:FA12|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 9.562 ns addsub16:inst\|full_adder:FA13\|cout~0 17 COMB LCCOMB_X41_Y17_N10 3 " "Info: 17: + IC(0.263 ns) + CELL(0.150 ns) = 9.562 ns; Loc. = LCCOMB_X41_Y17_N10; Fanout = 3; COMB Node = 'addsub16:inst\|full_adder:FA13\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { addsub16:inst|full_adder:FA12|cout~0 addsub16:inst|full_adder:FA13|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 9.970 ns addsub16:inst\|full_adder:FA14\|cout~0 18 COMB LCCOMB_X41_Y17_N28 2 " "Info: 18: + IC(0.258 ns) + CELL(0.150 ns) = 9.970 ns; Loc. = LCCOMB_X41_Y17_N28; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA14\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { addsub16:inst|full_adder:FA13|cout~0 addsub16:inst|full_adder:FA14|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 10.375 ns mux16:inst7\|Output\[15\]~23 19 COMB LCCOMB_X41_Y17_N8 16 " "Info: 19: + IC(0.255 ns) + CELL(0.150 ns) = 10.375 ns; Loc. = LCCOMB_X41_Y17_N8; Fanout = 16; COMB Node = 'mux16:inst7\|Output\[15\]~23'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { addsub16:inst|full_adder:FA14|cout~0 mux16:inst7|Output[15]~23 } "NODE_NAME" } } { "mux16.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/mux16.bdf" { { 208 720 896 224 "Output\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.150 ns) 12.054 ns sram_chip:inst1\|sram_register:inst9\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 20 REG LCCOMB_X22_Y19_N26 1 " "Info: 20: + IC(1.529 ns) + CELL(0.150 ns) = 12.054 ns; Loc. = LCCOMB_X22_Y19_N26; Fanout = 1; REG Node = 'sram_chip:inst1\|sram_register:inst9\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { mux16:inst7|Output[15]~23 sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.503 ns ( 29.06 % ) " "Info: Total cell delay = 3.503 ns ( 29.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.551 ns ( 70.94 % ) " "Info: Total interconnect delay = 8.551 ns ( 70.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.054 ns" { sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 addsub16:inst|xorGate:GX1|f~4 addsub16:inst|xorGate:GX1|f~5 addsub16:inst|xorGate:GX1|f~6 addsub16:inst|full_adder:FA1|cout~0 addsub16:inst|full_adder:FA2|cout~0 addsub16:inst|full_adder:FA3|cout~0 addsub16:inst|full_adder:FA4|cout~0 addsub16:inst|full_adder:FA5|cout~0 addsub16:inst|full_adder:FA6|cout~0 addsub16:inst|full_adder:FA7|cout~0 addsub16:inst|full_adder:FA8|cout~0 addsub16:inst|full_adder:FA9|cout~0 addsub16:inst|full_adder:FA10|cout~0 addsub16:inst|full_adder:FA11|cout~0 addsub16:inst|full_adder:FA12|cout~0 addsub16:inst|full_adder:FA13|cout~0 addsub16:inst|full_adder:FA14|cout~0 mux16:inst7|Output[15]~23 sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "12.054 ns" { sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} addsub16:inst|xorGate:GX1|f~4 {} addsub16:inst|xorGate:GX1|f~5 {} addsub16:inst|xorGate:GX1|f~6 {} addsub16:inst|full_adder:FA1|cout~0 {} addsub16:inst|full_adder:FA2|cout~0 {} addsub16:inst|full_adder:FA3|cout~0 {} addsub16:inst|full_adder:FA4|cout~0 {} addsub16:inst|full_adder:FA5|cout~0 {} addsub16:inst|full_adder:FA6|cout~0 {} addsub16:inst|full_adder:FA7|cout~0 {} addsub16:inst|full_adder:FA8|cout~0 {} addsub16:inst|full_adder:FA9|cout~0 {} addsub16:inst|full_adder:FA10|cout~0 {} addsub16:inst|full_adder:FA11|cout~0 {} addsub16:inst|full_adder:FA12|cout~0 {} addsub16:inst|full_adder:FA13|cout~0 {} addsub16:inst|full_adder:FA14|cout~0 {} mux16:inst7|Output[15]~23 {} sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.751ns 0.253ns 0.244ns 1.206ns 0.252ns 0.257ns 0.254ns 0.258ns 0.259ns 0.253ns 0.253ns 1.226ns 0.263ns 0.252ns 0.265ns 0.263ns 0.258ns 0.255ns 1.529ns } { 0.000ns 0.419ns 0.150ns 0.150ns 0.413ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.722 ns - Smallest " "Info: - Smallest clock skew is -0.722 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WE destination 6.419 ns + Shortest register " "Info: + Shortest clock path from clock \"WE\" to destination register is 6.419 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns WE 1 CLK PIN_V1 16 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 16; CLK Node = 'WE'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 136 8 176 152 "WE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.150 ns) 2.468 ns sram_chip:inst1\|sram_register:inst9\|sram_cell:cell0\|comb~0 2 COMB LCCOMB_X23_Y13_N28 1 " "Info: 2: + IC(1.466 ns) + CELL(0.150 ns) = 2.468 ns; Loc. = LCCOMB_X23_Y13_N28; Fanout = 1; COMB Node = 'sram_chip:inst1\|sram_register:inst9\|sram_cell:cell0\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { WE sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.130 ns) + CELL(0.000 ns) 4.598 ns sram_chip:inst1\|sram_register:inst9\|sram_cell:cell0\|comb~0clkctrl 3 COMB CLKCTRL_G9 32 " "Info: 3: + IC(2.130 ns) + CELL(0.000 ns) = 4.598 ns; Loc. = CLKCTRL_G9; Fanout = 32; COMB Node = 'sram_chip:inst1\|sram_register:inst9\|sram_cell:cell0\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.130 ns" { sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.384 ns) + CELL(0.437 ns) 6.419 ns sram_chip:inst1\|sram_register:inst9\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 4 REG LCCOMB_X22_Y19_N26 1 " "Info: 4: + IC(1.384 ns) + CELL(0.437 ns) = 6.419 ns; Loc. = LCCOMB_X22_Y19_N26; Fanout = 1; REG Node = 'sram_chip:inst1\|sram_register:inst9\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.439 ns ( 22.42 % ) " "Info: Total cell delay = 1.439 ns ( 22.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.980 ns ( 77.58 % ) " "Info: Total interconnect delay = 4.980 ns ( 77.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.419 ns" { WE sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.419 ns" { WE {} WE~combout {} sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0 {} sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0clkctrl {} sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.466ns 2.130ns 1.384ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.437ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WE source 7.141 ns - Longest register " "Info: - Longest clock path from clock \"WE\" to source register is 7.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns WE 1 CLK PIN_V1 16 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 16; CLK Node = 'WE'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 136 8 176 152 "WE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.584 ns) + CELL(0.413 ns) 3.849 ns sram_chip:inst1\|sram_register:inst13\|sram_cell:cell0\|comb~0 2 COMB LCCOMB_X37_Y22_N4 1 " "Info: 2: + IC(2.584 ns) + CELL(0.413 ns) = 3.849 ns; Loc. = LCCOMB_X37_Y22_N4; Fanout = 1; COMB Node = 'sram_chip:inst1\|sram_register:inst13\|sram_cell:cell0\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.997 ns" { WE sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.797 ns) + CELL(0.000 ns) 5.646 ns sram_chip:inst1\|sram_register:inst13\|sram_cell:cell0\|comb~0clkctrl 3 COMB CLKCTRL_G5 32 " "Info: 3: + IC(1.797 ns) + CELL(0.000 ns) = 5.646 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'sram_chip:inst1\|sram_register:inst13\|sram_cell:cell0\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.150 ns) 7.141 ns sram_chip:inst1\|sram_register:inst13\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 4 REG LCCOMB_X22_Y21_N16 3 " "Info: 4: + IC(1.345 ns) + CELL(0.150 ns) = 7.141 ns; Loc. = LCCOMB_X22_Y21_N16; Fanout = 3; REG Node = 'sram_chip:inst1\|sram_register:inst13\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.415 ns ( 19.82 % ) " "Info: Total cell delay = 1.415 ns ( 19.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.726 ns ( 80.18 % ) " "Info: Total interconnect delay = 5.726 ns ( 80.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.141 ns" { WE sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.141 ns" { WE {} WE~combout {} sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0 {} sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0clkctrl {} sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 2.584ns 1.797ns 1.345ns } { 0.000ns 0.852ns 0.413ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.419 ns" { WE sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.419 ns" { WE {} WE~combout {} sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0 {} sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0clkctrl {} sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.466ns 2.130ns 1.384ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.437ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.141 ns" { WE sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.141 ns" { WE {} WE~combout {} sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0 {} sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0clkctrl {} sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 2.584ns 1.797ns 1.345ns } { 0.000ns 0.852ns 0.413ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.841 ns + " "Info: + Micro setup delay of destination is 1.841 ns" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.054 ns" { sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 addsub16:inst|xorGate:GX1|f~4 addsub16:inst|xorGate:GX1|f~5 addsub16:inst|xorGate:GX1|f~6 addsub16:inst|full_adder:FA1|cout~0 addsub16:inst|full_adder:FA2|cout~0 addsub16:inst|full_adder:FA3|cout~0 addsub16:inst|full_adder:FA4|cout~0 addsub16:inst|full_adder:FA5|cout~0 addsub16:inst|full_adder:FA6|cout~0 addsub16:inst|full_adder:FA7|cout~0 addsub16:inst|full_adder:FA8|cout~0 addsub16:inst|full_adder:FA9|cout~0 addsub16:inst|full_adder:FA10|cout~0 addsub16:inst|full_adder:FA11|cout~0 addsub16:inst|full_adder:FA12|cout~0 addsub16:inst|full_adder:FA13|cout~0 addsub16:inst|full_adder:FA14|cout~0 mux16:inst7|Output[15]~23 sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "12.054 ns" { sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} addsub16:inst|xorGate:GX1|f~4 {} addsub16:inst|xorGate:GX1|f~5 {} addsub16:inst|xorGate:GX1|f~6 {} addsub16:inst|full_adder:FA1|cout~0 {} addsub16:inst|full_adder:FA2|cout~0 {} addsub16:inst|full_adder:FA3|cout~0 {} addsub16:inst|full_adder:FA4|cout~0 {} addsub16:inst|full_adder:FA5|cout~0 {} addsub16:inst|full_adder:FA6|cout~0 {} addsub16:inst|full_adder:FA7|cout~0 {} addsub16:inst|full_adder:FA8|cout~0 {} addsub16:inst|full_adder:FA9|cout~0 {} addsub16:inst|full_adder:FA10|cout~0 {} addsub16:inst|full_adder:FA11|cout~0 {} addsub16:inst|full_adder:FA12|cout~0 {} addsub16:inst|full_adder:FA13|cout~0 {} addsub16:inst|full_adder:FA14|cout~0 {} mux16:inst7|Output[15]~23 {} sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.751ns 0.253ns 0.244ns 1.206ns 0.252ns 0.257ns 0.254ns 0.258ns 0.259ns 0.253ns 0.253ns 1.226ns 0.263ns 0.252ns 0.265ns 0.263ns 0.258ns 0.255ns 1.529ns } { 0.000ns 0.419ns 0.150ns 0.150ns 0.413ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.419 ns" { WE sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.419 ns" { WE {} WE~combout {} sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0 {} sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0clkctrl {} sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.466ns 2.130ns 1.384ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.437ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.141 ns" { WE sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.141 ns" { WE {} WE~combout {} sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0 {} sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0clkctrl {} sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 2.584ns 1.797ns 1.345ns } { 0.000ns 0.852ns 0.413ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"Clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "instruction_register:inst8\|instruct_MSDFF:inst\|D_Latch:Master\|Q~1 instruction_register:inst8\|instruct_MSDFF:inst\|D_Latch:Slave\|Q~1 Clock 4.149 ns " "Info: Found hold time violation between source  pin or register \"instruction_register:inst8\|instruct_MSDFF:inst\|D_Latch:Master\|Q~1\" and destination pin or register \"instruction_register:inst8\|instruct_MSDFF:inst\|D_Latch:Slave\|Q~1\" for clock \"Clock\" (Hold time is 4.149 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.821 ns + Largest " "Info: + Largest clock skew is 4.821 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 7.711 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 7.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Clock 1 CLK PIN_V2 44 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 44; CLK Node = 'Clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 120 8 176 136 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.588 ns) + CELL(0.271 ns) 7.711 ns instruction_register:inst8\|instruct_MSDFF:inst\|D_Latch:Slave\|Q~1 2 REG LCCOMB_X28_Y16_N28 17 " "Info: 2: + IC(6.588 ns) + CELL(0.271 ns) = 7.711 ns; Loc. = LCCOMB_X28_Y16_N28; Fanout = 17; REG Node = 'instruction_register:inst8\|instruct_MSDFF:inst\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.859 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.123 ns ( 14.56 % ) " "Info: Total cell delay = 1.123 ns ( 14.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.588 ns ( 85.44 % ) " "Info: Total interconnect delay = 6.588 ns ( 85.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.711 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.711 ns" { Clock {} Clock~combout {} instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 6.588ns } { 0.000ns 0.852ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.890 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to source register is 2.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Clock 1 CLK PIN_V2 44 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 44; CLK Node = 'Clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 120 8 176 136 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.888 ns) + CELL(0.150 ns) 2.890 ns instruction_register:inst8\|instruct_MSDFF:inst\|D_Latch:Master\|Q~1 2 REG LCCOMB_X28_Y16_N14 1 " "Info: 2: + IC(1.888 ns) + CELL(0.150 ns) = 2.890 ns; Loc. = LCCOMB_X28_Y16_N14; Fanout = 1; REG Node = 'instruction_register:inst8\|instruct_MSDFF:inst\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.038 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.002 ns ( 34.67 % ) " "Info: Total cell delay = 1.002 ns ( 34.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.888 ns ( 65.33 % ) " "Info: Total interconnect delay = 1.888 ns ( 65.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.890 ns" { Clock {} Clock~combout {} instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.888ns } { 0.000ns 0.852ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.711 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.711 ns" { Clock {} Clock~combout {} instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 6.588ns } { 0.000ns 0.852ns 0.271ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.890 ns" { Clock {} Clock~combout {} instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.888ns } { 0.000ns 0.852ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.672 ns - Shortest register register " "Info: - Shortest register to register delay is 0.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instruction_register:inst8\|instruct_MSDFF:inst\|D_Latch:Master\|Q~1 1 REG LCCOMB_X28_Y16_N14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X28_Y16_N14; Fanout = 1; REG Node = 'instruction_register:inst8\|instruct_MSDFF:inst\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 0.672 ns instruction_register:inst8\|instruct_MSDFF:inst\|D_Latch:Slave\|Q~1 2 REG LCCOMB_X28_Y16_N28 17 " "Info: 2: + IC(0.252 ns) + CELL(0.420 ns) = 0.672 ns; Loc. = LCCOMB_X28_Y16_N28; Fanout = 17; REG Node = 'instruction_register:inst8\|instruct_MSDFF:inst\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master|Q~1 instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.420 ns ( 62.50 % ) " "Info: Total cell delay = 0.420 ns ( 62.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.252 ns ( 37.50 % ) " "Info: Total interconnect delay = 0.252 ns ( 37.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master|Q~1 instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.672 ns" { instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master|Q~1 {} instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Slave|Q~1 {} } { 0.000ns 0.252ns } { 0.000ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.711 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.711 ns" { Clock {} Clock~combout {} instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 6.588ns } { 0.000ns 0.852ns 0.271ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.890 ns" { Clock {} Clock~combout {} instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.888ns } { 0.000ns 0.852ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master|Q~1 instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.672 ns" { instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master|Q~1 {} instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Slave|Q~1 {} } { 0.000ns 0.252ns } { 0.000ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "instruction_register:inst8\|instruct_MSDFF:inst4\|D_Latch:Master\|Q~1 Instruction\[14\] Clock 4.797 ns register " "Info: tsu for register \"instruction_register:inst8\|instruct_MSDFF:inst4\|D_Latch:Master\|Q~1\" (data pin = \"Instruction\[14\]\", clock pin = \"Clock\") is 4.797 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.392 ns + Longest pin register " "Info: + Longest pin to register delay is 6.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Instruction\[14\] 1 PIN PIN_U3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 1; PIN Node = 'Instruction\[14\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction[14] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 248 8 176 264 "Instruction\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.130 ns) + CELL(0.420 ns) 6.392 ns instruction_register:inst8\|instruct_MSDFF:inst4\|D_Latch:Master\|Q~1 2 REG LCCOMB_X21_Y12_N12 1 " "Info: 2: + IC(5.130 ns) + CELL(0.420 ns) = 6.392 ns; Loc. = LCCOMB_X21_Y12_N12; Fanout = 1; REG Node = 'instruction_register:inst8\|instruct_MSDFF:inst4\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.550 ns" { Instruction[14] instruction_register:inst8|instruct_MSDFF:inst4|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.262 ns ( 19.74 % ) " "Info: Total cell delay = 1.262 ns ( 19.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.130 ns ( 80.26 % ) " "Info: Total interconnect delay = 5.130 ns ( 80.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.392 ns" { Instruction[14] instruction_register:inst8|instruct_MSDFF:inst4|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.392 ns" { Instruction[14] {} Instruction[14]~combout {} instruction_register:inst8|instruct_MSDFF:inst4|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 5.130ns } { 0.000ns 0.842ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.858 ns + " "Info: + Micro setup delay of destination is 0.858 ns" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.453 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Clock 1 CLK PIN_V2 44 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 44; CLK Node = 'Clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 120 8 176 136 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.451 ns) + CELL(0.150 ns) 2.453 ns instruction_register:inst8\|instruct_MSDFF:inst4\|D_Latch:Master\|Q~1 2 REG LCCOMB_X21_Y12_N12 1 " "Info: 2: + IC(1.451 ns) + CELL(0.150 ns) = 2.453 ns; Loc. = LCCOMB_X21_Y12_N12; Fanout = 1; REG Node = 'instruction_register:inst8\|instruct_MSDFF:inst4\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst4|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.002 ns ( 40.85 % ) " "Info: Total cell delay = 1.002 ns ( 40.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.451 ns ( 59.15 % ) " "Info: Total interconnect delay = 1.451 ns ( 59.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst4|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.453 ns" { Clock {} Clock~combout {} instruction_register:inst8|instruct_MSDFF:inst4|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.451ns } { 0.000ns 0.852ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.392 ns" { Instruction[14] instruction_register:inst8|instruct_MSDFF:inst4|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.392 ns" { Instruction[14] {} Instruction[14]~combout {} instruction_register:inst8|instruct_MSDFF:inst4|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 5.130ns } { 0.000ns 0.842ns 0.420ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst4|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.453 ns" { Clock {} Clock~combout {} instruction_register:inst8|instruct_MSDFF:inst4|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.451ns } { 0.000ns 0.852ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock Hex3\[0\] sram_chip:inst1\|sram_register:inst7\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 26.654 ns register " "Info: tco from clock \"Clock\" to destination pin \"Hex3\[0\]\" through register \"sram_chip:inst1\|sram_register:inst7\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is 26.654 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 9.062 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 9.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Clock 1 CLK PIN_V2 44 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 44; CLK Node = 'Clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 120 8 176 136 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.080 ns) + CELL(0.275 ns) 3.207 ns instruction_register:inst8\|instruct_MSDFF:inst14\|D_Latch:Slave\|Q~1 2 REG LCCOMB_X24_Y18_N0 16 " "Info: 2: + IC(2.080 ns) + CELL(0.275 ns) = 3.207 ns; Loc. = LCCOMB_X24_Y18_N0; Fanout = 16; REG Node = 'instruction_register:inst8\|instruct_MSDFF:inst14\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.398 ns) 4.137 ns decode4to16:inst5\|Mux0~2 3 COMB LCCOMB_X24_Y18_N18 17 " "Info: 3: + IC(0.532 ns) + CELL(0.398 ns) = 4.137 ns; Loc. = LCCOMB_X24_Y18_N18; Fanout = 17; COMB Node = 'decode4to16:inst5\|Mux0~2'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Slave|Q~1 decode4to16:inst5|Mux0~2 } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.275 ns) 5.707 ns sram_chip:inst1\|sram_register:inst7\|sram_cell:cell0\|comb~0 4 COMB LCCOMB_X28_Y12_N0 1 " "Info: 4: + IC(1.295 ns) + CELL(0.275 ns) = 5.707 ns; Loc. = LCCOMB_X28_Y12_N0; Fanout = 1; COMB Node = 'sram_chip:inst1\|sram_register:inst7\|sram_cell:cell0\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { decode4to16:inst5|Mux0~2 sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.841 ns) + CELL(0.000 ns) 7.548 ns sram_chip:inst1\|sram_register:inst7\|sram_cell:cell0\|comb~0clkctrl 5 COMB CLKCTRL_G13 32 " "Info: 5: + IC(1.841 ns) + CELL(0.000 ns) = 7.548 ns; Loc. = CLKCTRL_G13; Fanout = 32; COMB Node = 'sram_chip:inst1\|sram_register:inst7\|sram_cell:cell0\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.150 ns) 9.062 ns sram_chip:inst1\|sram_register:inst7\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 6 REG LCCOMB_X22_Y16_N8 3 " "Info: 6: + IC(1.364 ns) + CELL(0.150 ns) = 9.062 ns; Loc. = LCCOMB_X22_Y16_N8; Fanout = 3; REG Node = 'sram_chip:inst1\|sram_register:inst7\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.950 ns ( 21.52 % ) " "Info: Total cell delay = 1.950 ns ( 21.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.112 ns ( 78.48 % ) " "Info: Total interconnect delay = 7.112 ns ( 78.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.062 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Slave|Q~1 decode4to16:inst5|Mux0~2 sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.062 ns" { Clock {} Clock~combout {} instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Slave|Q~1 {} decode4to16:inst5|Mux0~2 {} sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0 {} sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0clkctrl {} sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 2.080ns 0.532ns 1.295ns 1.841ns 1.364ns } { 0.000ns 0.852ns 0.275ns 0.398ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.592 ns + Longest register pin " "Info: + Longest register to pin delay is 17.592 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram_chip:inst1\|sram_register:inst7\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 1 REG LCCOMB_X22_Y16_N8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y16_N8; Fanout = 3; REG Node = 'sram_chip:inst1\|sram_register:inst7\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.271 ns) 0.558 ns addsub16:inst\|xorGate:GX1\|f~0 2 COMB LCCOMB_X22_Y16_N26 2 " "Info: 2: + IC(0.287 ns) + CELL(0.271 ns) = 0.558 ns; Loc. = LCCOMB_X22_Y16_N26; Fanout = 2; COMB Node = 'addsub16:inst\|xorGate:GX1\|f~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 addsub16:inst|xorGate:GX1|f~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.275 ns) 1.592 ns addsub16:inst\|xorGate:GX1\|f~4 3 COMB LCCOMB_X22_Y19_N30 1 " "Info: 3: + IC(0.759 ns) + CELL(0.275 ns) = 1.592 ns; Loc. = LCCOMB_X22_Y19_N30; Fanout = 1; COMB Node = 'addsub16:inst\|xorGate:GX1\|f~4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { addsub16:inst|xorGate:GX1|f~0 addsub16:inst|xorGate:GX1|f~4 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 1.995 ns addsub16:inst\|xorGate:GX1\|f~5 4 COMB LCCOMB_X22_Y19_N2 1 " "Info: 4: + IC(0.253 ns) + CELL(0.150 ns) = 1.995 ns; Loc. = LCCOMB_X22_Y19_N2; Fanout = 1; COMB Node = 'addsub16:inst\|xorGate:GX1\|f~5'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { addsub16:inst|xorGate:GX1|f~4 addsub16:inst|xorGate:GX1|f~5 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 2.389 ns addsub16:inst\|xorGate:GX1\|f~6 5 COMB LCCOMB_X22_Y19_N12 2 " "Info: 5: + IC(0.244 ns) + CELL(0.150 ns) = 2.389 ns; Loc. = LCCOMB_X22_Y19_N12; Fanout = 2; COMB Node = 'addsub16:inst\|xorGate:GX1\|f~6'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { addsub16:inst|xorGate:GX1|f~5 addsub16:inst|xorGate:GX1|f~6 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.413 ns) 4.008 ns addsub16:inst\|full_adder:FA1\|cout~0 6 COMB LCCOMB_X33_Y19_N22 2 " "Info: 6: + IC(1.206 ns) + CELL(0.413 ns) = 4.008 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA1\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { addsub16:inst|xorGate:GX1|f~6 addsub16:inst|full_adder:FA1|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 4.410 ns addsub16:inst\|full_adder:FA2\|cout~0 7 COMB LCCOMB_X33_Y19_N24 2 " "Info: 7: + IC(0.252 ns) + CELL(0.150 ns) = 4.410 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA2\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { addsub16:inst|full_adder:FA1|cout~0 addsub16:inst|full_adder:FA2|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.271 ns) 4.938 ns addsub16:inst\|full_adder:FA3\|cout~0 8 COMB LCCOMB_X33_Y19_N18 2 " "Info: 8: + IC(0.257 ns) + CELL(0.271 ns) = 4.938 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA3\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { addsub16:inst|full_adder:FA2|cout~0 addsub16:inst|full_adder:FA3|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 5.342 ns addsub16:inst\|full_adder:FA4\|cout~0 9 COMB LCCOMB_X33_Y19_N28 2 " "Info: 9: + IC(0.254 ns) + CELL(0.150 ns) = 5.342 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA4\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { addsub16:inst|full_adder:FA3|cout~0 addsub16:inst|full_adder:FA4|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 5.750 ns addsub16:inst\|full_adder:FA5\|cout~0 10 COMB LCCOMB_X33_Y19_N30 2 " "Info: 10: + IC(0.258 ns) + CELL(0.150 ns) = 5.750 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA5\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { addsub16:inst|full_adder:FA4|cout~0 addsub16:inst|full_adder:FA5|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 6.159 ns addsub16:inst\|full_adder:FA6\|cout~0 11 COMB LCCOMB_X33_Y19_N0 2 " "Info: 11: + IC(0.259 ns) + CELL(0.150 ns) = 6.159 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA6\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { addsub16:inst|full_adder:FA5|cout~0 addsub16:inst|full_adder:FA6|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 6.562 ns addsub16:inst\|full_adder:FA7\|cout~0 12 COMB LCCOMB_X33_Y19_N10 2 " "Info: 12: + IC(0.253 ns) + CELL(0.150 ns) = 6.562 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA7\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { addsub16:inst|full_adder:FA6|cout~0 addsub16:inst|full_adder:FA7|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 6.965 ns addsub16:inst\|full_adder:FA8\|cout~0 13 COMB LCCOMB_X33_Y19_N12 2 " "Info: 13: + IC(0.253 ns) + CELL(0.150 ns) = 6.965 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA8\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { addsub16:inst|full_adder:FA7|cout~0 addsub16:inst|full_adder:FA8|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.150 ns) 8.341 ns addsub16:inst\|full_adder:FA9\|cout~0 14 COMB LCCOMB_X41_Y17_N18 2 " "Info: 14: + IC(1.226 ns) + CELL(0.150 ns) = 8.341 ns; Loc. = LCCOMB_X41_Y17_N18; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA9\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { addsub16:inst|full_adder:FA8|cout~0 addsub16:inst|full_adder:FA9|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 8.754 ns addsub16:inst\|full_adder:FA10\|cout~0 15 COMB LCCOMB_X41_Y17_N30 2 " "Info: 15: + IC(0.263 ns) + CELL(0.150 ns) = 8.754 ns; Loc. = LCCOMB_X41_Y17_N30; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA10\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { addsub16:inst|full_adder:FA9|cout~0 addsub16:inst|full_adder:FA10|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 9.156 ns addsub16:inst\|full_adder:FA11\|cout~0 16 COMB LCCOMB_X41_Y17_N2 2 " "Info: 16: + IC(0.252 ns) + CELL(0.150 ns) = 9.156 ns; Loc. = LCCOMB_X41_Y17_N2; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA11\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { addsub16:inst|full_adder:FA10|cout~0 addsub16:inst|full_adder:FA11|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 9.571 ns addsub16:inst\|full_adder:FA12\|cout~0 17 COMB LCCOMB_X41_Y17_N22 2 " "Info: 17: + IC(0.265 ns) + CELL(0.150 ns) = 9.571 ns; Loc. = LCCOMB_X41_Y17_N22; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA12\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { addsub16:inst|full_adder:FA11|cout~0 addsub16:inst|full_adder:FA12|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 9.984 ns addsub16:inst\|full_adder:FA13\|cout~0 18 COMB LCCOMB_X41_Y17_N10 3 " "Info: 18: + IC(0.263 ns) + CELL(0.150 ns) = 9.984 ns; Loc. = LCCOMB_X41_Y17_N10; Fanout = 3; COMB Node = 'addsub16:inst\|full_adder:FA13\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { addsub16:inst|full_adder:FA12|cout~0 addsub16:inst|full_adder:FA13|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 10.392 ns addsub16:inst\|full_adder:FA14\|cout~0 19 COMB LCCOMB_X41_Y17_N28 2 " "Info: 19: + IC(0.258 ns) + CELL(0.150 ns) = 10.392 ns; Loc. = LCCOMB_X41_Y17_N28; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA14\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { addsub16:inst|full_adder:FA13|cout~0 addsub16:inst|full_adder:FA14|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.438 ns) 11.805 ns addsub16:inst\|full_adder:FA15\|sum~3 20 COMB LCCOMB_X41_Y15_N12 8 " "Info: 20: + IC(0.975 ns) + CELL(0.438 ns) = 11.805 ns; Loc. = LCCOMB_X41_Y15_N12; Fanout = 8; COMB Node = 'addsub16:inst\|full_adder:FA15\|sum~3'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.413 ns" { addsub16:inst|full_adder:FA14|cout~0 addsub16:inst|full_adder:FA15|sum~3 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.413 ns) 12.532 ns addsub16:inst\|convert:DISPLAY3\|Mux6~0 21 COMB LCCOMB_X41_Y15_N16 1 " "Info: 21: + IC(0.314 ns) + CELL(0.413 ns) = 12.532 ns; Loc. = LCCOMB_X41_Y15_N16; Fanout = 1; COMB Node = 'addsub16:inst\|convert:DISPLAY3\|Mux6~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { addsub16:inst|full_adder:FA15|sum~3 addsub16:inst|convert:DISPLAY3|Mux6~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.428 ns) + CELL(2.632 ns) 17.592 ns Hex3\[0\] 22 PIN PIN_Y23 0 " "Info: 22: + IC(2.428 ns) + CELL(2.632 ns) = 17.592 ns; Loc. = PIN_Y23; Fanout = 0; PIN Node = 'Hex3\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.060 ns" { addsub16:inst|convert:DISPLAY3|Mux6~0 Hex3[0] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 264 1192 1368 280 "Hex3\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.813 ns ( 38.73 % ) " "Info: Total cell delay = 6.813 ns ( 38.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.779 ns ( 61.27 % ) " "Info: Total interconnect delay = 10.779 ns ( 61.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.592 ns" { sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 addsub16:inst|xorGate:GX1|f~0 addsub16:inst|xorGate:GX1|f~4 addsub16:inst|xorGate:GX1|f~5 addsub16:inst|xorGate:GX1|f~6 addsub16:inst|full_adder:FA1|cout~0 addsub16:inst|full_adder:FA2|cout~0 addsub16:inst|full_adder:FA3|cout~0 addsub16:inst|full_adder:FA4|cout~0 addsub16:inst|full_adder:FA5|cout~0 addsub16:inst|full_adder:FA6|cout~0 addsub16:inst|full_adder:FA7|cout~0 addsub16:inst|full_adder:FA8|cout~0 addsub16:inst|full_adder:FA9|cout~0 addsub16:inst|full_adder:FA10|cout~0 addsub16:inst|full_adder:FA11|cout~0 addsub16:inst|full_adder:FA12|cout~0 addsub16:inst|full_adder:FA13|cout~0 addsub16:inst|full_adder:FA14|cout~0 addsub16:inst|full_adder:FA15|sum~3 addsub16:inst|convert:DISPLAY3|Mux6~0 Hex3[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "17.592 ns" { sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} addsub16:inst|xorGate:GX1|f~0 {} addsub16:inst|xorGate:GX1|f~4 {} addsub16:inst|xorGate:GX1|f~5 {} addsub16:inst|xorGate:GX1|f~6 {} addsub16:inst|full_adder:FA1|cout~0 {} addsub16:inst|full_adder:FA2|cout~0 {} addsub16:inst|full_adder:FA3|cout~0 {} addsub16:inst|full_adder:FA4|cout~0 {} addsub16:inst|full_adder:FA5|cout~0 {} addsub16:inst|full_adder:FA6|cout~0 {} addsub16:inst|full_adder:FA7|cout~0 {} addsub16:inst|full_adder:FA8|cout~0 {} addsub16:inst|full_adder:FA9|cout~0 {} addsub16:inst|full_adder:FA10|cout~0 {} addsub16:inst|full_adder:FA11|cout~0 {} addsub16:inst|full_adder:FA12|cout~0 {} addsub16:inst|full_adder:FA13|cout~0 {} addsub16:inst|full_adder:FA14|cout~0 {} addsub16:inst|full_adder:FA15|sum~3 {} addsub16:inst|convert:DISPLAY3|Mux6~0 {} Hex3[0] {} } { 0.000ns 0.287ns 0.759ns 0.253ns 0.244ns 1.206ns 0.252ns 0.257ns 0.254ns 0.258ns 0.259ns 0.253ns 0.253ns 1.226ns 0.263ns 0.252ns 0.265ns 0.263ns 0.258ns 0.975ns 0.314ns 2.428ns } { 0.000ns 0.271ns 0.275ns 0.150ns 0.150ns 0.413ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.438ns 0.413ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.062 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Slave|Q~1 decode4to16:inst5|Mux0~2 sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0 sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0clkctrl sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.062 ns" { Clock {} Clock~combout {} instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Slave|Q~1 {} decode4to16:inst5|Mux0~2 {} sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0 {} sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0clkctrl {} sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 2.080ns 0.532ns 1.295ns 1.841ns 1.364ns } { 0.000ns 0.852ns 0.275ns 0.398ns 0.275ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.592 ns" { sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 addsub16:inst|xorGate:GX1|f~0 addsub16:inst|xorGate:GX1|f~4 addsub16:inst|xorGate:GX1|f~5 addsub16:inst|xorGate:GX1|f~6 addsub16:inst|full_adder:FA1|cout~0 addsub16:inst|full_adder:FA2|cout~0 addsub16:inst|full_adder:FA3|cout~0 addsub16:inst|full_adder:FA4|cout~0 addsub16:inst|full_adder:FA5|cout~0 addsub16:inst|full_adder:FA6|cout~0 addsub16:inst|full_adder:FA7|cout~0 addsub16:inst|full_adder:FA8|cout~0 addsub16:inst|full_adder:FA9|cout~0 addsub16:inst|full_adder:FA10|cout~0 addsub16:inst|full_adder:FA11|cout~0 addsub16:inst|full_adder:FA12|cout~0 addsub16:inst|full_adder:FA13|cout~0 addsub16:inst|full_adder:FA14|cout~0 addsub16:inst|full_adder:FA15|sum~3 addsub16:inst|convert:DISPLAY3|Mux6~0 Hex3[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "17.592 ns" { sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} addsub16:inst|xorGate:GX1|f~0 {} addsub16:inst|xorGate:GX1|f~4 {} addsub16:inst|xorGate:GX1|f~5 {} addsub16:inst|xorGate:GX1|f~6 {} addsub16:inst|full_adder:FA1|cout~0 {} addsub16:inst|full_adder:FA2|cout~0 {} addsub16:inst|full_adder:FA3|cout~0 {} addsub16:inst|full_adder:FA4|cout~0 {} addsub16:inst|full_adder:FA5|cout~0 {} addsub16:inst|full_adder:FA6|cout~0 {} addsub16:inst|full_adder:FA7|cout~0 {} addsub16:inst|full_adder:FA8|cout~0 {} addsub16:inst|full_adder:FA9|cout~0 {} addsub16:inst|full_adder:FA10|cout~0 {} addsub16:inst|full_adder:FA11|cout~0 {} addsub16:inst|full_adder:FA12|cout~0 {} addsub16:inst|full_adder:FA13|cout~0 {} addsub16:inst|full_adder:FA14|cout~0 {} addsub16:inst|full_adder:FA15|sum~3 {} addsub16:inst|convert:DISPLAY3|Mux6~0 {} Hex3[0] {} } { 0.000ns 0.287ns 0.759ns 0.253ns 0.244ns 1.206ns 0.252ns 0.257ns 0.254ns 0.258ns 0.259ns 0.253ns 0.253ns 1.226ns 0.263ns 0.252ns 0.265ns 0.263ns 0.258ns 0.975ns 0.314ns 2.428ns } { 0.000ns 0.271ns 0.275ns 0.150ns 0.150ns 0.413ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.438ns 0.413ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "instruction_register:inst8\|instruct_MSDFF:inst7\|D_Latch:Master\|Q~1 Instruction\[2\] Clock 0.357 ns register " "Info: th for register \"instruction_register:inst8\|instruct_MSDFF:inst7\|D_Latch:Master\|Q~1\" (data pin = \"Instruction\[2\]\", clock pin = \"Clock\") is 0.357 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 3.264 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 3.264 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Clock 1 CLK PIN_V2 44 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 44; CLK Node = 'Clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 120 8 176 136 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.262 ns) + CELL(0.150 ns) 3.264 ns instruction_register:inst8\|instruct_MSDFF:inst7\|D_Latch:Master\|Q~1 2 REG LCCOMB_X24_Y18_N12 1 " "Info: 2: + IC(2.262 ns) + CELL(0.150 ns) = 3.264 ns; Loc. = LCCOMB_X24_Y18_N12; Fanout = 1; REG Node = 'instruction_register:inst8\|instruct_MSDFF:inst7\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.412 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst7|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.002 ns ( 30.70 % ) " "Info: Total cell delay = 1.002 ns ( 30.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.262 ns ( 69.30 % ) " "Info: Total interconnect delay = 2.262 ns ( 69.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.264 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst7|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.264 ns" { Clock {} Clock~combout {} instruction_register:inst8|instruct_MSDFF:inst7|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 2.262ns } { 0.000ns 0.852ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.907 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Instruction\[2\] 1 PIN PIN_P25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 1; PIN Node = 'Instruction\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction[2] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 248 8 176 264 "Instruction\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.488 ns) + CELL(0.420 ns) 2.907 ns instruction_register:inst8\|instruct_MSDFF:inst7\|D_Latch:Master\|Q~1 2 REG LCCOMB_X24_Y18_N12 1 " "Info: 2: + IC(1.488 ns) + CELL(0.420 ns) = 2.907 ns; Loc. = LCCOMB_X24_Y18_N12; Fanout = 1; REG Node = 'instruction_register:inst8\|instruct_MSDFF:inst7\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { Instruction[2] instruction_register:inst8|instruct_MSDFF:inst7|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.419 ns ( 48.81 % ) " "Info: Total cell delay = 1.419 ns ( 48.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.488 ns ( 51.19 % ) " "Info: Total interconnect delay = 1.488 ns ( 51.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.907 ns" { Instruction[2] instruction_register:inst8|instruct_MSDFF:inst7|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.907 ns" { Instruction[2] {} Instruction[2]~combout {} instruction_register:inst8|instruct_MSDFF:inst7|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.488ns } { 0.000ns 0.999ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.264 ns" { Clock instruction_register:inst8|instruct_MSDFF:inst7|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.264 ns" { Clock {} Clock~combout {} instruction_register:inst8|instruct_MSDFF:inst7|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 2.262ns } { 0.000ns 0.852ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.907 ns" { Instruction[2] instruction_register:inst8|instruct_MSDFF:inst7|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.907 ns" { Instruction[2] {} Instruction[2]~combout {} instruction_register:inst8|instruct_MSDFF:inst7|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.488ns } { 0.000ns 0.999ns 0.420ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 544 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 544 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 14 17:40:51 2015 " "Info: Processing ended: Thu May 14 17:40:51 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 606 s " "Info: Quartus II Full Compilation was successful. 0 errors, 606 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
