
---------- Begin Simulation Statistics ----------
simSeconds                                   0.024621                       # Number of seconds simulated (Second)
simTicks                                  24621412000                       # Number of ticks simulated (Tick)
finalTick                                 25609366000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    222.73                       # Real time elapsed on the host (Second)
hostTickRate                                110541354                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     680120                       # Number of bytes of host memory used (Byte)
simInsts                                     69894460                       # Number of instructions simulated (Count)
simOps                                       71887616                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   313801                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     322750                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         49242824                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        70384645                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        3                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       77078464                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  11737                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               423518                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            145107                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   2                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            49239451                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.565380                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.448171                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  32134414     65.26%     65.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1767359      3.59%     68.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1139732      2.31%     71.17% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1383194      2.81%     73.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   4827954      9.81%     83.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   3395687      6.90%     90.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1543157      3.13%     93.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1050766      2.13%     95.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1997188      4.06%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              49239451                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    3189      0.03%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                3431536     27.47%     27.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     27.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                7936495     63.54%     91.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     91.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     91.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     91.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     91.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     91.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     91.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     91.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     91.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     91.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     91.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     91.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     91.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     91.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     91.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     91.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     91.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     91.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     91.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     91.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     91.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     91.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     91.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     91.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     91.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     91.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     91.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     91.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     91.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     91.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     91.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     91.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     91.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1118303      8.95%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   161      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      21025574     27.28%     27.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            2      0.00%     27.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     27.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     27.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     27.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     27.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     27.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     27.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     27.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     27.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     27.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd     14692660     19.06%     46.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     46.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu     27681465     35.91%     82.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     82.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     82.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       862252      1.12%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     11951378     15.51%     98.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       865133      1.12%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       77078464                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.565273                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            12489684                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.162039                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 93165714                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                22103827                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        21894103                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                122732085                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                48704355                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        48430243                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    21964633                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    67603515                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          77057620                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      11946573                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     20843                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  71                       # Number of nop insts executed (Count)
system.cpu.numRefs                           12811705                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         303712                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       865132                       # Number of stores executed (Count)
system.cpu.numRate                           1.564850                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              29                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            3373                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    68237071                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      69961130                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.721643                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.721643                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.385726                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.385726                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   48344560                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  20128957                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                  118476359                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                    11325270                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   11331777                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                 110516273                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        5231437                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        865292                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          120                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores           66                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  304275                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            304141                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              7484                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               296608                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                   13                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  296594                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999953                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       6                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              95                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               95                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            2                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          411182                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              7482                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     49184315                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.422429                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.936387                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        38939772     79.17%     79.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          320031      0.65%     79.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          376837      0.77%     80.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          727026      1.48%     82.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          587814      1.20%     83.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          144116      0.29%     83.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          335606      0.68%     84.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          403965      0.82%     85.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         7349148     14.94%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     49184315                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             68237135                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               69961194                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     6052665                       # Number of memory references committed (Count)
system.cpu.commit.loads                       5190932                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     301891                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions         48225073                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    27464361                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     20852527     29.81%     29.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            2      0.00%     29.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     29.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     29.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     29.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     29.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     29.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     29.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     29.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     29.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     29.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd     14639040     20.92%     50.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu     27555840     39.39%     90.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     90.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     90.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       861120      1.23%     91.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     91.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     91.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     91.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     91.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     91.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     91.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     91.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     91.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     91.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     91.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     91.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     91.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     91.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     91.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     91.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     91.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     91.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     91.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     91.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     91.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     91.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     91.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     91.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     91.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     91.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     91.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     91.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     91.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     91.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      5190932      7.42%     98.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       861733      1.23%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     69961194                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       7349148                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        4823651                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           4823651                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       4823651                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          4823651                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1255100                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1255100                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1255100                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1255100                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  94256800387                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  94256800387                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  94256800387                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  94256800387                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      6078751                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       6078751                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      6078751                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      6078751                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.206473                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.206473                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.206473                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.206473                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 75099.036242                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 75099.036242                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 75099.036242                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 75099.036242                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs     37872882                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       843123                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      44.919759                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       846920                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            846920                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       155458                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        155458                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       155458                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       155458                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1099642                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1099642                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1099642                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      1099642                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  88830576387                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  88830576387                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  88830576387                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  88830576387                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.180899                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.180899                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.180899                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.180899                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 80781.360104                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 80781.360104                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 80781.360104                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 80781.360104                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                1099639                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      4822263                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         4822263                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       394755                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        394755                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   9619122500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   9619122500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      5217018                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      5217018                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.075667                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.075667                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 24367.322770                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 24367.322770                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       141640                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       141640                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       253115                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       253115                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   6017614500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   6017614500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.048517                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.048517                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 23774.231081                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 23774.231081                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1388                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1388                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       860345                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       860345                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  84637677887                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  84637677887                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       861733                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       861733                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.998389                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.998389                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 98376.439553                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 98376.439553                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        13818                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        13818                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       846527                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       846527                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  82812961887                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  82812961887                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.982354                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.982354                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 97826.722464                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 97826.722464                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  25609366000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              4206544                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            1099639                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               3.825386                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          204                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          671                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          147                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           25414643                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          25414643                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25609366000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  2201104                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              37971965                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   6764280                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               2292905                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   9197                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               296226                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     3                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               70485684                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    15                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            4397950                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       69000882                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      304275                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             296600                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      44832302                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   18398                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                   4390984                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1859                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           49239451                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.437166                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.005585                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 39484770     80.19%     80.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   173884      0.35%     80.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   615210      1.25%     81.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    95007      0.19%     81.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   235374      0.48%     82.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    89842      0.18%     82.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   133923      0.27%     82.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   409821      0.83%     83.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  8001620     16.25%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             49239451                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.006179                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.401237                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        4390951                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           4390951                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       4390951                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          4390951                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           33                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              33                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           33                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             33                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      2605500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      2605500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      2605500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      2605500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      4390984                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       4390984                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      4390984                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      4390984                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000008                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000008                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000008                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000008                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 78954.545455                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 78954.545455                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 78954.545455                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 78954.545455                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           28                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                28                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst            6                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total             6                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst            6                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total            6                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           27                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           27                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           27                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           27                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      2283000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      2283000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      2283000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      2283000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000006                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000006                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000006                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000006                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 84555.555556                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 84555.555556                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 84555.555556                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 84555.555556                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     28                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      4390951                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         4390951                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           33                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            33                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      2605500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      2605500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      4390984                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      4390984                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000008                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000008                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 78954.545455                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 78954.545455                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst            6                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total            6                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           27                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           27                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      2283000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      2283000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000006                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 84555.555556                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 84555.555556                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  25609366000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                 5711                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                 28                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             203.964286                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           17563964                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          17563964                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25609366000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      9197                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   27894808                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   508892                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               70384719                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2928                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  5231437                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  865292                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     3                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    357707                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     1076                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             16                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           7469                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect           22                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 7491                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 70327877                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                70324346                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  56139922                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  69106007                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.428114                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.812374                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                           0                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   40501                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  16                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   3558                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  224                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 838769                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            5190932                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             65.862576                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            92.813316                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1986436     38.27%     38.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               607210     11.70%     49.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               400427      7.71%     57.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                97619      1.88%     59.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                99139      1.91%     61.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                56776      1.09%     62.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                60011      1.16%     63.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                73079      1.41%     65.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               121959      2.35%     67.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               225040      4.34%     71.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             218959      4.22%     76.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             286363      5.52%     81.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             181069      3.49%     85.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             110205      2.12%     87.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              71253      1.37%     88.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              41031      0.79%     89.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              29334      0.57%     89.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              29709      0.57%     90.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              19601      0.38%     90.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              17468      0.34%     91.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              18342      0.35%     91.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              22261      0.43%     91.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              26640      0.51%     92.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              26964      0.52%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              28326      0.55%     93.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              31159      0.60%     94.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              37091      0.71%     94.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              41718      0.80%     95.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              42025      0.81%     96.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              39529      0.76%     97.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           144189      2.78%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1191                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              5190932                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  25609366000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  25609366000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  25609366000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  25609366000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  25609366000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   9197                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3052467                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                34209946                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   8026158                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               3941683                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               70429611                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                260070                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                2889862                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  21478                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                      4                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            80629946                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   216325277                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 36765010                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                 70958009                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              80036649                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   593313                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  11999089                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        112185352                       # The number of ROB reads (Count)
system.cpu.rob.writes                       140800057                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 68237071                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   69961130                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                      1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 219941                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    219942                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                     1                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                219941                       # number of overall hits (Count)
system.l2.overallHits::total                   219942                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                   26                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               879701                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  879727                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                  26                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              879701                       # number of overall misses (Count)
system.l2.overallMisses::total                 879727                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst         2230000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     84286142000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        84288372000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        2230000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    84286142000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       84288372000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                 27                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            1099642                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               1099669                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                27                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           1099642                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              1099669                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.962963                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.799989                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.799993                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.962963                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.799989                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.799993                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 85769.230769                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 95812.261211                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    95811.964393                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 85769.230769                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 95812.261211                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   95811.964393                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               846006                       # number of writebacks (Count)
system.l2.writebacks::total                    846006                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst               26                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           879701                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              879727                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              26                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          879701                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             879727                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst      1960000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  75489162000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    75491122000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      1960000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  75489162000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   75491122000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.962963                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.799989                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.799993                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.962963                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.799989                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.799993                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 75384.615385                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 85812.295314                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 85811.987128                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 75384.615385                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 85812.295314                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 85811.987128                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         879792                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks         2897                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total           2897                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst               1                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                  1                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst            26                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               26                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      2230000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      2230000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst           27                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             27                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.962963                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.962963                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 85769.230769                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 85769.230769                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           26                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           26                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      1960000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      1960000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.962963                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.962963                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 75384.615385                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 75384.615385                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data           846527                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              846527                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  80996880500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    80996880500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         846527                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            846527                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 95681.390552                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 95681.390552                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       846527                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          846527                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  72531610500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  72531610500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 85681.390552                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 85681.390552                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         219941                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            219941                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        33174                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           33174                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   3289261500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   3289261500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       253115                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        253115                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.131063                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.131063                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 99151.790559                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 99151.790559                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        33174                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        33174                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   2957551500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   2957551500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.131063                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.131063                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 89152.694882                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 89152.694882                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks           28                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               28                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           28                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           28                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       846920                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           846920                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       846920                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       846920                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  25609366000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      2055143                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     879792                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.335942                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      24.716776                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        34.141424                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4037.141800                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.006034                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.008335                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.985630                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  350                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  163                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  518                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1569                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 1496                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   18474480                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  18474480                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25609366000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    846006.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    879700.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000066002500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        52358                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        52358                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             2287103                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             795182                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      879726                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     846006                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    879726                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   846006                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.86                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.12                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                879726                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               846006                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  309692                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  288448                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  198915                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   82670                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1145                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1681                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   7613                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  23613                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  45720                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  59369                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  59336                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  59931                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  60889                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  59939                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  60113                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  72638                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  59214                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  57388                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  58518                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  52956                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  52937                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  52488                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    306                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    158                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                     54                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        52358                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      16.803946                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     16.653162                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      4.764164                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-15          10182     19.45%     19.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31         42137     80.48%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47            13      0.02%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63             9      0.02%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79             1      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95             1      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111            1      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-143            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-159            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-207            2      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-239            4      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::352-367            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::368-383            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-399            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         52358                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        52358                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.158085                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.143308                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.741262                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            49522     94.58%     94.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              718      1.37%     95.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              430      0.82%     96.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              551      1.05%     97.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              642      1.23%     99.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21              492      0.94%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                3      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         52358                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                56302464                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             54144384                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2286727666.14684820                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              2199077128.47662830                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   24621437000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      14267.24                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst         1664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     56300800                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     54144320                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 67583.451347144510                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 2286660082.695500850677                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 2199074529.113115310669                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst           26                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       879700                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       846006                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst       831000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  38717527500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 633877230500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     31961.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     44012.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks    749258.55                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst         1664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     56300736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       56302400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         1664                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         1664                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     54144384                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     54144384                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst           26                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       879699                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          879725                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       846006                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         846006                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst          67583                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     2286657483                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2286725067                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst        67583                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total         67583                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   2199077128                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       2199077128                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   2199077128                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst         67583                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    2286657483                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       4485802195                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               879726                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              846005                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        54427                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        54530                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        54527                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        54528                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        54562                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        54660                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        55734                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        55437                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        55949                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        55826                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        55811                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        54912                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        54789                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        54793                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        54656                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        54585                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        52720                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        53224                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        53225                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        53230                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        53238                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        52648                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        53161                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        52182                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        52618                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        53131                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        53121                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        52874                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        52761                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        52320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        52721                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        52831                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             22223496000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            4398630000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        38718358500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                25261.84                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           44011.84                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              803725                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             751718                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            91.36                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           88.86                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       170297                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   648.568184                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   510.089532                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   344.199032                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        11762      6.91%      6.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        15818      9.29%     16.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        13345      7.84%     24.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        12980      7.62%     31.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        31661     18.59%     50.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         8806      5.17%     55.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         7974      4.68%     60.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         6506      3.82%     63.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        61445     36.08%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       170297                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              56302464                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           54144320                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2286.727666                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             2199.074529                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   35.05                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               17.87                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              17.18                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               90.13                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  25609366000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       598317720                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       318002025                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     3130540140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    2211338160                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1944106320.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  10789083690                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    371583360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   19362971415                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   786.428147                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    872184750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    822380000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  22933371250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       617767080                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       328343400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     3151310400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    2204807940                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1944106320.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  10856955870                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    314461920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   19417752930                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   788.653101                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    724297250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    822380000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  23081347500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  25609366000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               33198                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        846006                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             33523                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             846527                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            846527                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          33199                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      2638980                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2638980                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    110446784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                110446784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             879726                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   879726    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               879726                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  25609366000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          5343868000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         4584281000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1759255                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       879529                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             253140                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1692926                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           28                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           286505                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            846527                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           846527                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             27                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        253115                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           83                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3298920                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                3299003                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3584                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    124579776                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               124583360                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          879792                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  54144384                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           1979461                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001596                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.039923                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 1976301     99.84%     99.84% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    3160      0.16%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             1979461                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  25609366000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         1946616000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             42000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1649458500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       2199336                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      1099667                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            3160                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         3160                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000028                       # Number of seconds simulated (Second)
simTicks                                     28285000                       # Number of ticks simulated (Tick)
finalTick                                 25637651000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.10                       # Real time elapsed on the host (Second)
hostTickRate                                274948633                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681144                       # Number of bytes of host memory used (Byte)
simInsts                                     69904544                       # Number of instructions simulated (Count)
simOps                                       71899633                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                678751839                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  698029201                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                            56570                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           20892                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      253                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          18336                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     53                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 9152                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              5207                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  98                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               36388                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.503902                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.374883                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     29961     82.34%     82.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      2253      6.19%     88.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1339      3.68%     92.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                       812      2.23%     94.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       674      1.85%     96.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       490      1.35%     97.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       415      1.14%     98.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       219      0.60%     99.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       225      0.62%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 36388                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      95     18.45%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    248     48.16%     66.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   172     33.40%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          488      2.66%      2.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         11483     62.63%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           35      0.19%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            16      0.09%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           13      0.07%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4253     23.19%     88.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         2048     11.17%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          18336                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.324129                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 515                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.028087                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    73034                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   29972                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           16703                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      595                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     338                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             264                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       18037                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         326                       # Number of vector alu accesses (Count)
system.cpu.numInsts                             18012                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          4141                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       325                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  66                       # Number of nop insts executed (Count)
system.cpu.numRefs                               6155                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           3125                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         2014                       # Number of stores executed (Count)
system.cpu.numRate                           0.318402                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             172                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           20182                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       10084                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                         12017                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               5.609877                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          5.609877                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.178257                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.178257                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                      18596                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     11810                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        264                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                        2847                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                       2934                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                      2257                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      152                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads           4651                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2288                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          567                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          131                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    5263                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              3696                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               374                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 1901                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  230                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1609                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.846397                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     413                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  9                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             585                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 16                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              569                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           83                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            9371                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             155                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               696                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        34510                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.348595                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.325367                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           30932     89.63%     89.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            1313      3.80%     93.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             604      1.75%     95.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             293      0.85%     96.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             354      1.03%     97.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             185      0.54%     97.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             123      0.36%     97.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7              97      0.28%     98.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             609      1.76%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        34510                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                10097                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                  12030                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                        4191                       # Number of memory references committed (Count)
system.cpu.commit.loads                          2642                       # Number of loads committed (Count)
system.cpu.commit.amos                             76                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          76                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       2192                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              250                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                       11223                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   199                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           76      0.63%      0.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu         7711     64.10%     64.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           31      0.26%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           11      0.09%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           10      0.08%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         2642     21.96%     87.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1549     12.88%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        12030                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           609                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           4552                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              4552                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          4552                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             4552                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          733                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             733                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          733                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            733                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     65500489                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     65500489                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     65500489                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     65500489                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         5285                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          5285                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         5285                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         5285                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.138694                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.138694                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.138694                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.138694                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 89359.466576                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 89359.466576                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 89359.466576                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 89359.466576                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         3361                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           52                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      64.634615                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks           44                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total                44                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          403                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           403                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          403                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          403                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          330                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          330                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          330                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          330                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     32593998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     32593998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     32593998                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     32593998                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.062441                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.062441                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.062441                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.062441                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 98769.690909                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 98769.690909                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 98769.690909                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 98769.690909                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    336                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         3163                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            3163                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          649                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           649                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     59960000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     59960000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         3812                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         3812                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.170252                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.170252                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 92388.289676                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 92388.289676                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          341                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          341                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          308                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          308                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     30666000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     30666000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.080797                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.080797                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 99564.935065                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 99564.935065                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           73                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              73                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       365500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       365500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           76                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           76                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.039474                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.039474                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 121833.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 121833.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       362500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       362500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.039474                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.039474                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 120833.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 120833.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1389                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1389                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           84                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           84                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      5540489                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      5540489                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1473                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1473                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.057026                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.057026                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 65958.202381                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 65958.202381                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           62                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           62                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           22                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           22                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      1927998                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      1927998                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.014936                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.014936                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 87636.272727                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 87636.272727                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     28285000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1776265                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1360                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs            1306.077206                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           88                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          750                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          184                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              21780                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             21780                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     28285000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                     8514                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 22816                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      3956                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   380                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    722                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1512                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    88                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  23479                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   298                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles               8013                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                          22855                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        5263                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               2038                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         24465                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1612                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  415                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2674                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                      2993                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   209                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              36388                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.722106                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.060414                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    31532     86.65%     86.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      435      1.20%     87.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      508      1.40%     89.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      429      1.18%     90.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      437      1.20%     91.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      546      1.50%     93.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      317      0.87%     94.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      314      0.86%     94.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     1870      5.14%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                36388                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.093035                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.404013                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           2708                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              2708                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          2708                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             2708                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          285                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             285                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          285                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            285                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     23998999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     23998999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     23998999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     23998999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         2993                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          2993                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         2993                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         2993                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.095222                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.095222                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.095222                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.095222                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 84207.014035                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 84207.014035                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 84207.014035                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 84207.014035                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          194                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      64.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          222                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               222                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           62                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            62                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           62                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           62                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          223                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          223                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          223                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          223                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     18768999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     18768999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     18768999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     18768999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.074507                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.074507                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.074507                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.074507                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 84165.914798                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 84165.914798                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 84165.914798                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 84165.914798                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    222                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         2708                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            2708                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          285                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           285                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     23998999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     23998999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         2993                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         2993                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.095222                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.095222                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 84207.014035                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 84207.014035                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           62                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           62                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          223                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          223                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     18768999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     18768999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.074507                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.074507                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 84165.914798                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 84165.914798                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     28285000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              4467000                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                478                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            9345.188285                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           73                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          101                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           82                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              12194                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             12194                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     28285000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       722                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       6483                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     1444                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  21211                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   83                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     4651                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2288                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   253                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        54                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     1343                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             13                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             88                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          692                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  780                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    17508                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   16967                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                      8847                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     14796                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.299929                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.597932                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         164                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    2013                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  13                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    741                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   54                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     44                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               2642                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             33.732778                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            76.090973                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   2199     83.23%     83.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   15      0.57%     83.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   10      0.38%     84.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    4      0.15%     84.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    1      0.04%     84.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    1      0.04%     84.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  3      0.11%     84.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  2      0.08%     84.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 26      0.98%     85.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                100      3.79%     89.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 28      1.06%     90.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  5      0.19%     90.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 20      0.76%     91.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 11      0.42%     91.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  9      0.34%     92.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                125      4.73%     96.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 31      1.17%     98.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  1      0.04%     98.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.04%     98.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  6      0.23%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  1      0.04%     98.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  4      0.15%     98.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  5      0.19%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  4      0.15%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               30      1.14%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              696                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 2642                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     28285000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     28285000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     28285000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     28285000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     28285000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    722                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                     8776                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    9357                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          10052                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      3995                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  3486                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  22489                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                     9                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    554                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1422                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   1491                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               20500                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                       30082                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    23464                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      239                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                 11180                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     9338                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      37                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  10                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      1746                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            55081                       # The number of ROB reads (Count)
system.cpu.rob.writes                           44496                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    10084                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      12017                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     3                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     22                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                      2                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        24                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    22                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                     2                       # number of overall hits (Count)
system.l2.overallHits::total                       24                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  201                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  329                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     530                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 201                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 329                       # number of overall misses (Count)
system.l2.overallMisses::total                    530                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        18180000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        32355500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           50535500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       18180000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       32355500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          50535500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                223                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                331                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   554                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               223                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               331                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  554                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.901345                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.993958                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.956679                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.901345                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.993958                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.956679                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 90447.761194                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 98344.984802                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total           95350                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 90447.761194                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 98344.984802                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total          95350                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  472                       # number of writebacks (Count)
system.l2.writebacks::total                       472                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              201                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              329                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 530                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             201                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             329                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                530                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     16180000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     29035500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       45215500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     16180000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     29035500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      45215500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.901345                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.993958                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.956679                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.901345                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.993958                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.956679                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 80497.512438                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 88253.799392                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 85312.264151                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 80497.512438                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 88253.799392                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 85312.264151                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            706                       # number of replacements (Count)
system.l2.InvalidateReq.misses::cpu.data            2                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               2                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data            2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            2                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            2                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data        37000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total        37000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        18500                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        18500                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst              22                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 22                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           201                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              201                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     18180000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     18180000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          223                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            223                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.901345                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.901345                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 90447.761194                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 90447.761194                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          201                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          201                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     16180000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     16180000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.901345                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.901345                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 80497.512438                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 80497.512438                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                  1                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                     1                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data               22                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  22                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      2184500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        2184500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             23                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                23                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.956522                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.956522                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 99295.454545                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 99295.454545                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           22                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              22                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      1964500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      1964500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.956522                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.956522                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 89295.454545                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 89295.454545                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          307                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             307                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     30171000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     30171000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          308                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           308                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.996753                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.996753                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 98276.872964                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 98276.872964                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          307                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          307                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     27071000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     27071000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.996753                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.996753                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 88179.153094                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 88179.153094                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          222                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              222                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          222                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          222                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks           44                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total               44                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks           44                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total           44                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     28285000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       153574                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4802                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      31.981258                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      89.959133                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        93.551391                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3912.489475                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.021963                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.022840                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.955198                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  209                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  918                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  445                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1289                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 1235                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                       9618                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                      9618                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     28285000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       472.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       200.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       330.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000009637750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           29                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           29                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                1361                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                445                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         530                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        472                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       530                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      472                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.87                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.88                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   530                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  472                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     276                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     157                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      59                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      29                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     21                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     36                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           29                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      18.241379                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     17.356069                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      5.798123                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-9               3     10.34%     10.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-13             3     10.34%     20.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14-15             2      6.90%     27.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-17             5     17.24%     44.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18-19             7     24.14%     68.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-21             1      3.45%     72.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22-23             3     10.34%     82.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-25             3     10.34%     93.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26-27             1      3.45%     96.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-37             1      3.45%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            29                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           29                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.344828                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.315818                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.044573                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               26     89.66%     89.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                2      6.90%     96.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      3.45%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            29                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   33920                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                30208                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1199222202.58087325                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1067986565.31730592                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      28190000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      28133.73                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        12800                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        21120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        30336                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 452536680.219197452068                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 746685522.361675739288                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1072511932.119497895241                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          200                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          330                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          472                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      7881500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     15199250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks    677246000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     39407.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     46058.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1434843.22                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        12800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        21184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          33984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        12800                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        12800                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        30208                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        30208                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          200                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          331                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             531                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          472                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            472                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      452536680                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      748948206                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1201484886                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    452536680                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     452536680                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1067986565                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1067986565                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1067986565                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     452536680                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     748948206                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2269471451                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  530                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 474                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           37                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           93                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           28                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           73                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           49                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           28                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           36                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           12                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           24                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           35                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           50                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           66                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           65                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           53                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           81                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           12                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                13143250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               2650000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           23080750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                24798.58                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           43548.58                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 301                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                346                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            56.79                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           73.00                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          348                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   179.494253                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   125.473149                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   183.374760                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          170     48.85%     48.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           95     27.30%     76.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           32      9.20%     85.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           22      6.32%     91.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           15      4.31%     95.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            6      1.72%     97.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            2      0.57%     98.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            4      1.15%     99.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            2      0.57%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          348                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 33920                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              30336                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1199.222203                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1072.511932                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   17.75                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.37                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               8.38                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               64.44                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     28285000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1242360                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          645150                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        1863540                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       1075320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     12827280                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy        59520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      19557090                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   691.429733                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        72500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     27432500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         1306620                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          675510                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        1920660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       1398960                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     12860340                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy        31680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      20037690                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   708.421071                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     27505000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     28285000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 510                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           472                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               234                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 22                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                22                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            508                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              2                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1770                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1770                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        64256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    64256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                532                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      532    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  532                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     28285000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             3246500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            2858750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1238                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          706                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                533                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          516                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          222                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              526                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                23                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               23                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            223                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           308                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             2                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            2                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          667                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1005                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1672                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        28416                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        24192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   52608                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             706                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     30208                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              1262                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    1262    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                1262                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     28285000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy             823000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            333000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            502000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1114                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          558                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
