PAL16L8
JLBICJTC 14AUG86
44302B,11D,LBC1

1Q0 1Q2 4CC2 /BDRY25 /BDRYSO /CGNT /CGNTSO /CACT /TERM GND
{BGNT /CGNTCACT [RT /IORQ TEST NCi6 /DSTB /EMD /BGNTCACT VCC

IF (/TEST) EMD = Q2 * QO * CACT ; CPU CYCLE TO BUS SET
+ EMD * CACT 1 " HOLD
+ CGNT * CGNTSO ; CPU CYCLE TO MEM SET
+ EMD * RT * CC2 * /TERM ; ) HOLD TERMS FOR
+ EMD * TORQ * CC2 * {TERM ; ) CPU READ, FETCH AND
we MAP CYCLES

IF (/TEST) CGNTCACT = CGNT + CACT

IF (/TEST) BGNTCACT = BGNT + CACT

CGNT + CACT * /BDRYSO * /BDRY25 * /IORQ
+ CACT * IORQ * CC2 , I10X CYCLE

IF (/TEST) DSTB

DESCRIPTION

060387 JLB: EMD WAS HOLDING IN ADDRESS PART OF IOX CYCLES AFTER

; BUFFERED WRITE CYCLES.

, EMD - ENABLE DATA PATH BETWEEN CD AND LBD

270387 CJTC: NEW SIGNAL DSTB TO SAMPLE DATA AT LBD/CD BUFFERS ON

; CPU FROM BUS READ, AT BDRY.

040487 JLB: DSTB MUST NOT CLOCK DATA BEFORE CACT GOES OFF IN I0XES.
(NEGATIVE SETUP OF DATA IN BUS SPECS.)

; 180587 CJTC: 3202B
; 070887 JLB: 3202C ONLY! (TEST MODE).
