vendor_name = ModelSim
source_file = 1, D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v
source_file = 1, D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z3.v
source_file = 1, D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z2.v
source_file = 1, D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/clock_generator.v
source_file = 1, D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/audio_codec.v
source_file = 1, D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/audio_and_video_config.v
source_file = 1, D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z1.v
source_file = 1, D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/sm_register.v
source_file = 1, D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/sm_hex_display.v
source_file = 1, D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/sm_clk_divider.v
source_file = 1, D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/part1.v
source_file = 1, D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v
source_file = 1, D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Slow_Clock_Generator.v
source_file = 1, D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_I2C_LCM_Auto_Initialize.v
source_file = 1, D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_I2C_DC_Auto_Initialize.v
source_file = 1, D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_I2C_AV_Auto_Initialize.v
source_file = 1, D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_I2C.v
source_file = 1, D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Clock_Edge.v
source_file = 1, D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Audio_Out_Serializer.v
source_file = 1, D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v
source_file = 1, D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Audio_Bit_Counter.v
source_file = 1, D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v
source_file = 1, D:/repos/hse_spds_labs/lab_05/proj/ram.qip
source_file = 1, D:/repos/hse_spds_labs/lab_05/proj/ram.v
source_file = 1, D:/repos/hse_spds_labs/lab_05/proj/ram2.qip
source_file = 1, D:/repos/hse_spds_labs/lab_05/proj/ram2.v
source_file = 1, D:/repos/hse_spds_labs/lab_05/proj/Waveform.vwf
source_file = 1, D:/repos/hse_spds_labs/lab_05/proj/Waveform1.vwf
source_file = 1, D:/repos/hse_spds_labs/lab_05/proj/my_mem.v
source_file = 1, D:/repos/hse_spds_labs/lab_05/proj/Waveform2.vwf
source_file = 1, d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc
source_file = 1, d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/repos/hse_spds_labs/lab_05/proj/db/altsyncram_cji1.tdf
design_name = z5
instance = comp, \read~output , read~output, z5, 1
instance = comp, \write~output , write~output, z5, 1
instance = comp, \writedata_left[0]~output , writedata_left[0]~output, z5, 1
instance = comp, \writedata_left[1]~output , writedata_left[1]~output, z5, 1
instance = comp, \writedata_left[2]~output , writedata_left[2]~output, z5, 1
instance = comp, \writedata_left[3]~output , writedata_left[3]~output, z5, 1
instance = comp, \writedata_left[4]~output , writedata_left[4]~output, z5, 1
instance = comp, \writedata_left[5]~output , writedata_left[5]~output, z5, 1
instance = comp, \writedata_left[6]~output , writedata_left[6]~output, z5, 1
instance = comp, \writedata_left[7]~output , writedata_left[7]~output, z5, 1
instance = comp, \writedata_left[8]~output , writedata_left[8]~output, z5, 1
instance = comp, \writedata_left[9]~output , writedata_left[9]~output, z5, 1
instance = comp, \writedata_left[10]~output , writedata_left[10]~output, z5, 1
instance = comp, \writedata_left[11]~output , writedata_left[11]~output, z5, 1
instance = comp, \writedata_left[12]~output , writedata_left[12]~output, z5, 1
instance = comp, \writedata_left[13]~output , writedata_left[13]~output, z5, 1
instance = comp, \writedata_left[14]~output , writedata_left[14]~output, z5, 1
instance = comp, \writedata_left[15]~output , writedata_left[15]~output, z5, 1
instance = comp, \writedata_left[16]~output , writedata_left[16]~output, z5, 1
instance = comp, \writedata_left[17]~output , writedata_left[17]~output, z5, 1
instance = comp, \writedata_left[18]~output , writedata_left[18]~output, z5, 1
instance = comp, \writedata_left[19]~output , writedata_left[19]~output, z5, 1
instance = comp, \writedata_left[20]~output , writedata_left[20]~output, z5, 1
instance = comp, \writedata_left[21]~output , writedata_left[21]~output, z5, 1
instance = comp, \writedata_left[22]~output , writedata_left[22]~output, z5, 1
instance = comp, \writedata_left[23]~output , writedata_left[23]~output, z5, 1
instance = comp, \writedata_right[0]~output , writedata_right[0]~output, z5, 1
instance = comp, \writedata_right[1]~output , writedata_right[1]~output, z5, 1
instance = comp, \writedata_right[2]~output , writedata_right[2]~output, z5, 1
instance = comp, \writedata_right[3]~output , writedata_right[3]~output, z5, 1
instance = comp, \writedata_right[4]~output , writedata_right[4]~output, z5, 1
instance = comp, \writedata_right[5]~output , writedata_right[5]~output, z5, 1
instance = comp, \writedata_right[6]~output , writedata_right[6]~output, z5, 1
instance = comp, \writedata_right[7]~output , writedata_right[7]~output, z5, 1
instance = comp, \writedata_right[8]~output , writedata_right[8]~output, z5, 1
instance = comp, \writedata_right[9]~output , writedata_right[9]~output, z5, 1
instance = comp, \writedata_right[10]~output , writedata_right[10]~output, z5, 1
instance = comp, \writedata_right[11]~output , writedata_right[11]~output, z5, 1
instance = comp, \writedata_right[12]~output , writedata_right[12]~output, z5, 1
instance = comp, \writedata_right[13]~output , writedata_right[13]~output, z5, 1
instance = comp, \writedata_right[14]~output , writedata_right[14]~output, z5, 1
instance = comp, \writedata_right[15]~output , writedata_right[15]~output, z5, 1
instance = comp, \writedata_right[16]~output , writedata_right[16]~output, z5, 1
instance = comp, \writedata_right[17]~output , writedata_right[17]~output, z5, 1
instance = comp, \writedata_right[18]~output , writedata_right[18]~output, z5, 1
instance = comp, \writedata_right[19]~output , writedata_right[19]~output, z5, 1
instance = comp, \writedata_right[20]~output , writedata_right[20]~output, z5, 1
instance = comp, \writedata_right[21]~output , writedata_right[21]~output, z5, 1
instance = comp, \writedata_right[22]~output , writedata_right[22]~output, z5, 1
instance = comp, \writedata_right[23]~output , writedata_right[23]~output, z5, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, z5, 1
instance = comp, \CLOCK_50~inputCLKENA0 , CLOCK_50~inputCLKENA0, z5, 1
instance = comp, \key[2]~input , key[2]~input, z5, 1
instance = comp, \key[3]~input , key[3]~input, z5, 1
instance = comp, \write_ready~input , write_ready~input, z5, 1
instance = comp, \read_ready~input , read_ready~input, z5, 1
instance = comp, \read~0 , read~0, z5, 1
instance = comp, \always0~0 , always0~0, z5, 1
instance = comp, \read~reg0 , read~reg0, z5, 1
instance = comp, \key[0]~input , key[0]~input, z5, 1
instance = comp, \last_write~0 , last_write~0, z5, 1
instance = comp, \write~0 , write~0, z5, 1
instance = comp, \write~reg0 , write~reg0, z5, 1
instance = comp, \temp_addr~0 , temp_addr~0, z5, 1
instance = comp, \temp_addr~1 , temp_addr~1, z5, 1
instance = comp, \temp_addr[4] , temp_addr[4], z5, 1
instance = comp, \Add1~1 , Add1~1, z5, 1
instance = comp, \temp_addr[0]~feeder , temp_addr[0]~feeder, z5, 1
instance = comp, \temp_addr[0] , temp_addr[0], z5, 1
instance = comp, \Add1~5 , Add1~5, z5, 1
instance = comp, \temp_addr[1]~feeder , temp_addr[1]~feeder, z5, 1
instance = comp, \temp_addr[1] , temp_addr[1], z5, 1
instance = comp, \Add1~9 , Add1~9, z5, 1
instance = comp, \temp_addr[2] , temp_addr[2], z5, 1
instance = comp, \Add1~13 , Add1~13, z5, 1
instance = comp, \temp_addr[3] , temp_addr[3], z5, 1
instance = comp, \Add1~17 , Add1~17, z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[15]~feeder , left_ram|mem_rtl_0_bypass[15]~feeder, z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[15] , left_ram|mem_rtl_0_bypass[15], z5, 1
instance = comp, \Add0~1 , Add0~1, z5, 1
instance = comp, \addr~0 , addr~0, z5, 1
instance = comp, \addr[1]~1 , addr[1]~1, z5, 1
instance = comp, \addr[0] , addr[0], z5, 1
instance = comp, \Add0~5 , Add0~5, z5, 1
instance = comp, \addr[1] , addr[1], z5, 1
instance = comp, \Add0~9 , Add0~9, z5, 1
instance = comp, \addr[2] , addr[2], z5, 1
instance = comp, \Add0~13 , Add0~13, z5, 1
instance = comp, \addr[3] , addr[3], z5, 1
instance = comp, \Add0~17 , Add0~17, z5, 1
instance = comp, \addr[4] , addr[4], z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[14] , left_ram|mem_rtl_0_bypass[14], z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[11]~feeder , left_ram|mem_rtl_0_bypass[11]~feeder, z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[11] , left_ram|mem_rtl_0_bypass[11], z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[13]~feeder , left_ram|mem_rtl_0_bypass[13]~feeder, z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[13] , left_ram|mem_rtl_0_bypass[13], z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[12] , left_ram|mem_rtl_0_bypass[12], z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[10] , left_ram|mem_rtl_0_bypass[10], z5, 1
instance = comp, \left_ram|mem~3 , left_ram|mem~3, z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[7]~feeder , left_ram|mem_rtl_0_bypass[7]~feeder, z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[7] , left_ram|mem_rtl_0_bypass[7], z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[6] , left_ram|mem_rtl_0_bypass[6], z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[9] , left_ram|mem_rtl_0_bypass[9], z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[8] , left_ram|mem_rtl_0_bypass[8], z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[5] , left_ram|mem_rtl_0_bypass[5], z5, 1
instance = comp, \left_ram|mem~2 , left_ram|mem~2, z5, 1
instance = comp, \readdata_left[0]~input , readdata_left[0]~input, z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[1]~feeder , left_ram|mem_rtl_0_bypass[1]~feeder, z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[1] , left_ram|mem_rtl_0_bypass[1], z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[0]~feeder , left_ram|mem_rtl_0_bypass[0]~feeder, z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[0] , left_ram|mem_rtl_0_bypass[0], z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[2]~feeder , left_ram|mem_rtl_0_bypass[2]~feeder, z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[2] , left_ram|mem_rtl_0_bypass[2], z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[4]~feeder , left_ram|mem_rtl_0_bypass[4]~feeder, z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[4] , left_ram|mem_rtl_0_bypass[4], z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[3]~feeder , left_ram|mem_rtl_0_bypass[3]~feeder, z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[3] , left_ram|mem_rtl_0_bypass[3], z5, 1
instance = comp, \left_ram|mem~0 , left_ram|mem~0, z5, 1
instance = comp, \left_ram|mem~1 , left_ram|mem~1, z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[16] , left_ram|mem_rtl_0_bypass[16], z5, 1
instance = comp, \temp_addr~2 , temp_addr~2, z5, 1
instance = comp, \temp_addr~3 , temp_addr~3, z5, 1
instance = comp, \temp_addr~4 , temp_addr~4, z5, 1
instance = comp, \temp_addr~5 , temp_addr~5, z5, 1
instance = comp, \temp_addr~6 , temp_addr~6, z5, 1
instance = comp, \readdata_left[1]~input , readdata_left[1]~input, z5, 1
instance = comp, \readdata_left[2]~input , readdata_left[2]~input, z5, 1
instance = comp, \readdata_left[3]~input , readdata_left[3]~input, z5, 1
instance = comp, \readdata_left[4]~input , readdata_left[4]~input, z5, 1
instance = comp, \readdata_left[5]~input , readdata_left[5]~input, z5, 1
instance = comp, \readdata_left[6]~input , readdata_left[6]~input, z5, 1
instance = comp, \readdata_left[7]~input , readdata_left[7]~input, z5, 1
instance = comp, \readdata_left[8]~input , readdata_left[8]~input, z5, 1
instance = comp, \readdata_left[9]~input , readdata_left[9]~input, z5, 1
instance = comp, \readdata_left[10]~input , readdata_left[10]~input, z5, 1
instance = comp, \readdata_left[11]~input , readdata_left[11]~input, z5, 1
instance = comp, \readdata_left[12]~input , readdata_left[12]~input, z5, 1
instance = comp, \readdata_left[13]~input , readdata_left[13]~input, z5, 1
instance = comp, \readdata_left[14]~input , readdata_left[14]~input, z5, 1
instance = comp, \readdata_left[15]~input , readdata_left[15]~input, z5, 1
instance = comp, \readdata_right[0]~input , readdata_right[0]~input, z5, 1
instance = comp, \readdata_right[1]~input , readdata_right[1]~input, z5, 1
instance = comp, \readdata_right[2]~input , readdata_right[2]~input, z5, 1
instance = comp, \readdata_right[3]~input , readdata_right[3]~input, z5, 1
instance = comp, \readdata_right[4]~input , readdata_right[4]~input, z5, 1
instance = comp, \readdata_right[5]~input , readdata_right[5]~input, z5, 1
instance = comp, \readdata_right[6]~input , readdata_right[6]~input, z5, 1
instance = comp, \readdata_right[7]~input , readdata_right[7]~input, z5, 1
instance = comp, \readdata_right[8]~input , readdata_right[8]~input, z5, 1
instance = comp, \readdata_right[9]~input , readdata_right[9]~input, z5, 1
instance = comp, \readdata_right[10]~input , readdata_right[10]~input, z5, 1
instance = comp, \readdata_right[11]~input , readdata_right[11]~input, z5, 1
instance = comp, \readdata_right[12]~input , readdata_right[12]~input, z5, 1
instance = comp, \readdata_right[13]~input , readdata_right[13]~input, z5, 1
instance = comp, \readdata_right[14]~input , readdata_right[14]~input, z5, 1
instance = comp, \readdata_right[15]~input , readdata_right[15]~input, z5, 1
instance = comp, \left_ram|mem_rtl_0|auto_generated|ram_block1a0 , left_ram|mem_rtl_0|auto_generated|ram_block1a0, z5, 1
instance = comp, \left_ram|mem~4 , left_ram|mem~4, z5, 1
instance = comp, \left_ram|data_out[0] , left_ram|data_out[0], z5, 1
instance = comp, \writedata_left[0]~reg0feeder , writedata_left[0]~reg0feeder, z5, 1
instance = comp, \writedata_left[0]~0 , writedata_left[0]~0, z5, 1
instance = comp, \writedata_left[0]~reg0 , writedata_left[0]~reg0, z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[17] , left_ram|mem_rtl_0_bypass[17], z5, 1
instance = comp, \left_ram|mem~5 , left_ram|mem~5, z5, 1
instance = comp, \left_ram|data_out[1] , left_ram|data_out[1], z5, 1
instance = comp, \writedata_left[1]~reg0feeder , writedata_left[1]~reg0feeder, z5, 1
instance = comp, \writedata_left[1]~reg0 , writedata_left[1]~reg0, z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[18] , left_ram|mem_rtl_0_bypass[18], z5, 1
instance = comp, \left_ram|mem~6 , left_ram|mem~6, z5, 1
instance = comp, \left_ram|data_out[2] , left_ram|data_out[2], z5, 1
instance = comp, \writedata_left[2]~reg0 , writedata_left[2]~reg0, z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[19] , left_ram|mem_rtl_0_bypass[19], z5, 1
instance = comp, \left_ram|mem~7 , left_ram|mem~7, z5, 1
instance = comp, \left_ram|data_out[3] , left_ram|data_out[3], z5, 1
instance = comp, \writedata_left[3]~reg0feeder , writedata_left[3]~reg0feeder, z5, 1
instance = comp, \writedata_left[3]~reg0 , writedata_left[3]~reg0, z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[20] , left_ram|mem_rtl_0_bypass[20], z5, 1
instance = comp, \left_ram|mem~8 , left_ram|mem~8, z5, 1
instance = comp, \left_ram|data_out[4] , left_ram|data_out[4], z5, 1
instance = comp, \writedata_left[4]~reg0feeder , writedata_left[4]~reg0feeder, z5, 1
instance = comp, \writedata_left[4]~reg0 , writedata_left[4]~reg0, z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[21] , left_ram|mem_rtl_0_bypass[21], z5, 1
instance = comp, \left_ram|mem~9 , left_ram|mem~9, z5, 1
instance = comp, \left_ram|data_out[5] , left_ram|data_out[5], z5, 1
instance = comp, \writedata_left[5]~reg0feeder , writedata_left[5]~reg0feeder, z5, 1
instance = comp, \writedata_left[5]~reg0 , writedata_left[5]~reg0, z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[22] , left_ram|mem_rtl_0_bypass[22], z5, 1
instance = comp, \left_ram|mem~10 , left_ram|mem~10, z5, 1
instance = comp, \left_ram|data_out[6] , left_ram|data_out[6], z5, 1
instance = comp, \writedata_left[6]~reg0 , writedata_left[6]~reg0, z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[23] , left_ram|mem_rtl_0_bypass[23], z5, 1
instance = comp, \left_ram|mem~11 , left_ram|mem~11, z5, 1
instance = comp, \left_ram|data_out[7] , left_ram|data_out[7], z5, 1
instance = comp, \writedata_left[7]~reg0 , writedata_left[7]~reg0, z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[24] , left_ram|mem_rtl_0_bypass[24], z5, 1
instance = comp, \left_ram|mem~12 , left_ram|mem~12, z5, 1
instance = comp, \left_ram|data_out[8] , left_ram|data_out[8], z5, 1
instance = comp, \writedata_left[8]~reg0 , writedata_left[8]~reg0, z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[25] , left_ram|mem_rtl_0_bypass[25], z5, 1
instance = comp, \left_ram|mem~13 , left_ram|mem~13, z5, 1
instance = comp, \left_ram|data_out[9] , left_ram|data_out[9], z5, 1
instance = comp, \writedata_left[9]~reg0 , writedata_left[9]~reg0, z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[26] , left_ram|mem_rtl_0_bypass[26], z5, 1
instance = comp, \left_ram|mem~14 , left_ram|mem~14, z5, 1
instance = comp, \left_ram|data_out[10] , left_ram|data_out[10], z5, 1
instance = comp, \writedata_left[10]~reg0feeder , writedata_left[10]~reg0feeder, z5, 1
instance = comp, \writedata_left[10]~reg0 , writedata_left[10]~reg0, z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[27] , left_ram|mem_rtl_0_bypass[27], z5, 1
instance = comp, \left_ram|mem~15 , left_ram|mem~15, z5, 1
instance = comp, \left_ram|data_out[11] , left_ram|data_out[11], z5, 1
instance = comp, \writedata_left[11]~reg0feeder , writedata_left[11]~reg0feeder, z5, 1
instance = comp, \writedata_left[11]~reg0 , writedata_left[11]~reg0, z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[28] , left_ram|mem_rtl_0_bypass[28], z5, 1
instance = comp, \left_ram|mem~16 , left_ram|mem~16, z5, 1
instance = comp, \left_ram|data_out[12] , left_ram|data_out[12], z5, 1
instance = comp, \writedata_left[12]~reg0 , writedata_left[12]~reg0, z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[29] , left_ram|mem_rtl_0_bypass[29], z5, 1
instance = comp, \left_ram|mem~17 , left_ram|mem~17, z5, 1
instance = comp, \left_ram|data_out[13] , left_ram|data_out[13], z5, 1
instance = comp, \writedata_left[13]~reg0 , writedata_left[13]~reg0, z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[30] , left_ram|mem_rtl_0_bypass[30], z5, 1
instance = comp, \left_ram|mem~18 , left_ram|mem~18, z5, 1
instance = comp, \left_ram|data_out[14] , left_ram|data_out[14], z5, 1
instance = comp, \writedata_left[14]~reg0feeder , writedata_left[14]~reg0feeder, z5, 1
instance = comp, \writedata_left[14]~reg0 , writedata_left[14]~reg0, z5, 1
instance = comp, \left_ram|mem_rtl_0_bypass[31] , left_ram|mem_rtl_0_bypass[31], z5, 1
instance = comp, \left_ram|mem~19 , left_ram|mem~19, z5, 1
instance = comp, \left_ram|data_out[15] , left_ram|data_out[15], z5, 1
instance = comp, \writedata_left[15]~reg0feeder , writedata_left[15]~reg0feeder, z5, 1
instance = comp, \writedata_left[15]~reg0 , writedata_left[15]~reg0, z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[1] , right_ram|mem_rtl_0_bypass[1], z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[0] , right_ram|mem_rtl_0_bypass[0], z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[3]~feeder , right_ram|mem_rtl_0_bypass[3]~feeder, z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[3] , right_ram|mem_rtl_0_bypass[3], z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[4]~feeder , right_ram|mem_rtl_0_bypass[4]~feeder, z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[4] , right_ram|mem_rtl_0_bypass[4], z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[2]~feeder , right_ram|mem_rtl_0_bypass[2]~feeder, z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[2] , right_ram|mem_rtl_0_bypass[2], z5, 1
instance = comp, \right_ram|mem~0 , right_ram|mem~0, z5, 1
instance = comp, \right_ram|mem~1 , right_ram|mem~1, z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[7]~feeder , right_ram|mem_rtl_0_bypass[7]~feeder, z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[7] , right_ram|mem_rtl_0_bypass[7], z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[8] , right_ram|mem_rtl_0_bypass[8], z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[9] , right_ram|mem_rtl_0_bypass[9], z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[6] , right_ram|mem_rtl_0_bypass[6], z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[5] , right_ram|mem_rtl_0_bypass[5], z5, 1
instance = comp, \right_ram|mem~2 , right_ram|mem~2, z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[13]~feeder , right_ram|mem_rtl_0_bypass[13]~feeder, z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[13] , right_ram|mem_rtl_0_bypass[13], z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[12] , right_ram|mem_rtl_0_bypass[12], z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[15]~feeder , right_ram|mem_rtl_0_bypass[15]~feeder, z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[15] , right_ram|mem_rtl_0_bypass[15], z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[10] , right_ram|mem_rtl_0_bypass[10], z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[11]~feeder , right_ram|mem_rtl_0_bypass[11]~feeder, z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[11] , right_ram|mem_rtl_0_bypass[11], z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[14] , right_ram|mem_rtl_0_bypass[14], z5, 1
instance = comp, \right_ram|mem~3 , right_ram|mem~3, z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[16] , right_ram|mem_rtl_0_bypass[16], z5, 1
instance = comp, \right_ram|mem~4 , right_ram|mem~4, z5, 1
instance = comp, \right_ram|data_out[0] , right_ram|data_out[0], z5, 1
instance = comp, \writedata_right[0]~reg0feeder , writedata_right[0]~reg0feeder, z5, 1
instance = comp, \writedata_right[0]~reg0 , writedata_right[0]~reg0, z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[17] , right_ram|mem_rtl_0_bypass[17], z5, 1
instance = comp, \right_ram|mem~5 , right_ram|mem~5, z5, 1
instance = comp, \right_ram|data_out[1] , right_ram|data_out[1], z5, 1
instance = comp, \writedata_right[1]~reg0feeder , writedata_right[1]~reg0feeder, z5, 1
instance = comp, \writedata_right[1]~reg0 , writedata_right[1]~reg0, z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[18] , right_ram|mem_rtl_0_bypass[18], z5, 1
instance = comp, \right_ram|mem~6 , right_ram|mem~6, z5, 1
instance = comp, \right_ram|data_out[2] , right_ram|data_out[2], z5, 1
instance = comp, \writedata_right[2]~reg0 , writedata_right[2]~reg0, z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[19] , right_ram|mem_rtl_0_bypass[19], z5, 1
instance = comp, \right_ram|mem~7 , right_ram|mem~7, z5, 1
instance = comp, \right_ram|data_out[3] , right_ram|data_out[3], z5, 1
instance = comp, \writedata_right[3]~reg0 , writedata_right[3]~reg0, z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[20] , right_ram|mem_rtl_0_bypass[20], z5, 1
instance = comp, \right_ram|mem~8 , right_ram|mem~8, z5, 1
instance = comp, \right_ram|data_out[4] , right_ram|data_out[4], z5, 1
instance = comp, \writedata_right[4]~reg0feeder , writedata_right[4]~reg0feeder, z5, 1
instance = comp, \writedata_right[4]~reg0 , writedata_right[4]~reg0, z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[21] , right_ram|mem_rtl_0_bypass[21], z5, 1
instance = comp, \right_ram|mem~9 , right_ram|mem~9, z5, 1
instance = comp, \right_ram|data_out[5] , right_ram|data_out[5], z5, 1
instance = comp, \writedata_right[5]~reg0 , writedata_right[5]~reg0, z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[22] , right_ram|mem_rtl_0_bypass[22], z5, 1
instance = comp, \right_ram|mem~10 , right_ram|mem~10, z5, 1
instance = comp, \right_ram|data_out[6] , right_ram|data_out[6], z5, 1
instance = comp, \writedata_right[6]~reg0feeder , writedata_right[6]~reg0feeder, z5, 1
instance = comp, \writedata_right[6]~reg0 , writedata_right[6]~reg0, z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[23] , right_ram|mem_rtl_0_bypass[23], z5, 1
instance = comp, \right_ram|mem~11 , right_ram|mem~11, z5, 1
instance = comp, \right_ram|data_out[7] , right_ram|data_out[7], z5, 1
instance = comp, \writedata_right[7]~reg0 , writedata_right[7]~reg0, z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[24] , right_ram|mem_rtl_0_bypass[24], z5, 1
instance = comp, \right_ram|mem~12 , right_ram|mem~12, z5, 1
instance = comp, \right_ram|data_out[8] , right_ram|data_out[8], z5, 1
instance = comp, \writedata_right[8]~reg0feeder , writedata_right[8]~reg0feeder, z5, 1
instance = comp, \writedata_right[8]~reg0 , writedata_right[8]~reg0, z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[25] , right_ram|mem_rtl_0_bypass[25], z5, 1
instance = comp, \right_ram|mem~13 , right_ram|mem~13, z5, 1
instance = comp, \right_ram|data_out[9] , right_ram|data_out[9], z5, 1
instance = comp, \writedata_right[9]~reg0 , writedata_right[9]~reg0, z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[26] , right_ram|mem_rtl_0_bypass[26], z5, 1
instance = comp, \right_ram|mem~14 , right_ram|mem~14, z5, 1
instance = comp, \right_ram|data_out[10] , right_ram|data_out[10], z5, 1
instance = comp, \writedata_right[10]~reg0 , writedata_right[10]~reg0, z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[27] , right_ram|mem_rtl_0_bypass[27], z5, 1
instance = comp, \right_ram|mem~15 , right_ram|mem~15, z5, 1
instance = comp, \right_ram|data_out[11] , right_ram|data_out[11], z5, 1
instance = comp, \writedata_right[11]~reg0feeder , writedata_right[11]~reg0feeder, z5, 1
instance = comp, \writedata_right[11]~reg0 , writedata_right[11]~reg0, z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[28] , right_ram|mem_rtl_0_bypass[28], z5, 1
instance = comp, \right_ram|mem~16 , right_ram|mem~16, z5, 1
instance = comp, \right_ram|data_out[12] , right_ram|data_out[12], z5, 1
instance = comp, \writedata_right[12]~reg0 , writedata_right[12]~reg0, z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[29] , right_ram|mem_rtl_0_bypass[29], z5, 1
instance = comp, \right_ram|mem~17 , right_ram|mem~17, z5, 1
instance = comp, \right_ram|data_out[13] , right_ram|data_out[13], z5, 1
instance = comp, \writedata_right[13]~reg0 , writedata_right[13]~reg0, z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[30] , right_ram|mem_rtl_0_bypass[30], z5, 1
instance = comp, \right_ram|mem~18 , right_ram|mem~18, z5, 1
instance = comp, \right_ram|data_out[14] , right_ram|data_out[14], z5, 1
instance = comp, \writedata_right[14]~reg0feeder , writedata_right[14]~reg0feeder, z5, 1
instance = comp, \writedata_right[14]~reg0 , writedata_right[14]~reg0, z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[31]~feeder , right_ram|mem_rtl_0_bypass[31]~feeder, z5, 1
instance = comp, \right_ram|mem_rtl_0_bypass[31] , right_ram|mem_rtl_0_bypass[31], z5, 1
instance = comp, \right_ram|mem~19 , right_ram|mem~19, z5, 1
instance = comp, \right_ram|data_out[15] , right_ram|data_out[15], z5, 1
instance = comp, \writedata_right[15]~reg0 , writedata_right[15]~reg0, z5, 1
instance = comp, \readdata_left[16]~input , readdata_left[16]~input, z5, 1
instance = comp, \readdata_left[17]~input , readdata_left[17]~input, z5, 1
instance = comp, \readdata_left[18]~input , readdata_left[18]~input, z5, 1
instance = comp, \readdata_left[19]~input , readdata_left[19]~input, z5, 1
instance = comp, \readdata_left[20]~input , readdata_left[20]~input, z5, 1
instance = comp, \readdata_left[21]~input , readdata_left[21]~input, z5, 1
instance = comp, \readdata_left[22]~input , readdata_left[22]~input, z5, 1
instance = comp, \readdata_left[23]~input , readdata_left[23]~input, z5, 1
instance = comp, \readdata_right[16]~input , readdata_right[16]~input, z5, 1
instance = comp, \readdata_right[17]~input , readdata_right[17]~input, z5, 1
instance = comp, \readdata_right[18]~input , readdata_right[18]~input, z5, 1
instance = comp, \readdata_right[19]~input , readdata_right[19]~input, z5, 1
instance = comp, \readdata_right[20]~input , readdata_right[20]~input, z5, 1
instance = comp, \readdata_right[21]~input , readdata_right[21]~input, z5, 1
instance = comp, \readdata_right[22]~input , readdata_right[22]~input, z5, 1
instance = comp, \readdata_right[23]~input , readdata_right[23]~input, z5, 1
instance = comp, \key[1]~input , key[1]~input, z5, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, z5, 1
