.comment from next-pnr
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011110000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 8 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000010100000011010000010000000000000
000000000000000000000100000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000010000000000000000000101000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000010000000000000
000000010000000000000000000000001001000000000000000000
000000010000000000000000000000001010000010000000000000
000000010000000000000000000000010000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000001000000000000000000001000000001000000000
000000000000000101000000000000001110000000000000001000
000000000000001000000000010011000001000000001000000000
000000000000000101000010100000001111000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000101100000000001100001000000001000000000
000000000000000000000000000000101111000000000000000000
000000010000000000000110100000000001000000001000000000
000000010000000101000000000000001111000000000000000000
000000010000000000000000000001000001000000001000000000
000000010000000000000000000000001111000000000000000000
000000010000000000000000000011000000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000101100010110001100001000000001000000000
000000010000000000000111010000001111000000000000000000

.logic_tile 6 9
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000001000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000010000000000000
000000010000000000000000000000001011000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000011100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010000000000000111000111100000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000001100000000000000100000000
000000010000000000000000000101100000000010000110000010
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.ramb_tile 8 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000110001000011100000100000100000000
100000000000000000000000001011000000000000000100000000
010000000000000001100011100111100000000010000000000000
110000000000000000000000000000100000000000000000000000
000000000000000000000000000000001010000010000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000011000000010000000000000
000000010000000000000000000000010000000000000000000000
000000010000001000000011110000000000000000000000000000
000000010000000101000110100000000000000000000000000000
000000010000000000000000001000011100000000000100000000
000000010000000000000000000111010000000010000100000000
110000010000000101100000010000011101000100000100000000
100000010000000000000010000000011101000000000100000000

.logic_tile 10 9
000000000000000101100000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000010110111000000000000001000000000
000000000000001101000110100000100000000000000000000000
000000000000000111100000000000001000001100111000000000
000000000000000000000000000000001010110011000001000000
000000000000000000000110100001101000001100111000000001
000000000000000000000000000000000000110011000000000000
000000010000000000000000000001001000001100111000000000
000000010000000000000000000000000000110011000000000000
000000010000000000000000000001101000001100111000000000
000000010000000000000000000000100000110011000000000000
000000010000000000000110100000001001001100111000000000
000010110000000000000000000000001011110011000000000000
000000010000000001000000001000001000001100110000000000
000000010000000000000000001001000000110011000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000111000000000000000000000000000000000000
100000000000000000000011110000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010100001101110000010000100000000
000000000000000000000100000000110000000000000100000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110001001100001000000010000000000
000000010000000000000000001001001011000000110001000000
110000010000100000000000000000000000000000000000000000
100000010001000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000001000011110000000000100000000
000000000000000000000000001101000000000100000100000000
111000000000000101000000001000000001000000000100000000
100000000000000000100000000111001010000000100100000000
110000000000000001100010100111100000000001000100000000
110000000000000000000110111101000000000000000100000000
000000000000000111000010100000000001000000000100000000
000000000000001101000100001101001110000000100100000000
000000000000001000000000001011100001000000110000000000
000000000000000001000000000101101110000000000000000000
000000000000000000000010111011101100100010000000000000
000000000000000000000010001011101111000000000000000000
000000000000000000000010010001111110000000000100000000
000000000000000000000110000000000000001000000100000000
110000000000000001100000000000001010000010000000000000
100000000000000101000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000011100111000000000000001000000000
000000000000000000000100000000100000000000000000010000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000001000000000000000010100101100000000000001000000000
000000000000000000000110110000100000000000000000000000
000000000000000101000000000101100000000000001000000000
000000000000000000100010110000000000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000011100000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000000000111000111100000000000001000000000
000000000000000000000100000000100000000000000000000000

.logic_tile 6 10
000000000000000000000000000000001010000010000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000011101010000000100000001
100000000000000000000000000000001110000000000100000000
110000000000000000000000000111100000000001000100000001
010000000000001101000000001111000000000000000100000000
000000000000000000000000000000000000001100110000000000
000000000000000000000000000011001111110011000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000100011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000001101000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000111000001001100110000000000
000000000000000000000000000000101000110011000000000000
111000000000001000000000000000000000000000000000000000
100000000000000001000010100000000000000000000000000000
010000000000001000000111100000000000000000000000000000
110000000000000001000100000000000000000000000000000000
000000000000000000000000000001100000000010000000000000
000000000000000000000000000000100000000000000010000000
000000000000000000000000000011101010000100000100000000
000000000000000000000000000000000000000000000110000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 8 10
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000111100000000111000000000000001000000000
000000000000000000000010100000100000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000101000000000000001111000000000000000000
000000000000000000000010100101100000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000010010000101000000000000000000000
000000000000001000000000000000000000000000001000000000
000001000000000101000000000000001001000000000000000000
000000000000000101100000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010011100000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000011110000000000111100000000000000

.logic_tile 10 10
000000000000000000000110000101100000000010000000000000
000000000000000000000100000000000000000000000000000000
111000000000000000000110111111011001101001000000000000
100000000000000000000010000111111001000110000000000000
010000000000000000000011100000001000000010000000000000
110000000000000000000100000000010000000000000000000000
000000000000001000000010101111101111000000000000000000
000000000000000001000000000101101101000100000000000000
000000000000000000000000000000000001000000000100000000
000000000000001111000010001011001100000010000100000000
000001000000000000000110001000000000000010000000000000
000010000000001001000000001011000000000000000000000000
000000000000000001100110000001011111000000100000000000
000000000000000000100000000011111110000000000000000000
110000000000000111100110010011111010000100000100000000
100000000000001001100110010000010000000000000100000000

.logic_tile 11 10
000000000000000000000000000011101010010000000000000000
000000000000001101000000000111111011100000010000000000
111000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
110000000000001101100110011011101110001000000000000000
110000000000000111000010001111011010001101010000000000
000000000000000000000000001101011110000010110000000000
000000000000000000000000001011001111000011110000000000
000000000000010000000010100011101010001000000000000000
000000000000111001000000000001000000001101000000000000
000000000000000001100110100011011001100000010100000000
000000000000000000000000000111001101010110000100000000
000000000000001101000110100000000000000000000000000000
000000000000000001000010100000000000000000000000000000
110010100000000101000011100111100000000000000010000100
100001000000000000000000000000101101000000010010000000

.logic_tile 12 10
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000101100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010100000000000
000000000000000000000000001011001000000010000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001010000000000001000001110000000000100000100
100000000000100000000000000001010000000100000110000001

.logic_tile 13 10
000000000000000000000000011111111110101101010110000000
000000000000000001000011110101101010111111110110000000
111000000001010000000000000011001111000110000000000000
100000000000101001000000001011111010001110000000000000
010000000000001001100111000101000000000000000000000000
110000000000000001000100000001000000000001000000000000
000000000000000001100110100000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000101000011110000001101010100100000000010
000000000000000000100010000000001011000000000010000100
000010100000001000000000000001111101000001110000000000
000001000000000001000000000101001010000000110000000000
000000000001000000000010011101101110101001010000000000
000000000000100000000110000111011001000100000000000000
110001000000000001000000010000000000000000000000000000
100000000000001101100010000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000001000000000010111111101001001010000000000
100000000000000101000010001011111101000101010000000000
010000000000000001100000000111011011100001000000000000
010000000000000000000000001111011010111101010000000000
000000000000001101000000011011111000000000110000000000
000000000000000001100010001111001110010110110000000000
000000000000000000000011111111100001000000000000000000
000000000000000000000010000001001001000000010000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000110000000000000000000000000000000
000000000000001000000110000101101110101101110100000100
000000000000000011000000000101001101101101010100000000
110000000000001000000011110000000000000000000000000000
100000000000000011000111100000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111011010000001000000000000
000000000000000000000000000101100000000011000000000000
000000000000000101000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000001101100000000010000000000000
000000000000000000000000000101001111000000000000000000

.logic_tile 17 10
000000000000000000000000000011101101010000000000000000
000000000000000000000010110000111000101000000000000000
111000000000001000000110100000001001010110100000000000
100000000000000001000000001011011001000000100000000000
000000000000000000000110010111001010101000010100000000
000000000000000000000010101011011110111100100100000000
000000000000000001100000000101011011101001000100000000
000000000000000000000000001011101110111101010100000000
000000000000000000000010111000011110000100000100000000
000000000000000000000110000001001110010100100100000000
000000000000000000000110001000001000000000000000000000
000000000000000000000000001001010000000100000000000000
000000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000000000001111010000000100000000
100000000000001101000000000000001101000000001100000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 11
000000000000001000000000000001100000000000001000000000
000000000000000111000010100000000000000000000000001000
000000000000000111100000000001000000000000001000000000
000000000000000000100010100000000000000000000000000000
000000000000000101000010100000001000001100111000000000
000000000000000101000000000000001011110011000000000000
000010000000000000000000010001001000001100111000000000
000001000000000000000011110000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000100000000000000000001010110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000010000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000

.logic_tile 5 11
000000000000000001100000010000001000111100001000000000
000000000000000000100010010000000000111100000000010000
111000000000000111000000000111001000000010000000000000
100000000000001101000000000001111100000000000000000000
000000000000000101000010101000000000000010000000000000
000000000000000000100110110001000000000000000000000000
000000000000000101000000000000001010000010000000000000
000000000000000000100000000000000000000000000000000000
000000000000001001100000001000001010010000100000000100
000000000000000001100000000011011100000000100000000100
000000000000001000000000000000001010000010000000000000
000000000000001001000000000000010000000000000000000000
000000000000000000000110000000000001000010000000000000
000000000000000000000100000000001010000000000000000000
110000000000000000000000001000000000000000000100000110
100000000000000000000000000001000000000010000110100110

.logic_tile 6 11
000000000000101000000000000000000001000000100100000000
000000000001010001000011110001001000000000000101000000
111000000000001000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000000000000000000000000000000010000000000000
010000000000000000000010100011000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000001011010000100000000000
000000000000001101000000000001011011010000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.ramb_tile 8 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000100000001
000000000000000000000110000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000001100000000000001110001100110000000000
000000000000000000000000001011010000110011000000000001
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 11
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000000000000000000000000000111101110111111010100000000
000000000000000000000000001001011101001010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010111000001000001010100000000
000000000000000000000011001001101000000000100000000000
000000000000000000000000000000011000000000100000000001
000000000000000000000000000000001111000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.logic_tile 11 11
000000000000001000000110011000000000000000100000000000
000000000000000001000010000011001101000000000000000000
111000000000000000000000010001011010010111100000000000
100000001110000000000011110011011111011011000000000000
010000000000000001100110001011011110001001000000000000
110000000000000000000100001001000000001000000000000000
000000000000001000000110011101001111000001000100000000
000000000000000001000110001101001100000000001100000000
000000000000000001100000011011111100010110100100000000
000000000000000000100011011111101001101000011100000000
000000000000001101100110000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001101100000011001001110101000100000000000
000000000000000001000010100111111101111101010000000000
110000000000000001000011101111101110000011110000000000
100000000000000001000000000101001110000001110000000000

.logic_tile 12 11
000000000100000001100010100000001010000010000000000000
000010000000000000000000000000000000000000000000000000
111000000000001000000010100000011000010000000110000011
100000000000000101000100000000001001000000001100000111
000000000000001000000110110001000000000001000110000001
000000000000001001000010001101100000000000001100000101
000000000000000000000010100000001100000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000001000000000000001001011010000000000000111
000010000000000011000010100000011011000000000010000001
000000000000001000000010101011011101100000000000000000
000000000000000011000000001001001101101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000101100111101111101111001001000000000000
000000000000000000000110110001111010001110000000000000
111000000000000111100000001001011001101001000000000000
100000000000001101000000000011101000101000000000000000
110000000000001000000110010000000000000000000000000000
110000000000000001000010100000000000000000000000000000
000000000000001011100000001001111110000010100000000000
000000000000000101100010011101001001000110100000000000
000000000000001000000000000111000000000001000000000000
000000000000001011000000000011000000000000000000000000
000000000000000001100000010011100000000000000000000000
000000000000000000000010000000101110000001000000000000
000000000000000001100110100101101010111100110100000100
000000000000000101000110101101001110111101110100000000
110000000001010001100110010111100000000000100000000111
100000000000000000000110000001101011000000000011000011

.logic_tile 14 11
000000000000001000000000001000011000001100110000000000
000000000000000001000010110111010000110011000000000000
111000000000010000000011100011101010000010100000000000
100000000000100000000000001111111100001001010000000000
110000000000000000000010100101000000000000000000000000
110000000000001101000110110000001000000000010000000000
000000000000001000000000010011001001010100100000000000
000000000000000001000010000101011101111100110000000000
000000000000001111000000001101001111001101000000000000
000000000000000111100010110111111100001100000000000000
000000000000001000000110011111001101111101110100000100
000000000000001001000011000101001011110110110100000000
000001000000000001100111010111001110101000000000000000
000000000000001111000010001011011011010100100000000000
110000000000001001100000001011000000000000000000000000
100000000000001001000000000111100000000010000000000000

.logic_tile 15 11
000000000000001101000000000001011001111101010100000000
000000001110000001100000000001001111111110000100100000
111000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000010100000000000000110100001001110111111000100000000
000001000000001101000000000111011011111111011100000101
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000011100000000101101101100000010000000000
000000001000000000100000000101111100010100100000000000
000000000000000011100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000000000000110100000000000000000000000000000
100001000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000110001000001001000000000000000000
000000000000000000000010101011011100010000000000000000
111000000000000000000000000011101000001000000000000000
100000000010000000000000001001110000000000000000000000
000000000000001000000000010011101011011100000000000000
000000000000000101000010100011111110010100000000000000
000000000000000001100000001000000000000000000000000000
000000000000000000000011111101001110000010000000000000
000001000000001101000000000101011110000001000000000000
000010000000000101100000000111000000000000000000000000
000000000000001000000010101111011010111101010110000001
000000000000000001000110001011101100111001010100000000
000000000000000111100110101111011011000000000000000000
000000000000001101000000001011011100000100000000000000
110000000000001101100000001011011110001000000000000101
100000000000000101000000001011000000000110000000000000

.logic_tile 17 11
000000000000000000000010100000001011000000100000000000
000000000000000000000010100000011001000000000000000000
111000000000000000000000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000
000000000000000000000000010111111011000000010000000000
000000000000000000000010001001101111000000000000000000
000000000000001000000000000000011000000000000000000000
000000000000000001000000001101010000000100000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000111100000000001000000000000
000000000000000000000000001001100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100010110001111110000000000000000000
000000000000000000000111010000101011001000000000000010

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 12
000000000000000000000000000000001000001100111000000000
000000000000001101000000000000001100110011000000010000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000010110000000000110011000000000000
000000000000000000000010100111001000001100111000000000
000000000000000000000100000000100000110011000000000000
000000000000001101100000000000001000001100111000000000
000000000000000101000000000000001000110011000000000000
000000000000001101100000000011101000001100111000000000
000000000000000101000000000000000000110011000000000000
000000000000000000000110100000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001000001100110000000000
000000000000000000000000000000001011110011000000000000

.logic_tile 5 12
000000000000001101100110110101011010000000000100000000
000000000000000001000010100000000000001000000100000000
111000000000000000000110001000000000000000000100000000
100000000000000000000000000101001000000000100100000000
010000000000001101000111000001111110000000000000000000
110000000000000101000000000000111010100000000000000000
000000000000000101100000001000000000000000000100000000
000000000000000101000000000101001001000000100100000000
000000000001000001100110001000011010000000000100000000
000000000000101101000010110101000000000100000100000000
000000000000000000000010101000001000000000000100000000
000000000000000000000100000101010000000100000100000000
000000000000000000000000000011111110000010000000000000
000000000000000000000000000011101101000000000000000000
110000000000001001100000010001011110000010000000000000
100000000000000001000010000011001101000000000000000000

.logic_tile 6 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000000000000010100001000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000101000000000101000000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000101000000000000001001001100111000000000
000000000000001101100010110000001100110011000000000000
000010100000000000000010100000001000001100111000000000
000001000000000000000100000000001011110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000101000000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000010100111101000001100110000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 10 12
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000001001001100000000000010000000
000000000000000000000000000101000000000100000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000101000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 12
000000000000000000000010100011000000000000001000000000
000000000000000101000100000000100000000000000000001000
000000000001010101000000000000000001000000001000000000
000000000000100000100000000000001011000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000001101000000000000001110000000000000000000
000010100000000000000000000001000001000000001000000000
000001000000000000000010110000001110000000000000000000
000000000000000000000110100001100000000000001000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000101000000000000001000000000
000001000000000000000000000000000000000000000000000000
000000000000000101100000000000001000111100001000000000
000000000000001111000000000000000000111100000000000000

.logic_tile 13 12
000000000000000000000000000000000000000010000000000101
000000000000000000000000000111000000000000000011000101
000000000000000000000011100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000010101000001110000000000010000001
000000000000000000000100001101011110000010000000000100
000010100000000001100011100000000001000010000000000000
000001000000000000100000000000001110000000000000000000
000001000000100000000000000111000000000001000000000000
000000100001000000000000001101000000000000000000000000
000010100001010000000000000001100000000010000000000000
000001001100000000000000000000100000000000000000000000
000000000000001001100000010001100000000000000000000000
000000000000000101100010010000100000000001000000000000
000000100001010000000000011001111011000000000000000000
000001000000100001000011011111101110001000000000000000

.logic_tile 14 12
000000000000000000000111100011101010000100000010100001
000000000000000000000100000000010000000000000001000101
111000000000000101000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001000000010000011101010101011100010100000
110000000000000001000010011011011111101011010010000100
000000000001000000000000000000000001000000100000000000
000000000000100000000000000101001000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000001100000000000000000000000000100000000
000000000000000000000000000101000000000010000100000000
000000000000000000000010001101001000000010000000000000
000000001110000000000000000111110000000011000001000000
110000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000001010111100000000101000000000000000000000000
000000000000101101100010110000101011000000010000000000
111000000000000111000111101011101000000000000000000000
100000000000000000000000000001011000100000000000000000
000010100000000000000011101011001110111111000100000000
000001000000000101000010101101011111101111000100100000
000000000000000001100110001001011011000110100000000000
000000000000000000000100001001001000000000000000000000
000000000000000001100000000101001011010111100000000000
000000000000000000000011101101011110001011100000000000
000000000001000000000000000011101000000000000000000000
000000000000101001000010110000110000001000000000000000
000000000000001000000110010001001111001111000000000000
000000000000000111000010001011001101001110000000000000
110000000000000011100000000001001100000010110000000000
100000000000000000000000000001111110000011110000000000

.logic_tile 16 12
000000000000000101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
111000000000000001100110001101011111000110100000000000
100000000000000000000000001101001010010110100000000000
000000000000001101000010000000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000000000000001000000010110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000001000000000000101101010000000000000000000
000000000000001001000000001101101100000000100000000000
000000000000000000000000001001001111111001110100000000
000000000000000000000000000001011110111101110101100101
000000000000000001100111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000001001100000000101101111110011110100000000
100000000000000001000000000001101001010011110100000010

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 13
000000000000000000000000001000001110000000000100000000
000000000000000000000000000001000000000100000100000000
111000000000000000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
110000000000000000000000001000001110000000000100000000
110000000000000000000000001101000000000100000100000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
100000000000000000000000001101001110000000100100000000

.logic_tile 5 13
000000000000001000000000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000010000000000000000110100001000000000010000000100000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001001000000000000000000100000

.logic_tile 6 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 13
000000100000000000000110010000000001000000001000000000
000000000000000000000010000000001111000000000000001000
111000000000000000000110000000000000000000001000000000
100000000000000000000000000000001111000000000000000000
010000000000000000000111100000001000001100111100000001
110000000000000000000100000000001001110011000110000000
000000000000000000000000010000001000001100111100000000
000000000000000000000010000000001001110011000110000100
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000110000000
000000000001011001100000000000001001001100111100000001
000000000000100001000000000000001100110011000110000000
000000000000000000000000000101101000001100111100000000
000000000000000000000010110000100000110011000110000100
110000000000000000000111000000001001001100110100000000
100000000000000000000000000000001001110011000110000010

.ramb_tile 8 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 13
000000000000000001100000010000011010000100000100000000
000000000000000000000010010000000000000000000100100100
111000000000000101000000001000000000000000100100000000
100000000000000000000000001011001000000010000100000001
010000000000000000000010100000000000000000100100000001
010000000000000000000010100000001011000000000100000000
000000000000000000000000000011101011100010000000000000
000000000000000101000010101101111110001000100000000000
000000000000001000000111010101101101100010000000000000
000000000000000111000111101111111100000100010000000000
000000000000001000000010000000000001000000100110000001
000000000000000111000011110000001000000000000100000000
000000000000000000000010000001111010100010000000000000
000000000000000000000000000011001101000100010000000000
110000000000000000000000000000000001000000100100000001
100000000000001111000000000000001011000000000100000000

.logic_tile 10 13
000000000000000000000110100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000000001000000000010011100000000000000000100000
100000000000000101000010100000101111000000010000000000
010000000000000000000011110011100000000011000000000000
010000100000000000000110001101100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000010010000001101000000000100000000
000000000000000000000110010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000001101001001100000000000000000
000000000000000000000010110001111001000000000000000000
110000000000000000000000001000000000000000000100000000
100000000000000000000000001011000000000010000100000000

.logic_tile 11 13
000000000100000101100111001011001100010100000000000000
000000000100000000000011110011101101001100000000000000
111000000000000111000000010111001000110001110100100000
100000000000000000100010100001111010111001110000000000
000000000000001111000110110000000000000000000000000000
000000000000000001100110110000000000000000000000000000
000000000000000101000000000001001010100000010000000000
000000000000000000100000000011111110110000010000000000
000000000000000001100010001101001001101000010010000001
000000000000000000000010001011111001101000000010000000
000000001110000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000100000000000000110000000000000000000000000000000
000000000010000001000000000000000000000000000000000000
010000000000000000000000001101000000000001000000000001
110000000000000000000000000001000000000000000000100010

.logic_tile 12 13
000010000000000000000010100101000000000010000000000000
000000000000000000000100000000100000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000000000010100101011010000100000000100000
000000000000000000000110011101111101000000000000000000
000000000000000101100000000000000000000010000000000000
000000000000000000100011101001000000000000000000000000
000000000000000000000000001000011000000010000000000000
000000000000000000000010100101000000000000000000000000
000000000000000000000000000000001100000010000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000010000001110000010000000000000
000000000000000000000011000000010000000000000000000000
000000000000000000000000010001100001000000000000000000
000000000000000000000010100000001111000000010000000000

.logic_tile 13 13
000000001100000000000011100111000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000000000000000000001000000000
000001000000000000000000000000001100000000000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000010110000001111110011000000000000
000000000001010000000000000000001001001100111000000000
000000001010100111000000000000001010110011000000000000
000010100000000001000010110001001000001100111000000000
000001000000000000000111000000100000110011000000100000
000000000000000000000000000000001000001100111000000000
000000000110000000000000000000001011110011000000000000
000000000000000000000111000011001000001100111000000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000000011001000001100110000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 14 13
000000000000000001100000010000000001000010000001000000
000000000000000101000010010111001100000000000000000010
111000000000001000000110000001111011100001010100000000
100000000000000001000000000001001001100010110100000000
000000100000000000000000000000000001000010000000000011
000000000000000000000000001001001100000000000010000100
000000000000001111100000000011111000000000000010100001
000000001100000111000010001111100000000100000000000100
000000000000000000000000010011111010000000000000000000
000000000000000000000010101001110000000100000001000000
000000000000000111100010010000000000000000000000000000
000000000000000001100010010000000000000000000000000000
000000001110000001100000010101100000000000000000000000
000000000000000000000010100000001000000001000000000010
110000000000000000000000001000001101010000000000000000
100000001010000000000000000011011010000000000000000000

.logic_tile 15 13
000000000001010101000000001011101110000000000000000000
000000000000100000000000001011111110000100000000000000
111000000000000000000000001111101010111101010101000000
100000000000010101000010101111101000111001010100100000
000000000000000001100110001011101100000000000000000000
000000000000000000000000000001011111000110100000000000
000000001110000000000110010101011101111101010100000000
000000000000000000000110100001101111111101000100000100
000010100000010111100110001000011101010000000000000000
000000000000100000000000001001001000000000000000000000
000000000000001001100111010101100000000000000000000000
000000000000000001000010000000101100000000010000000000
000000000000000011100010010011101101000000000000000000
000000000000000000100010011111011000010000000000000000
110000000000000000000110000000011101010000000000000000
100010000000000000000010000000011011000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000100110000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010010000001010000010000100000001
110000000000000000000010000000010000000000000110000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000001000001000000000000000000000
000000000000000000000000000011010000000100000001000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000010100000000001000000100100000000
000000000000000000000010100000001000000000000000000000
111000000000000101000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
000010100000000000000000011011111001001000000000000000
000001000000000000000011110101001100000010000000000000
000000000000001001100000000001000000000000000100000000
000000000000000111000000000000100000000001000000000000
000000000000000000000010100101101000000100000000000000
000000000000000000000100000000010000000001000000000000
000000000000001111000000000001111110100010000000000000
000000000000000001000000001011001011001000100000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000001
000000000000000111000000000000000000000000000100000000
000000000000000000100000001101000000000010000000000100

.ramt_tile 8 14
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000001001111011100010000000000001
000000000000000000000000000101101011001000100000000000
111000000000000000000111100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000101000000000000001010010010000010000000
000000000000000000000010000111011010000100100000000000
000000000000101111100110000000011010000100000100000000
000000000000001001100100000000010000000000000000000100
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000100
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000011100000001101000000000001000000000000
000000000000000000100000000101000000000000000000000000
000000000000001000000000000101011001100001010000000000
000000000000001001000000000001001010110000110000000000
000000000000000001000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000001000000010000000000
000000000000000000000000000001001010000000110000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000100000000110001101111111000110000000000000
000001000001000000000000001101101001001001010000000000
111000000000001000000010110000000000000000000000000000
100000000000000001000010000000000000000000000000000000
110010100000001000000010000000000000000000000000000000
010001000000000001000110000000000000000000000000000000
000000000000001011100010111101111000111101010100000000
000000000000001111000011101011001010111111100100000000
000000000000000000000000001001111111110000010000000000
000000000000000000000011111111111100100000010000000000
000000000000000000000110000000000000000000000000000000
000000001100000001000000000000000000000000000000000000
000000000000000000000110000101101000000100000000000000
000000000000000000000000000000010000000000000000000000
110000000000001000000110011111001010001001000000000000
100000000000001001000110001001111011001110000000000000

.logic_tile 13 14
000001000000100000000110001000000000000000000000000000
000000100001010000000111111101001100000000100000000000
111000000000001101000111100000001100000000100000000000
100000000000000011000000000000001111000000000000000000
010000000000000001100000001111111111101001110100000000
010000000000000000000010100101011000111111110100000000
000000000000001001100010100000001100010000000000000000
000000000000001011000000000000001011000000000000000000
000000000000000000000000001101111000101001010000000000
000000000000000001000000001111011010000000010000000000
000000000000000011100000000111111100001001000000000000
000000000000000001100000001111101110001101000000000000
000000000000001000000000011001011100000110000000000000
000000000000001101000010001111101010001001010000000000
110000000000011000000110011000001100000000000000000000
100000000000000001000010000001000000000100000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000001010010000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000001101110010100000000000101
000000000000000000000010000000011011101001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000010000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000000000000010000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000001000001000000000000000101001001001111000000000000
000000000000100000000000001111111001001101000010000010

.logic_tile 16 14
000000000000000101000000000000000001000000001000000000
000000000000000001100010110000001101000000000000001000
000001000000000000000000000001000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000101101000001100111000000000
000000000000001001000000000000101000110011000000000000
000000000000000000000000000001001001001100111000000000
000000000000000000000010110000001100110011000000000000
000010100000000101000000000101001001001100111000000000
000000000000000000000010100000001110110011000000000000
000000000010000101100000000001001000001100111000000000
000000000000000000000010100000001000110011000000000100
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000101000000000011001000001100110000000000
000000000000000000000000000000101010110011000000000000

.logic_tile 17 14
000000000000000111100110101001011101100001010000000000
000000000000000000000010110101001110100000000000000000
111000000000000000000110101000001100000010100000000000
100000000000000000000010111011001001000010000000000000
110010000000000000000110011001011100100001010000000000
110000000000000000000010001001001101100000000000000000
000000000000000001100110001011101000110000010000000000
000000000000000000000010110011111000100000000000000000
000000000000001001100000010001111100000110000000000000
000000000000000001000010100000111011000001000000000000
000000000000000011100111000111111010010110000100000000
000000000000000000000110000000101100001001000100000000
000001000000001000000111001011101010000010000000000000
000000000000000011000100001101110000000011000000000000
110000000000000101100111000000000001001100110000000000
100000000000000000000000000111001011110011000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000100000000
000000100000000000000100001011001011000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001000001010000000000100000000
000000000000000000000000000001010000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000101011110000100000100000000
000000000000000000000000000000110000000000000000100000

.logic_tile 19 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010100000000000000000000111001010001100110110000000
000001000000000000000000000000110000110011000100000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000010101100000000000000100000000
100000000000000011000011010000000000000001000000000000
000000001100000111100000000101011010001000000010000000
000000000000000000100010100101110000000000000000000000
000000000000000111100000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000010000001110000100000100000000
000000000000000000000010010000010000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000

.ramb_tile 8 15
000000000000000000000000011000000000000000
000000010000001111000010110001000000000000
111000000000001000000110111001000000000000
100000000000001001000010101001000000000000
110001000000000000000111101000000000000000
010000100000000000000000000111000000000000
000000000000000101100011100001000000000000
000000000000000000000100000111100000000000
000000000000000000000110011000000000000000
000000000000000000000110110101000000000000
000000000000000000000000000101000000000000
000000000000000001000000001011100000000000
000000000000001000000000001000000000000000
000000000000001001000000001001000000000000
110000000000000101100000011101100000000000
010000000000000000000010101111100000000000

.logic_tile 9 15
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
111000000000000000000000000000000000000000000100000000
100000000000000000000000001011000000000010000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010011111010100010000000000000
000000000000000000000011101011011110001000100001000000
000000000000000000000010000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000001000000100100000000
000000000000001111000000000000001011000000000000000000
000000000000011000000000000000000000000000000100000000
000000000001100111000000001101000000000010000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 10 15
000000000000001001100000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000010010000000000000000000000000000
000000000000001001100000000101001111110100010100000001
000000000000001001100010010101011101101000010000000000
000000000100000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001111101010101001000110000000
000000000000001001000000001001001010011101000000000000
000000000000000000000000000111101100101001000100000000
000000000000010000000010010101001000011101000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000001001100110000001011110110100010101000000
110000000000000001000000000001011011101000010000000000

.logic_tile 11 15
000000000000000101000110000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
111000000000000000000110000001001100111000100100000000
100000000000000000000000000001001100101000010000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000001011100101001000100000000
000000000000000000000000001001001000101110000000100000
000000000000001001100000010000000000000000000000000000
000000000000000011000011010000000000000000000000000000
000000000000001000000000001001011110101101010100000000
000000000000001011000000000111001000001100000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001001100000000001001101111000100100000000
110000000000000011000000000001011001101000010001000000

.logic_tile 12 15
000000001100000011100110011011001001001101000000000000
000000000000000000000110001011011110001100000000000000
111000000000000000000111010001001101111101110100100000
100000000000000000000110000101101101110110110100000010
110000000000001001000000001001001001000010100000000000
110000000000000001000000001001011010000001110000000000
000000000000000001000111000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001100001001100000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001100010000001100000000000100000000000
000000000000000000000000000000101110000000000000000000
110000000000000001000000011101101010110000000000000000
100000000000000000000010001111101001110100000000000000

.logic_tile 13 15
000000000000000011100000011111100001000000000000000000
000000000000000101000011110001001101000000010000100000
111000000001001111000000001111101101111101010100100000
100000000000100111000011100111011101111111010100000000
010000000000000001000011100001101100010000100000000000
110000000000000101000000000101001000010100100000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100000010011000001000000000000000000
000000000000000000000010000000001001000001000000000000
000000000000001000000110000001011100100000010000000000
000000000000000001000010000001101010010100100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001001100000001001111100000110000000000000
100000000000000011000000000101011010001101000000000000

.logic_tile 14 15
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000001001100000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
000000000000000000000000011101111001010000000000000000
000000000000000111000011001101101000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000011001000111101010100000010
000000000000000000000000001101011010111101110000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000001100000001101101110101000010000000000
000000000000000000000000000111111110000000100000000000
111000000000000000000010100000000001000000000100000000
100000000000000000000000000001001001000010000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010101000001000000000100000000
000000000000000000000010000000101001000001000000000000
000000000000000000000000010111101111100000010000000000
000000000000000000000010101101111110010000010000000000
000000000000000000000110000011011110100000000000000000
000000000000000000000000001111101000111000000000000000
000000000000000101100000000001111010000100000100000000
000000000000000000000010100000110000000000000000000000
010000000000000001000000011000000001000000100100000000
000000000000000000100010101001001101000000000010000000

.logic_tile 16 15
000000000000100000000010111011011111000010000000000000
000000000001000000000110001011011010000000000000000000
111000000000001101100010100000001110010110000100000000
100000000000000101000110101001001101000110000100000000
110000000000001000000000000001011010000011000100000000
110000000000000101000010101001100000000111000100000000
000000000000001001100111001000011010000110000000000000
000000000000000001100100001001011010000010000000000000
000000000100000101100110011001111000000110000000000000
000000000000000000000010101001010000000010000000000000
000000000000000101100000011000011000000010100000000000
000000000000000000000010001001001011000010000000000000
000000000000000001100111111001000001000010100100000000
000000000000000000000110000111101101000001110100000000
110000000000000001100000011011001110000010000000000000
100000000000000000000010100011101111000000000000000000

.logic_tile 17 15
000000000000000000000000011000011111000110100000000000
000000000000000000000011110001001111000000000000000000
111000000000001000000000000000001010000010100100000000
100000000000000001000010100011011101000110100100000000
010000000000000001100110000101101100000111000100000000
010000000000000000000000001011010000000110000100000000
000000000000000000000000011101011111000011000000000000
000000000000000101000010001101011101001111000000000000
000000000000001001100010111111011111100000000000000000
000000000000000001000110000111111100110000100000000000
000001000000000000000110000011011110000110000100000000
000000100000000111000000001011000000001110000100000000
000000000000000000000110100101101101000110000100000000
000000000000000000000010110000111001001001010100000000
110000000000001001100010110111011100101000000000000000
100000000000011001000111100011101111100100000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000000100100000000
000000000000000000000000000000011101000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000001000000000000000000000000010000100000000
000000000000000001000000000000001000000000000100000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000001000000110010000000001000000001000000000
000000000000000101000011100000001101000000000000001000
111000000000000011100000000001000000000000001000000000
100000000000000000100000000000000000000000000000000000
010000000001010000000000010101001000001100111100000000
010000000000100000000010000000100000110011000100000000
000000000000000000000000000000001000001100110100000000
000000000000000000000010001001000000110011000100000000
000000001010000000000000000101001001100000000000000000
000000000000000000000000000001111101000000000000000000
000000000000000001100000010111100001000000000000000000
000000000000000000000010000000001000000001000010000000
000000000000000000000000000101100001001100110100000000
000000000000000000000000000000101101110011000100000000
110000000000000101100000001011100000000001000000000000
100000000000000000100000000011100000000000000010000000

.logic_tile 6 16
000000000000000000000000001000000001000000000000000000
000000000000000000000000001011001011000000100000000000
111000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000100000001000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000010100000000000000001000000000000
000000000000000000000000001001101011000000100000000100
000000000000000000000000001101011101000000000000100000
110000000000000000000000001011000000000001000100000000
100000000000000000000000001101000000000011000000000001

.logic_tile 7 16
000001000000100000000000000000000000000000000000000000
000010100001010000000011110000000000000000000000000000
111000000000000000000000000000000000000000000100000000
100000000000000000000000001011000000000010000000000000
010000000000000000000110000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110101101000000000010000010000000
000000000000000000000000001111100000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000101100010000000001010000100000100000000
000000000000000000000000000000010000000000000000000000

.ramt_tile 8 16
000000000000000000000000011000000000000000
000000010000000000000011111011000000000000
111000000000001111100110011001100000000000
100000010000000111000111111001100000000000
010000000000000001100010000000000000000000
110000000000000000100010000111000000000000
000000000000001111000000001001100000000000
000000000000001001000000000101000000000000
000100000000000000000000001000000000000000
000000000000000000000000000101000000000000
000000000000000000000000000001000000000000
000000000000000001000010001101100000000000
000000000000000001100110100000000000000000
000000000000000000100000000101000000000000
110000000000000000000000001111000000000000
010000000000000000000000000001100000000000

.logic_tile 9 16
000000000000000101100000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
111000000000000000000110100111100000000000000100000000
100000000000000000000000000000100000000001000000000100
010001000000000000000011100000011000000100000100000000
110010000000000000000100000000010000000000000000000100
000000000000000001100000000101100000000000000000000000
000000000000000000100000000000000000000001000000000000
000000000000000001100000000001000000000000000100000100
000000000000000000100000000000000000000001000000000000
000000000000000001100000001000000000000000000100000000
000000000000000000100000000011000000000010000000000001
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000001
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 10 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000101000000000000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000000000010000101000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
000000000000000001100010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000110000001101001000010000000000000
000000000000000000000000000101011011000000000000000000
000000000000000000000000000000011101010000000000000000
000000000000000000000000000000011010000000000000100000
000000000000100000000000000101011011000100000000000000
000000000000000000000000000001111000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000001111000010100000000000
000000000000000000000000001101001011000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000111000000001001000001000000010000000000
000010000000000000000000001101001111000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010001000000000000000111100000000000000000000000000000
110010100000000000000000000000000000000000000000000000
000000000000000000000111000101100000000000000000000000
000000000000000000000000000000100000000001000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
110000000000000000000110000111100000000010000100000000
100000000000000000000000000000100000000000000100000000

.logic_tile 14 16
000000000000000000000000000000000000000000100100000000
000000000000000000000011110000001100000000000000000000
111000000000000000000011110001101100001101000000000000
100000000000000000000011101101100000001111000010000000
010000000000100011100010010000000000000000000000000000
010000000001000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000001000010000000000000
000000000000000001000000000011001111000000000000000000
000000000000000000000000000101001100000010000000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000001111011110110100000000000
000000000000000000000000000101101111111101010000000000
010000000000000000000011101000001010000100000000000000
000000000000000000000000000101000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000011100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000010001000000111001000001011000000000000000000
000000000000001111000000001111001011010100100000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000110000000001011000100000100000000
000000000000000000000000001111011000010110100000000000

.logic_tile 16 16
000000000000000111100000001000000000000000000000000010
000000000000000101100000001101001000000000100000000000
000000000000000000000110100000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000001000000000000000011001010000000000000000
000000000000000001000000000000011000000000000000000010
000000000000000111000010100101100000000011000000000000
000000000000000000000011110001001110000001000000000010
000000000000001000000000000000000000000000000000000000
000010000000001011000000000000000000000000000000000000
000000000000000000000000001011000000000001000000000100
000000000000000000000000001101000000000011000000000011
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000101100000000000000000000000
000000000000000000000000000101001000000000010000000010

.logic_tile 17 16
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 16
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000001
000000000000000000
000000000000000000

.io_tile 0 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000111000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001111000000000000000000000011
000000000000000000000000000000011001000000100100000001
000000000000000000000000000000001000000000000010000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 6 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 17
000000000000001000000000000101011011101000010100000001
000000000000010001000011110001011001110100010000000000
111000000000000000000010100101001111111001010100000000
100000000000000111000110100101001011110000000000000001
000000000000000101000000000000000000000000000000000000
000000000000001101000010110000000000000000000000000000
000000000000000101000010110000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000000000000000000000000000101001011010100100100000001
000000000000000000000000000000101010101000000010000000
000000000000000000000000011111111010111001010100000000
000000000000000000000010001101011010110000000010000000
000000000000000001100000000001111011111000000100000000
000000000000000000000000001001111101110000000000000000
010000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.ramb_tile 8 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 17
000000000000000000000000000000000000000000000000000000
000000000010000000000010010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000100000000
000000000000000111000011100011001101000000100100000000
000000000000000000000000000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000000011100000000010000000000000
100000000000000000000000000111100000000000000001000000

.logic_tile 10 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 17
000000000000000000000011100000001000000100000100100000
000000000000000111000000000000010000000000000000000000
111000000000000000000000000011100000000000000100100000
100000000000000000000011100000100000000001000000000000
010000000000000000000011100000000001000000100100100000
110000000000000000000100000000001010000000000000000000
000000000000000001000011100000000000000000100100100000
000000000000000000000100000000001100000000000000000000
000000000010000001000000000000000000000000000100000000
000000000000000000000000000001000000000010000000100000
000000000000000000000000010101100000000000000100000000
000000000000100000000011000000100000000001000000100000
000000000000000000000000000000000001000000100100000000
000000000000000001000000000000001001000000000000100000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000100000

.logic_tile 12 17
000000100000001000000000000000000000000000000000000000
000000000000001001000011100000000000000000000000000000
111010000000011000000000000111011000111111010100000000
100001000000100001000000000101001011111111000010000000
000000000001011000000000000000000000000000000000000000
000000000000000111000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000000000000000000
000000000000000000000000001001010000000100000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000001100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000000000001011001111101010100000100
000000000000000000000010000101001101111101110000000000

.logic_tile 13 17
000000000000000000000000000111000000000011010100000000
000000000000000000000000000011001101000011000010000000
111000000000001000000111000101111010000110000000000000
100000000000001001000000000000011011000001000000000000
000000000000000000000000011111011010001000000000000000
000000000000000000000010000001100000000000000000000000
000000000000000001100110000001111010000010000000000000
000000000000000001100100001111000000000111000000000000
000000001100001000000000010101111001000001010100000001
000100000000000001000010011111011100000010110000000000
000010100000001000000000010000000000000000000000000000
000001000000000001000010000000000000000000000000000000
000000000000001000000110011111101011111001010100000000
000100000000000101000010111101011101111001110000000001
010000000000001000000000000001100000000000100000000000
000000000000000101000000000000001111000000000000000000

.logic_tile 14 17
000000000000000111100000011000000000000010000000000000
000000000000000000100011111001001111000000000001100100
111000000000001001100110101111101100000000000000000000
100000000000000011000010101101010000001000000000000000
000000000000000011100000000011011110111101000100000000
000000000000000101100000001111011010111111000000000100
000000000000001101000000010000000001000010100000000001
000000000000001011000011100101001101000010000000000001
000000000000000001100000010000000001000010000010000000
000000000000000000000010000101001010000000000000000000
000000000000001000000110001001100001000000000000000000
000000000000000001000000001101001101000000010000000000
000000000000000001100110000001011010111000000000000000
000000000000000000000100001111001110111100000000000000
010000000000000001000000011001011101111100100100000000
000000000000000000000010000001101001111110100000000000

.logic_tile 15 17
000000000100000000000000000000011110010100000000000000
000000000000000000000000000011011010000100000000000100
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000111000110100000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001001101100000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000001101001101010110100000000000
100000000000000101000010100111001111001001010000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000001010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
110000000000000000000000000101111010000100000000000000
010000000000000000000000000000010000001001000000000000
000000000000000000000110100000000000000000000000000000
000000000000001101000010110000000000000000000000000000
000000000001010000000000011101111011010100000100000100
000000000000000000000010001101011111101001000110000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110000000000000000000000000000000
100000000000000000000100000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 17
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000000101100000000000000001000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000101100000010111000001000000001000000000
000000000000001101000010100000001000000000000000000000
000000000000000101000000010011100000000000001000000000
000000000000000101000010100000000000000000000000000000
000000000000001101000000000111100000000000001000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 28 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000010000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000010100000000000000010000000000000
000000000000000101000010100000001111000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000010101011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 18
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000010000000000000
000010010000000001
000000000000000010
000000000000000000

.logic_tile 1 18
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000001010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000100000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 18
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 18
000000000000000000000000001001101100000000000010000000
000000000000000000000000001001101011000001000000000100
111000000000000000000010100101011000000100000000000000
100000000000000000000110110000111100000000000000000000
000000000000000001100110000001100000000000100000000000
000000000000000000000000000000101010000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000100000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000001010000000000000000000
100000000000001101000000000011010000000010000000000000

.logic_tile 7 18
000000000000000101100110001001111111000000000010000000
000000000000000000000000001011101111001000000010000000
111000000000000000000110101111011011110110100100000000
100000000000000111000000001101011101101001010100000000
000000000000000101100110101111101100111010110010000000
000000000000000000000000001111101011110010110010000000
000000000000000000000011111000011000000100000100000000
000000000000000101000010000101000000000000000100000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110001111011110100001010000000000
000000000000000000000010110101011000010110100000000000
000000100000000111000000001001011001100011110000000000
000000000000000000100000001111111101110011110000000000
110000000000000000000010100101011110000000000000000000
100000000000000111000110110000010000001000000000000000

.ramt_tile 8 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 18
000000000000001000000110001111001010111001010100000000
000000000000000111000000001101011100110000000000000000
111000001100000111000010100011011010111001010100000000
100000000000000101000000000101011100110000000000000000
000000000000000000000000011011101101101101010000000000
000000000000000111000011011111111101011000100000000100
000000000000001000000010100111101101101000010100000000
000000000000001011000000001001001001111000100000000000
000000000000000001100110100101111000111001010100000000
000000000000001111000000000011011000110000000010000000
000000000000000001100110101111001101101000010100000000
000000000000001111000010100011101001111000100000000000
000000000000001000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000001000110001001111101101000110000000000
010000000000000101000000000001011110100100110000000000

.logic_tile 10 18
000000000000000000000110100001111111101101010000000000
000000000000000000000000000111001001100100010000000100
111000000000000001100000000111111010000000000100000000
100000000000001101000010110000000000001000000100000000
010010100000011101100111001000000000000000000100000000
110001000000100101000100000111001010000000100100000000
000000000000001101100000001000011110000000000100000000
000000000000000101000010110101000000000100000100000000
000000000000000000000000010000000001000000000100000000
000000000000000000000011101011001110000000100100000000
000000000000000000000000011001111100101000000000000000
000000000000000000000010001101011111111001110000000000
000000000001000001100000011000001000000000000100000000
000000000000100000000010000111010000000100000100000000
110000000000001001000000000111100000000001000100000000
100000000000000001100000000101000000000000000100000000

.logic_tile 11 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 18
000000000000000000000000001101111110000110000000000000
000000000000000000000000001101110000000001000000000000
111000000000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000000001101111000000110000000000000
000000000000000000000000001101110000000001000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000011101111010010100100000000
000000000000000001000000000000001110100000010000000000
010000000000001011100000011111100001000011010100000000
000000000000000001100010000011001110000001010000000000

.logic_tile 13 18
000000000000000001100000000101100001000011010100000000
000000000000000000000000001011001011000001010000000000
111000000000000000000010100000001010000000000100000000
100000000000000000000000000001000000000010000000000000
000000000000000101000000000001100000000010100000000000
000000000000000000000000000111101100000010000000000000
000000000000001000000111000101000000000000100100000000
000000000000001001000100000000001101000000000000000000
000000000000001000000110010111100000000000000100000000
000000000000000001000010000101000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000000000011000000000000000000000000
000000000000000000000010100000100000000001000000000000
111000000000000101000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
110000000000000000010000011001101011111101110110000000
110000000000000000000010001011011100010110100100100010
000000000000010000000000000000000001000000100000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000001001000010000000000000000000000000000000
000000000000000000000110101101000000000001000000000000
000000000000000000000000001111101001000000000000000000
110000000000000000000110100000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000001000000000000011101011100001101000000000000
000000000000000101000011101001111111000001000000000000
111000000000000000000000000111001100010000000000000000
100000000000000000000011110000011010101000000000000000
010000001110001001100000000111111111100000000100000000
010000000000000001000010010101011101110110100000000000
000000000000001000000000010000000001000010000000000000
000000000000000001000010001011001100000010100000000000
000000000100000001000110110111001101000110100000000000
000000000000000000100010000001001001000000000000000000
000010000000001101000111011001101110000001110000000000
000001000000001011100110101011111011000010010010000000
000000000000001101000010100101111011101001110100000000
000000000000000011100000000111101100000001110000000000
000000000000101000000000000111011001010000000000000100
000000000000001011000010001101111101000000000000000011

.logic_tile 16 18
000000000000000000000010110000000000000000000000000000
000000000000000000000111110000000000000000000000000000
111000000000000000000110010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
110000000000000111100111100011000001000000010110000000
110000000000000000100100001011101011000000110100000000
000000000000000000000110100101111110000100000000000000
000000000000000000000010110000110000001001000000000000
000000000000000011100010110001001110000001000000000100
000000000000000000100010001001111011000000000000100011
000000000000000011100010101111101011000110000000000000
000000000000000011100000001011101001001110000000000000
000000000000000000000110010000001100000100000000000000
000000000100000000000011001101001001000000000000100000
110010100000000000000111001011111001100000010000000000
100001000000000000000000001101011100010000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000010100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
000010100000000000000011000000000000000000100000000000
000001000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100110000111
000000000000000000000000000000001001000000000010100100

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000011000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 18
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 18
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000010111000000000000001000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000110110000000000000000001000000000
000000000000000011000011000000001111000000000000000000
000000000000001000000110110000000000000000001000000000
000000000000000101000010100000001111000000000000000000

.logic_tile 28 18
000000000000000000000000000000000000000010000000000000
000000000000000000000000001101000000000000000000000000
000000000000000000000000000111100000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010100000000000000010000000000000
000000000000000000100100000101000000000000000000000000
000000000000000101000000001000000000000010000000000000
000000000000000000100000000111000000000000000000000000
000000000000001000000000000111000000000010000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000101100000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000111100000000010000000000000
000000000000001011000000000000100000000000000000000000
000000000000001101100000010011000000000010000000000000
000000000000000011000011010000000000000000000000000000

.logic_tile 29 18
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000001101000000000000000000000000000000000000
000000000000000000000000001000000001000000000100000000
000000000000000000000000001101001101000010000100000000
000000000000000101000010100000000000000000000000000000
000000000000000000100110110000000000000000000000000000
000000000000000000000000001000000001000000000100000000
000000000000000000000000000101001101000010000100000000
000000000000000000000000001011100000000000000100000000
000000000000000000000010001101100000000010000100000000
000000000000000000000000001000000001000000100100000000
000000000000000000000000001011001000000000000100000000
110000000000000000000000000011101000000100000100000000
100000000000000000000000000000110000000000000100000000

.logic_tile 30 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 18
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000000111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 19
000000000000000011100110100011000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000011000000000000001000000000
000000001010000000000000000000101000000000000000000000
000000000000000000000010100111100000000000001000000000
000000000000000000000110110000100000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000001101000000000000001000000000000000000000
000000000000000101000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000101000010100011100000000000001000000000
000000000000000000100110110000001000000000000000000000

.logic_tile 6 19
000000001100001000000110001111101001111111110000000000
000000000000000001000110101111111011101111000000000000
111000000000000000000010100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
000000000000000000000111001111101001001000000000000000
000000000000000000000010111101111111000000000000000000
000000000000001001100010100101000001000000000000000000
000000000000000001000010110000101001000001000000000000
000000000000001000000110000000001010000000100000000000
000000000000000101000000000000011000000000000000000000
000000000000000000000000011001001011101001010000000000
000000000000000000000010101001111011101000010000000000
000000000000000000000000000011011011110011110100000000
000000000000000000000000001001101101110111110100000000
110000000000000000000110010011011010000110000100000000
100000000000000000000010000000000000001000001100000000

.logic_tile 7 19
000000000000000001100010100001011001010000100000000000
000000000000000000000010101111011100000000100000000000
111000000000000000000010110011000001000000110000000000
100000000000000000000010101101101001000000010000000000
010000000000000001000011110000000000000000000000000000
110000000000000000000111010000000000000000000000000000
000000000000000000000110101000001100000010000000000000
000000000000000000000000000111010000000000000000000000
000000000000000000000010010000001111010000100000000000
000000000000000000000011001001011111010000000000000000
000000000000001000000110000000001010000000000110000000
000000000000000001000100001011000000000100000100000000
000000100000000000000110000001000000000000000000000000
000000000000000000000010110000001111000001000000000000
110000000000000000000110001001111010111111100000000000
100000000000001111000000001011111001111101010000000000

.ramb_tile 8 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 19
000000000000000000000000001000011100000100000000100001
000000000000000000000010110001010000000000000000000000
111000000000001000000000001000001000010100000000000000
100000000000000001000000000011011110000100000000000100
000000000000000001100000010011111111000000100000000000
000000000000000000000011110000111000000000000000000000
000000001100000000000110010001111011000100000000000000
000000000000000000000010000111011111000000100000000000
000001000001010000000000001111001110110100010100000000
000010100000100000000000000111011001010100000100000000
000000000000000101100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110011111111100000010000010000000
000000000000001011000010000001110000000000000001000001
110000000000000101100000010111001011111101010100000000
100000000000000000000011001101101011111101110100000000

.logic_tile 10 19
000000000000001000000110000101000000000000001000000000
000000000000000101000000000000000000000000000000001000
111000000000000001100110000011100001000000001000000000
100000000000001111000011100000101011000000000000000000
010000000110000000000111101111101000001100110000000000
110000000000001101000100001001000000110011000000000000
000000000000000000000010101001011000000000000000000000
000000000000000000000111100001001111100001010000000000
000000000000000000000000001111101001101000010100000000
000000000000000000000000000001011011111100110100000000
000000000000000000000111010000011101000010000000000000
000000000000000000000010000101011110000000000000000000
000010000000000000000000010001111101001001010100000000
000001000000000000000010000001111000010000100100000000
110000000000001000000000001011111000011101010000000000
100000000000000001000000000111101010011001010000000000

.logic_tile 11 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000100110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 19
000000000000001001100110010001000000000000000100000000
000000000000000001100010110000000000000001000100000000
111000000000000000000010100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000011100000000001000000100100000000
000000000000000000000110100000001001000000000100000000
000000000010000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001011110010101000000000000
000000000000000000000000001101101000111110000000000000
110000000000000000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.logic_tile 13 19
000000000000001111000010100000000000000000100100000000
000000000000000111000000000000001010000000000100000000
111000000000000000000110010000000000000000000100000000
100000000000000101000010000101000000000010000100000000
010000000000000001000111100101101100101111010000000000
110000000000000101000100000001101111000001010000000000
000000000000001000000000010111100000000000000110000000
000000000000000101000010100000000000000001000100000010
000000000000001001100000000001000000000000000100000000
000000000000010001000000000000100000000001000100000000
000000000000000000000000001001011001000110000000000000
000000000000000000000000001001011010101011110000000000
000000000000000000000110000000000001000000100100000000
000000000000000000000000000000001000000000000100000000
110000000000001001000000001001001100111001100000000000
100000000000000001000000000111001000110000100000000000

.logic_tile 14 19
000000001110000000000000010000011111010000000000000000
000000000000000000000010000000011010000000000010000001
111010100000001000000110001111000000000000000000000000
100001000000001011000100001001100000000010000000000000
010001000000000000000110000101011001000000000000000000
010010100000000000000010100000111000100000000000100100
000000000000000101000010111011011110010100100000000000
000000000000000000100111101111001100101001010000000000
000000000000000001100010100111000000000000000100000000
000000000000000101000000000000100000000001000100000000
000000000000010000000010000101101101000010000000000000
000000000000000000000000000000101110000001010000000000
000000000000000000000111010111111011010110100000000000
000000000000000000000110111101011011100001010000000000
110000000000000101000000000000000001000000000011000000
100000000000000101000010101011001101000010000000000000

.logic_tile 15 19
000000000000001101100000000101101101000000000000000000
000000000000000001000010101001101011000100000000000001
111000000000000101000110010111001011101001010100000000
100000000000000000100010101101001010110110100000000000
110000000000001001000110010011011110000000100000000000
110000000000001011000010000000011110000001010000000000
000000000001011101100110001001001100000000000000000000
000000000000100111000010101101111100000100000000000000
000000000000000001100000010011001110000111000000000000
000000000000000000000010010001011011000010000000000001
000000000000000000000000001011111110101000000000000000
000000000000000000000010011101101110100000000000000000
000000000000001011100110010001011001000000100000000000
000000000000000001000110010111001010000010100000000000
000000000000000101100000011111011000100001010100000000
000000000000000000000010001001011010110011110000000000

.logic_tile 16 19
000000000000100000000110111001011001000110100000000000
000000000001000000000010010001111100001001000000000000
111000000000001101000110100011111110000001010000000000
100000000000000001100000000101001111100001010000000000
000000000000001000000110101101000000000010000000000000
000000000000000101000010111111101100000000000000000000
000000000001000000000110000000001110000100000110000000
000000000000100000000110010000000000000000000000000011
000000000000000000000011101011111010101000000000000000
000000000000001111000100001011111001111000000000000000
000000000000001000000110100101000000000010100000000000
000000000000001011000011110101101101000010000000000000
000000000000010101100110011111100000000000000000000000
000000000000100000000010011101000000000001000000100000
000000000000000001100110011000001111010000000000000000
000000000000001101000011010001011111000000000000000000

.logic_tile 17 19
000000000000001000000110010000000000000000000000000000
000000000000000101000110100000000000000000000000000000
111000000000000000000111111101101000101011110100000000
100000000000000000000010001001011010010011110100000000
000000000000000101100000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000001000000001001100010100011011010001000000000000000
000000000000000001000100001001010000000000000000000000
000000000000000001100000000011001001100000010000000000
000000000000000001000000000011011101110000010000000000
000000100000000001100110011000001011000000000000000000
000001000000001101100011000111001010010100100000000000
000000000000000000000000001011111110001101010000000000
000000000000000000000000000111101000101101010000000000
110000000000001111000000001011111001110110100100000000
100000001010001011000000000011011001111111110100100000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 19
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010000011100000000010000100000000
110000000000000000000000000000101001000000000110000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000011100001000000100000000000
000000000000000000000000000000101100000001010001000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 27 19
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000101000010100001100000000000001000000000
000000000000001101100110110000000000000000000000000000
000010100000000000000010100001100000000000001000000000
000001000000000000000110110000000000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000011010000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000010111100000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000000010101001001100011110000000001
000000000000000101000010101111101111000011110010000000

.logic_tile 28 19
000000000000000001100010110000001000000010000000000000
000000000000000000000110010000010000000000000000000000
111000000000000000000110110000011101000100000100000000
100000000000001101000010010000001001000000000100000000
000000000000100000000000001001001000000010000000000000
000000000000000000000000000001011001000000000000000000
000000000000001001100110001000001110000100000100000000
000000000000001001100100001001010000000000000100000000
000000000000000000000110000000001110000010000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000001000000000000000100100000000
000000000000000101000000001001001110000000000100000000
000000000000000000000110111101101101000000000000000000
000000000000000101000011000111011001000010000000000000
110000000000000011100000000101111011000000000000000000
100000000000001111100000001111011110000001000000000000

.logic_tile 29 19
000000000000000000000110100101000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000101000010100000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000001000000000000001101000001100111000000000
000000000000001111000010100000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000101000010100000001001110011000000000000
000000000000000111100000000101101000001100111000000000
000000000000000000100000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000

.logic_tile 30 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 20
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001010000000000000
000010010000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000010000000000000
000010010000000001
000000000000000010
000000000000000000

.logic_tile 1 20
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000001100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010001000000000000000100000000
000000000000000000000011000000000000000001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000100000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000011010001100110000000000
000000000000000000000000001111010000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 20
000000000000000000000000000000011110000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000010000000000000
000000000000001101100000000000001110000000000000000000
000000000000000101000010100001100000000010000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000010100000001010000010000000000000
000000000000000000000110110000010000000000000000000000
000000000000000000000000000101100000000010000000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001000000000000010000000000000
000000000000001011000000001101000000000000000000000000
000000000000001000000000000000011000000010000000000000
000000000000000011000000000000000000000000000000000000

.logic_tile 5 20
000000000000001000000010100001000000000000001000000000
000000000000000101000100000000100000000000000000010000
000000000000000000000000000001100000000000001000000000
000000000000000000000010110000100000000000000000000000
000000000000000101100000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000101000000000011100000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000001000000000010011100000000000001000000000
000000000000001011000011010000100000000000000000000000
000000000000000101000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 20
000100000000000000000000000000000000000000000000000000
000100000000000000000010100000000000000000000000000000
111000000000000000000000001000000000000010000000000000
100000000000000000000000001011000000000000000000000000
010010001100001000000000001101001100101001010000000000
010001000000001011000000001011001110001000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100101100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000010000000010110000000000000000000000000000
000000000000100000000110000000000000000000000000000000
000000000000000101000000001000000000000010000100000000
000000000001010000000000001011000000000000000100000000
110000000000000000000000000111000000000000000000000000
100000000000000000000000000011000000000001000000000000

.logic_tile 7 20
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000000000000000000000000000100000000
100000000000000000000000000001000000000010001100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 8 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 20
000000000000000000000010100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
000000000000000000000000010001000000000001000000000000
000000000000000000000010000001100000000000000000000000
000000000000000111000010100101111011111110110000000000
000000000000000101000000001001011010110101110000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000001000010100000000000
000000000000000000000000001001001010000000100000000000
000000000000001000000000001111001010100000000101000000
000000000000000101000000000001011100110100001000000000
110000000000000001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 10 20
000000000000000000000110010101111000000001000100000000
000000000000000000000011100011000000000011000100000000
111000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000001000000000000111100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000110000101001100001100110000000000
000000000000001111000000000000100000110011000000000000
000000000000001000000010100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000000000000000000111011011000010100000000000
000000000000000000000000001001011010000010110000000000
000000001110011001100000000000000000000000000000000000
000000000001101001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000111001101000010000000000000

.logic_tile 11 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 20
000000000000000000000111000011011101010111010000000000
000000000000000000000100001101011110111111010000000000
111000000000010000000111000000000000000000000000000000
100000000000100000000100000000000000000000000000000000
110000000000000000000110000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000100000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000111001000000000000000000100000000
000000000000000000000100001001000000000010000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 13 20
000000000100001000000000010001101111110110000000000000
000000000000000101000010010001101001111111000000000000
111000000000001000000110010001111010111001110000000000
100000000000000001000011001011101011111110100000000000
010000000000000111000011100000000000000000000000000000
010000001010000000100010100000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000100000000000000110100000000000000000100100000000
000001000110000000000000000000001011000000000100000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000011101011001100110110000000000
100000000000000000000011010101001111101111110000000000

.logic_tile 14 20
000000000000000000000000000000000000000000000000000000
000000000000000001000010100000000000000000000000000000
111100000000000000000000001011100000000000000000000000
100100000000010000000000001011000000000001000000000000
000000000000001101100000000000000000000000000000000000
000000000000000101000000001001000000000010000000000000
000000000000000000000000011000001100010010100000000000
000000001110000000000011110011001100000000000000000000
000000000000001011110000000000001010000000000010000000
000000000000000101100000000101001110000110100000000000
000000000000001101100110001011100001000001000010000001
000000001100000101000000001011001011000000000000000110
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000101
000000000000000000000000000000000000000001000010000010

.logic_tile 15 20
000000000000000000000110011001101000000000000000100000
000000000000000000000111000101111110000001000000000000
000000000000000101000110101001111001101000000000000000
000000000000001101000011100001011111011100000000000000
000000000000000000000000010101001101010110110000000000
000000000000000000000011100011111111100000110000000000
000000000000000111100000000101101111000010000000100000
000000000000000000000000001001001001000000000000000011
000000000000001000000010100001000000000000100000000000
000000000000000001000100000000101110000000000000000010
000000000000000000000010101101101110001000000000000000
000000000000000000000000001001001001000000000000000000
000000000000000101100110000011011100000000000000000001
000000000000000000000000000000110000001000000000100010
000000000000000000000010110001001110000000000000000100
000000000000000000000010100000110000001000000000000000

.logic_tile 16 20
000000000000001000000010111000001011010000000000000000
000000000000000001000011100101001011000000000000000000
111000000000000001100110111000000000000000000100100010
100001000000000000000010100111000000000010000001000000
000000000000000001100010010011111001101000000000000000
000000000000000111100010100101011011010110000000000000
000000000000000011100010101000011000000000000000000000
000000000000000000000110101101010000000100000000000000
000000000000000000000000000101011101101110000000000000
000000000000000000000000001101111011101001000000000000
000000000000000101000110010011101111101111110000000000
000000000010001001000011101001101111011111010000000000
000000000000000001100000000111001111101000010000000000
000000000000000101000010001001011100100000010000000000
000000000000000000000000001001011011000000010000000000
000000000000001101000010000001011100010100100000000000

.logic_tile 17 20
000000000000000101100000000000001010000000100000000000
000000000000000000000000000000001010000000000000000000
000000000000010000000000000101111000000000000000000000
000000000001100000000011110001111101000001000011000001
000000000000000101000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000110000000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000001000000000000000000
000000000000011011000000000101001110000010000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 20
000000000000000000000000000000011100000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000010000000100000
000000000000000000000100000111000000000000000000000000
000000000000000101000000000011000000000010000000000000
000000000000000000100000000000100000000000000000000000
000000000000000000000000000011101011100000000000000000
000000000000000000000000000011101001000000000000000000
000000000000000101100010100111000000000010000000000000
000000000000000000000000000000100000000000000000000000
000000000000000101100010111000000000000010000000000000
000000000000000000000010101011000000000000000000000000
000000000000000000000000000111100000000010000000000000
000000000000000101000010100000000000000000000000000000
000000000000000101000000000000011110000010000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 28 20
000000000000000000000010100000011101000000100100100000
000000000000001101000100000000011101000000000100000000
111000000000000101000000001101111010000010000000000000
100000000000000000100000000011011001000000000000000000
000000000000001000000000000000011101000000100100100000
000000000000000001000000000000011111000000000100000000
000000000000000101000110000000001111000100000100000000
000000000000000000000000000000001101000000000100000000
000000000000000000000000010011101110000100000100000000
000000000000000000000010000000110000000000000100100000
000000000000000001100110010000011111000100000100000000
000000000000000000000110100000001101000000000100000000
000000000000000101100110110001101010000010000000000000
000000000000000000000010101011001000000000000000000000
110000000000000101100110101111000000000000000100000000
100000000000000000000000001011100000000001000100100000

.logic_tile 29 20
000000000000000000000110100011101000001100111000000000
000000000000000000000000000000000000110011000000010000
000000000000001101100000000000001000001100111000000000
000000000000000101000000000000001001110011000000000000
000000000000001000000000010000001001001100111000000000
000000000000000101000010100000001000110011000000000000
000000000000000000000110100101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000001100000000000001001001100111000000000
000000000000000000100000000000001000110011000000000000
000000000000000001100000000101001000001100111000000000
000000000000000000100000000000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000

.logic_tile 30 20
000000000000000000000000000000000000000000000001000100
000000000000000000000000000000000000000000000000000001
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000000000000010001100000000000001000000000
000000000000000000000011110000100000000000000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000010011101000001100111000000000
000000000000000000000010100000100000110011000000000000
000000000000000101100110100111001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000101100110100000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000001000000000010000001001001100111000000000
000000000000000101000010100000001111110011000000000000

.logic_tile 4 21
000000000000000000000000001011101110100010000000000000
000000000000000000000011101001001010000000000000000000
111000000000001101100000011111100000000001000100000000
100000000000000101000010000001000000000000000100000000
010000000000000001100110111000011010000000000100100000
010000000000000000000010100111010000000100000100000000
000000000000000000000110111000011110000000000100000000
000000000000000000000010100111000000000100000100000000
000000000000000000000000000101000001000000000100000000
000000000000000000000000000000101110000000010100000000
000000000000000001100000000111101010000000000100000000
000000000000000000000000000000010000001000000100000000
000000000000000000000000001000000001000000000100000000
000000000000000001000000000111001011000000100100000000
110000000000001101000000000111111000000000000100000000
100000000000001001000000000000000000001000000100000000

.logic_tile 5 21
000000000000001000000110100000001000111100001000000000
000000000000000101000011110000000000111100000000010000
111000000000000000000110000101100000000000110000000000
100000000000000000000000001001001010000000100010000000
010000000000000000000000000101101001000010000000000000
010000000000001101000000000011011011000000000000000000
000000000000001101000110100111000000000010000000000000
000000000000000101100011100000100000000000000000000000
000000000000000000000000000001111010001000000000000000
000000000000001101000000000001110000000010000000000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010100000000000000010000000000000
000000000000000000100100000000001100000000000000000000
110000000000000000000000001000011010000100000100000000
100000000000000000000000001001000000000000000101000000

.logic_tile 6 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 21
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000000000000000000000111100000000000000100000000
100000000000000000000000000000100000000001001100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 8 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000001101000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000101000000000000001010010010100100100000
000000000000000000100000000000011011000000000100000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101111001000001000010000000
000000000000000000000000001111001110010010000000000000
000000000000000000000000001111111111000000010010000000
000000000000000000000000000001101010000000000000100100
110000000000000000000000010000000000000000000000000000
100000000000000101000011000000000000000000000000000000

.logic_tile 10 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 21
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001111000110001111011010001001000100100000
100000000000000001000000001101000000000111000100000000
010000000000000000000010001111111001100000000000000000
110000000000000000000000000001101110110100000000000000
000000000000000111000110011111111011101000010000000000
000000000000000000100010000001011110000100000000000000
000000000000000000000000011111000001000001010100000000
000000000000000000000010100001101010000011010100000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100110010001011001100000000000000000
000000000000000000000010001011001110111000000000000000
110000000001011001000000000101101111010100100100000000
100000000000100101000010100000011001101000000100100000

.logic_tile 12 21
000000000000000000000110010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000101100000000011111110111000000000000000
100000000000000000100000001011111001010000000000000000
010000100000001001100000001001111100000000000000000000
010000000000001111000000000011011101100000000000000000
000000000000000000000000000000001010010100100100100000
000000000000000000000000000101001001010100000100000000
000000000000000000010011011111011000100000000000000000
000000000000000000000111000011001101000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000001001000010000000000000000000000000000000
000000000000001000000000000001111101100000000000000000
000000000000000101000000001011011100000000000000000000
110000000000000000000111000000000000000000000000000000
100000000000000000000100000000000000000000000000000000

.logic_tile 13 21
000000000000000000000000010101011111000001000000000000
000000000000000000000010010011101101000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000001101111110101000010000000000
010000000000000000000010001111011111011101100000000010
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000001000010101011000000000010000100000000
000000000000000000000110110000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000111000011100000000000000100000000
000000000000000000000000000000100000000001000100000000
110000000000001000000010110000000000000000000000000000
100000000000000011000110000000000000000000000000000000

.logic_tile 14 21
000000000001000101000000001011101111011101000000000000
000000000000000111000000001001001101011110100000000000
111000000000000001000010101011000001000001010000000000
100000000000000000100011111001101010000001110001100000
000000000000000111100000010000001010000000000100000000
000000000000000000100010000001010000000100000000000000
000000000000001001100111011000000000000000000000000000
000000000000001001100110010111000000000010000000000000
000000000000000000000000011111011011110110100000000000
000000000000000000000010100101111001110100010001000000
000000000000000001100110011101111000011110000000000000
000000000000000000000010000111111000000110000000000000
000000000001000111000000010001111000111011010000000000
000000000000000101000010100111011010101110100000000000
010000000000000000000000001001000000000001000100000000
000000000000001101000000001011000000000000000000000000

.logic_tile 15 21
000000000000100111100011111000011010000110000000000000
000000000001001101100010000001011001000100000000000000
111000000000000000000000011111011101101000000000000000
100000000000000101000011100101011111010100100000000000
000000000000001101000111000001000001000000000000000000
000000000000001001000110001011101111000010000000000000
000000000000001001000110001001011010110111110000000000
000000000000001111000010101011001011010010100000000000
000000000000001001100000000111001011111101110100000000
000000000000000001000010100101101011111111110100000000
000000000000000001000110110001001010101000000000000000
000000000000000000000010000011011110011100000000000000
000000000000001001000000010001011101100000010000000000
000000000000000111000010100001001001110000100000000000
110000000000001000000110011011000001000000100000000000
100000000000000001000110101011001110000010100000000000

.logic_tile 16 21
000000000000000011100110000011011000000001000000000000
000000000000000000100010111001110000000000000000000000
111000000000000000000111101101001110001100000000000000
100000000000000000000000001001101010000100000000000000
110000000000000101000010111101111101101001010000000000
110000000000001101100011011111001011000001000000000000
000000000000001001100110001101011010110100010000000000
000000000000000101000000000111001111111001010000000000
000000000000001001100010000001001011000010100000000000
000000000000000001000000000011011011100001010000000000
000000000000000101100000000101011110101111010101000000
000000000000000101000010101001001100011111111100000001
000000000000000101100111001000000001000000000000000000
000000000000000000000011100011001101000000100000100000
110000000000001011100110011011111100001000000010000000
100000000000000001100110101111010000000000000000100101

.logic_tile 17 21
000000000000000000000111101000000001000000000000000000
000000000000000000000100000001001001000000100010000000
111000000000000000000111011101101011000111010000000000
100000000000001101000110001011101110101011010000000000
000000000000000101000111000000000000000000000000000000
000000000000001101000100000000000000000000000000000000
000000000010001101100010100000011001000100000001100000
000000000000000011000010110000001011000000000001100000
000000000000000000000000001101111011100001010000000000
000000000010000000000000001001011010100000010000000000
000000000000000000000110000101001111110011000000000000
000000000001010000000000001111101001110000000000000100
000000000000000001100000000001000000000000000100000000
000000000000000000100011110000100000000001000101100000
110000000000001000000000000001111010000100000000000000
100000000000000001000000000000001010101000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000001111101101000010000000000000
100000000000000000000000001111111110000000000000000000
000000000000000000000111001000000000001100110000000000
000000000000000000000000001011001011110011000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000011000000000000010000000000000
000000000000000000000010001111000000000000000000100000
000000000000000000000000010111000001000000000100000001
000000000000000000000010000000101011000001000100100010
110000000000001000000110110000000000000000000000000000
100100000000000101000010100000000000000000000000000000

.logic_tile 28 21
000000000000000000000000000000011000000000100100000000
000000000000000000000000000000011100000000000100000000
111000000000000000000111001000000001000000000100100000
100010000000000000000000001011001001000010000100000000
000000000000000000000000000001101110000100000100000000
000000000000000000000000000000110000000000000100000000
000000000000000000000000000000011101000100000100000000
000000000000000000000000000000011001000000000100000000
000000000000001101100000001000011000000000000100000000
000000000000000101000000000011010000000010000100000000
000000000000001101100110111000000000000000100100000000
000000000000000101000010101001001100000000000100000000
000000000000000000000110110001111100000100000100000000
000000000000000000000010100000100000000000000100000000
110000000000000000000000000111000001000000000100000000
100000000000000000000000000000101001000001000100000000

.logic_tile 29 21
000000000000001101100000010000001000001100111000000000
000000000000000101000010100000001000110011000000010000
000000000000001000000110110101101000001100111000000000
000000000000000101000010100000000000110011000000000000
000000000000000000000110100000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000001000000000101100000000000001001001100111000000000
000010000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001000001100110000000000
000000000000000000000000000001000000110011000000000000

.logic_tile 30 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 22
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000010010
000010010000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000010010000000000

.logic_tile 1 22
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000001100000100000100000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000100000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001111110011000000010000
000000000000001000000000000000001000001100111000000000
000000000000000111000000000000001110110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000101100000000000001001001100111000000000
000000000000000000000000000000001000110011000010000000
000000000000001101100000010000001001001100111000000000
000000000000000101000010100000001100110011000000000000
000000000000001000000110110111001000001100111000000000
000000000000000101000010100000100000110011000000000000
000000000000000000000000000011101000001100110000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 4 22
000000000000000000000110111000000000000000000100000000
000000000000000000000010100111001010000000100100000000
111000001010000101100110110001011110000000000100000000
100000000000000000000010100000100000001000000100000000
010000000000001101100111101000000001000000000100100000
110000000000000101000010100111001001000000100100000000
000000000000001000000000000000011110000000000100000000
000000000000000001000000000101000000000100000100000000
000000000000000000000000010001100001000000000100000000
000000001110000000000010000000101110000000010100100000
000000000000000000000000001111100000000001000100000000
000000000000000000000000000001000000000000000100000000
000000000000000000000110001001000000000001000100000000
000000000000000000000000000111100000000000000100000000
110000000000000101100000000111001101000010000000000000
100000000000000000000000001101111010000000000000000000

.logic_tile 5 22
000000000000000101100111000001001110000100000010000000
000000000000000101000110010000110000001001000000000001
111000000000000101100000010001001011000000000000000000
100000000000000000000010100000011010001001010000000000
010000000000000001100110000000011100010000000100000000
010000000000000000000010100000001100000000000101000000
000000000000000101100110101000011010000000000000000000
000000000000000101000000000111011011010000000000000000
000000000000001000000000011001011000000010000000000000
000000000000000111000010001001001101000000000000000000
000000000000000001100000000101000000000000000000000000
000000000000000000000000000000001001000000010000000000
000000000000000000000000010000000001000010000000000000
000000000000000000000011000000001001000000000000100000
110000000000001000000000000101100000000010000000000000
100000000000000001000000000000000000000000000000100000

.logic_tile 6 22
000000000000000101000110010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
111000000000001000000000000000011001000000100000000000
100000000000000001000000000000001110000000000000000000
000000000000000000000000000000001001000100000100000000
000000000000000000000010110000011000000000000100000000
000000000000000000000000000011101000110100000000000000
000000000000000000000000000001011011110101000000000000
000000000000000000000000000001001010001001000100000000
000000000000000000000000000111011001000000100100000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000

.logic_tile 7 22
000000000000000000000000010000000000000000000000000000
000000000000001101000011110000000000000000000000000000
111000000000001001100000000000011001000010000010000000
100000000000000101000000000000001010000000000001000101
010000000000000101100000010000001010010000000010000001
010000000000000000000010100000011010000000000010000000
000000000000000101000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000000000000000111111001010100000110000000
000000000000000000000010110000001010101000010010000000
000000000000000000000000000001001101100001010000000000
000000000000000000000000001111011110100000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001000000000000001100001000010000000000000
000000000000000001000000001101001010000000100010100010

.ramt_tile 8 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 9 22
000000000000000001100110011001101011101000010110000000
000000000000001101000010000011001110111100101100000000
111000000000100111000110011111111100100000000000000000
100001000001010000000010001101001110110100000000000000
010000000000001000000010001011011101110000010000000000
110000000000000001000000000111001100100000000000000000
000000100000000000000000011111111101100000000000000000
000000000000000000000010001001001110110100000000000000
000000000000000001000000000001100001000010000000000000
000000000000000000100000000001101001000000000000000000
000000000000000001100000001001000001000001010100000000
000000000000001111000000000011101000000001110100000000
000000000000001000000000001001011000001001000100000000
000000000000000111000000001001000000001101000100000000
110000000000001001000110000111100001000001010100000000
100000000000001101000000001001101000000010110100000000

.logic_tile 10 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001111000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
010010000000000000000111100000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000111100000001101100001000001010100000000
000000000000000000100000000001101111000001110100000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000001011011001100001010000000000
000000000001010000000000000001001100100000000000000000
110000000000000000000010000000000000000000000000000000
100001000000000000000000000000000000000000000000000000

.logic_tile 11 22
000000000000000000000110011101101111100001010000000000
000000000000000000000011111101011001010000000000000000
111000000000000000000111101011101110001101000100100000
100000000000000000000010011111100000000110000100000000
010000000000001000000000010111111001111000000000000000
010000000000000001000010000011011110010000000000000000
000000000000001000000111101101101100101001000000000000
000000000000000001000010011011101110100000000000000000
000000000000000000000110101101101010001100000100000000
000000000000100001000000001011000000001101000100000010
000000000000000000000110000011111110010100100100000000
000000000000000000000011100000101011100000010100100000
000000000000001001100000011011011010101000000000000000
000000000000000101000010101101111110010000100000000000
110000000000001001100000010000011101000000100100000000
100000000000000101000010001001011101010110100100100000

.logic_tile 12 22
000000000000001001100000001011011100001000000000000000
000000000000001001000010111011011010000000000000000000
111000000000000001100000000000011110000100000100000000
100000000000000000000000000000000000000000000100000000
110000000000001101000000000011001011000000000000000000
010000000000001001100000000101001101100000000000000000
000000000000000000000000000001001000001000000000000000
000000000000000000000000000011010000000000000000000000
000000000000000001000000010011001011001000000000000000
000000000000000000000011100101001101000000000000000000
000000000000000000000110101000000000000000000100000000
000000000000000000000010101111000000000010000100000000
000000000000000000000000000011101100001000000000000000
000000000000000000000000001001100000000000000000000000
110000000000000101100000010011101011111001010000000000
100000000000000000000010100001101000010001010000000000

.logic_tile 13 22
000000000000000000000000000000000000000000001000000000
000000000000000000000010110000001110000000000000001000
111000000000000000000010100111000001000000001000000000
100000000000000000000111110000101011000000000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000101111110011000000000000
000000000000000001100000000001001000001100110000000000
000000000000000000000010111011100000110011000000000000
000000000000000000000111000001111010000010000000000000
000000000000000000000100001001111110000000000000000010
000000000000000001000000000101111110000000000100000000
000000000000000000000000000000000000001000000000000000
000000100000000101000111000000011111010000000100000000
000000000000000000100100000000011110000000000000000000
010000000000000001000000011001011001000000000000000000
000000000000000000000010000011111001010000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000001110000000000000001000011000010110100100100000
000000000000000000000000000101001100010100100100000000
111000000000000101000000000000001010000000100000000000
100000000000000000000000000000011111000000000000000000
000000000000001000000010100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001100001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000001000001110000010100000000000
000000000000010000000000001101001010000010000000000000
000001000000000001100000010000000000000000000000000000
000010100000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000100000000000000000001011011000010000100000000000
000000000000000111000000001001011011101000010000000000
111000000000001101000010111011111100000000000000000000
100000000000000111000010001101100000000010000000000000
110000000000000011100110000111101010000100000000000000
110000000000000000100010000000110000000000000000000000
000000000000001011100111010111000001000000100000000000
000000000000001111000110010000001000000000000000000000
000000000000000101100000001000011010000100000000000000
000000000000000000000000001101000000000110000000000000
000000000000001001100010011101101111100000010100000000
000000000000000101000010100011001010100000110100100000
000000000000000001100010100101011111111011000000000000
000000000000000000000100000101111000101010110000000000
110000000000000000000000001001000000000011000000000001
100000000000000000000011001011000000000001000010100000

.logic_tile 17 22
000000000000000111100110010101111110000000000000000000
000000000000000000100010000000110000001000000000000000
111000000000000000000000001000001010000000000000000000
100000000000000000000000001011011011010000000000000000
110000000000000000000011110001000001000000000000000000
110000000000000000000010100000001010000000010000000000
000000000010000101000110100111011100000010000000000000
000000000000000000000010101101011101000011000000000000
000000000000000000000010000111011111010000000100000000
000000000000000000000000000000001011000000010100100000
000000000000000000000011100000000000000000000000000000
000010000000000000000110000000000000000000000000000000
000000000000001111000011101101111111010000000100000000
000000000000000001100100001111111011010000010100100000
110000000000001000000110011001000000000001010000000000
100000000000000001000010000111101001000000100000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 23
000000000000000000000000010000000000000000001000000000
000000000000000000000011100000001010000000000000001000
111000000000000000000110000000000001000000001000000000
100000000000000000000000000000001001000000000000000000
010000000000000101000000000000001001001100111000000000
010000000000000000100010110000001010110011000000000000
000000000000000101000000000000001000001100110000000000
000000000000000000100000000000001011110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110101101000000000011000000000000
000000000000000000000000001011000000000001000010000000
000000000000000101000000001101011000000000000000000000
000000000000000000000000000101111010010100100000000000
110000000000000000000000001000001111000000100100000000
100000000000000000000000001011001001000110000100000000

.logic_tile 5 23
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011010000100000100000000
000000000000000000000000000000010000000000000000000000
110000000000000001000000000001100000000000000000000000
110000000000000000000000000000001000000001000000000000

.logic_tile 6 23
000000000000000000000000001101011111010000000000000000
000000000000000000000000000001101001100000010000000000
111000000000000001100000010101100000000001000000000000
100000000000000101000010100111101010000000000010000000
000000000000000000000000000001101111000110100000000001
000000000000001101000010100000001011000000000010000000
000000000000001101000110010111011011000000000100000000
000000000000000001100010000111111011001011000000000000
000000000000000000000000011111101011010110000000000000
000000000000000000000010000001011010101001010000000000
000000000000000000000000001000001100000010000100000000
000000000000000000000000000101010000000000000000000000
000000000000001000000110001101011111000010000000000000
000000000000000001000000000101101000000000000000000000
000000000000001000000000000111011011000101000100000000
000000000000000101000000000111111011001000000000000000

.logic_tile 7 23
000000000000000000000010111111000001000000000000000001
000000000000000000000110000001101100000001000010000000
111000000000001101000000010000011000000010100000000000
100000000000000001100010100011011011000010000000000000
000001000000001000000000010001111010001100110000000000
000000100000000001000010100000000000110011000000000000
000000000000000101000000000001011010101001000000000000
000000000000000111100010110101101011010000000000000000
000000000000000001100000000001011101110110100100000000
000000000000000000100000000111111101101001010100000000
000000000000001101000110010011111001000000100010000000
000000000000001001100010001111001100000000000010000000
000000000000000001100000010101101010000000000000000000
000000000000000000000010010000100000001000000000000000
110000000000000000000000001000000000000000000000000000
100000000000000000000000000001001011000010000000000000

.ramb_tile 8 23
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 23
000000000000000101000000000111001011010000100100000000
000000000000000000100010110000101000101000010100000000
111000000000001001100000001111001000100000000000000000
100000000000100001000000000011011110110000100000000000
110000000000001000000000001001011001110000010000000000
110000000000000001000010111111001010100000000000000000
000000000000000111100000001011000001000001000000100000
000000000000000000100000001011001000000000000000000000
000000000001011000000000011101001011101000010000000000
000000000000100101000010000101101111000100000000000000
000000000000000011100110100011000001000001010100000000
000000000000000000100000001111101000000001110100000000
000000000000000111100011111001001110101000000000000000
000000000000001111100111101111001110110100000000000000
110000000000000000000111100000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 23
000000000000001000000110000011111010001101000100000000
000000000000000001000000000001110000001100000100000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000100101000000000000000000000000000000000000
010000000000011101100000000000000000000000000000000000
000000000000000111000000011111111010100001010000000000
000000001000000000100010000111101010010000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000011110000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000000111011111101000000000000000
000000000000000001000000000101001010011000000000000000
110000000000000000000110001000011110010000100100000000
100000000000000111000000001011011001010100100100000000

.logic_tile 11 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000010101011110010000000100100000
100000000000000000000010000000111100101000000000000010
110000000000000000000111100000001101000010000000000000
110000000000000000000000000000001101000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000110100011011110001100110000000000
000000000000000101000000000000010000110011000000000000
000000000000000001000110000001111110110000110000000000
000000000000000000000010000111101101110000010000000000

.logic_tile 13 23
000000000000001001100010101000000001000000000000000000
000000000000000001000000001001001000000010000000000000
111000000000000111000000010001000001000001000000000000
100000000000000101000011111001001111000000000000000000
010000000000000101100110001001001110111001010100100000
110000000000000000000010101001011011101001010000000000
000000000000001000000000011000000001000010100000000000
000000000000000001000010001111001000000000100000000000
000000000000000000000000000101011000101001010000000000
000000000000000000000000001101101000010110000000000000
000000000000000001100000001001101011000110000000000000
000000000000000000000000000001101011001110010000000000
000000000000000000000000010011100000000000100100000000
000000000000000000000010000000001011000000000000100000
000000000000000000000110010111111001010000000100000000
000000000000000000000010100000111010100000010000100000

.logic_tile 14 23
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001001010101111010000000000
000000000000000000000000000101111010011110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000001000000100000000000
000000000000001001000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000101111000000110000100000000
000000000000000000000000001111000000001011000110000000
111000000000001011100000000000000000000000000000000000
100000000000001001000000000000000000000000000000000000
000000000000000000000000010101011011010010000100000000
000000000000000000000011000000111000000000000100000001
000000000000000000000000010000000000000000000000000000
000000000000000101000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000010000000000000000000000000000000000000000

.logic_tile 17 23
000000000000001000000000000101101010101001010000000000
000000000000000001000011101011001010101110100000000000
111000000000000000000011100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000101000110011101011011101010010000000000
010000000000000101000011010111111101100010010000000000
000000000000000000000111011101011010000010000000000000
000000000000000101000111011001010000000110000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101100000001001001010010001110100000000
100000000000000000100000001011011010010110101100000001

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 23
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 24
000000000000000001100010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000000000001100000000011111010101000100100000000
100000000000000000000000000011011000101000010100000000
000000000000000000000000001011001000111000100100000000
000000000000000000000000001101011101010100000100000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000010000001101100000010000000000001100110000000000
000000010000000111000010000111001100110011000000000000
000000010000001000000000000001011011101000100100000000
000000010000000001000000000011111000101000010100000000
000000010000000001100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 5 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000001000000100100100000
100000000000000000000000000000001011000000000100000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 6 24
000000000000000101000110000101101010001001000000000000
000000000000000000100000000101110000001100000000000000
111000000000000000000010101101011111010010100000000000
100000000000000000000010101011101001101011010000000000
000000000000000001100010111001101000010011110000000000
000000000000000101000010000111111011000011010000000000
000000000000000000000000010111011000000001100100000000
000000000000000000000010001101111010000001010000000000
000000010000000000000000001101011011010000100100000000
000000010000000000000000001001011100000001010000000000
000000010000001000000110000000000000000000000100000000
000000010000000001000000000001000000000010000000000000
000000010000000000000110001001111110000010110000000000
000000010000000000000000000111101011001011110000000000
000000010000001001100000000001101011010000100100000000
000000010000000001000000000101101101000010100000000000

.logic_tile 7 24
000000000000100000000000010000000001000000001000000000
000000000001010101000011010000001010000000000000001000
111000000000000101000010100111000000000000001000000000
100000000000000000000000000000100000000000000000000000
010000000000000000000010100101101000001100110000000000
010000000000000101000000000000100000110011000000000000
000000000000001001100000011001001111110001010100000000
000000000000000001000010001001011000111000000000000000
000000010000000000000000010101001111100000010000000000
000000010000000000000010011011011101101000000000000000
000000010000000000000000011101101010001101000100000000
000000010000000000000010000001010000001100000000000000
000010110000000000000110010001111011010100000100000000
000001010000000000000010000000001101101000010000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 8 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011110100000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 24
000000000000000000000000011111000000000001110100000100
000000000000000000000010001111001011000000110000000100
111000000000000000000111100111101111010000100100000000
100000000000000000000100000000101011101000010000000000
110000000000000101000110010000001011010000000100000000
110000000000000000000010000101011111010110100000000000
000000000000001000000110001011001100101001000000000000
000000000000000001000010101001101111010000000000000000
000000010000001000000000011101100001000001110100000000
000000010000000001000010101111001011000000110000000010
000000010000001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000001001100111000000000000000000000000000000
000000010001010001000011110000000000000000000000000000
000000010000000000000111000011101001110000010000000000
000000010000000000000100001111011001100000000000000000

.logic_tile 10 24
000000000000000101100000001111000001000001010100000000
000000000000000000000000001001001101000010110000000000
111000000000000000000110011011100000000001010100000000
100000000000000000000010000111101100000010110000000000
110000000000000000000000001111011000001101000100100000
110000000000000000000000001011110000001100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000001100000010001001100101001000000000000
000000010000000000000011101011001110010000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010010000000000000000000000000000
000000010000001111000111110111001100101000010000000000
000000010000000001000010001011001110000100000000000000
000000010000001000000000000011001110100001010000000000
000000010000000001000000000111101111100000000000000000

.logic_tile 11 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 25
000000000100000010
000100000100000000
000010000100000000
000010010100000001
000000000100000010
000000000100110000
001000011100000000
000000001100000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000100100000000
010000000000000000000000000000001111000000000100000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000100000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000111000111100000000000000100000000
100000010000000000000100000000100000000001000100000000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000001000000000000000000100000000
100000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011000000000000000000000000000000

.logic_tile 7 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 8 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 26
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 26
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 26
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 27
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000001010000010000
001000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 27
000000000000000000000000000011100000000010000000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000001000010000000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000110010000000000000010000000000000
100000000000000000000010000000001011000000000000000000
000000000000000000000000010111111100000010000100000000
000000000000000000000010000000110000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000001001101011000100000000000001
000000000000000000000000001101111001000000000000000000
000000000000000000000010100000001110000010000000000000
000000000000001101000100000000010000000000000000000000
000000000000000000000010101000011110000010000100000000
000000000000000000000100000011010000000000000000000000
000000000000000101000000000000011111000010000100000000
000000000000000000100011100000001111000000000000000000

.logic_tile 3 27
000000000000000111000000000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000110110111100000000000001000000000
000000000000000000000010100000101000000000000000000000
000000000000000000000000010111000000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000000101100011100101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000001101000010110000100000000000000000000000
000000000000000000000010110000000000000000001000000000
000000000000000000000110100000001011000000000000000000

.logic_tile 4 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000010000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 27
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 28
000000000000000001100000010000000000000000001000000000
000000000000000000000010000000001011000000000000001000
111000000000010101000000000111100000000010101001100100
100000000000100000000000000000001000000001010011000110
000000000000000001100111100001001000001100111100000000
000000000000000101100000000000001001110011000010000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000101000110011000010000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000000000000010111001000001100111000000000
000000000000000000000010000000001010110011000000000000
000000000000000001100110000001001001001100111100000000
000000000000000000000000000000001101110011000000000000
110000000000000101100000000101001000001100111000000000
000000000000000000000000000000001000110011000000000000

.logic_tile 2 28
000000000000000000000000010101000000000010000000000000
000000000000000000000011110000100000000000000000000000
111000000000000000000110010000011000000010000010000000
100000000000000000000011111011010000000110000000000000
010000000000000000000000010000011010000010000000000000
010000000000000000000010100000010000000000000000000000
000000000000000000000000010000000000000010000000000000
000000000000000000000010100000001110000000000000000000
000000000000000000000111000000001110000010000000000000
000000000000000000000100000000010000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000000000011110000010000000000000
000000000000001101000010110000010000000000000000000000
000000000000000000000000001000000000000010000100000000
000000000000000000000010111001001101000000000000000000

.logic_tile 3 28
000000000000000000000110100001000000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000101100000000000001000000000
000000001110000000000000000000000000000000000000000000
000000000000001000000000010000000000000000001000000000
000000000000000101000010100000001111000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000101000000000000001100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010100000001110000000000000000000
000000000000000000000000000101100000000000001000000000
000000001100000000000010100000100000000000000000000000
000000000000000101000000000111100000000000001000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 4 28
000000000000100000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000001111001000000100000000000000
100000000000000000000000001011111100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000111100111100001001100110100000000
000000000000000000000000000000101101110011000001000000

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 29
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 29
000000000000001101000000000001001000001100111100000000
000000000000000001000000000000001000110011000000010000
111000000000000000000000010111101000001100111000000000
100000000000000000000010000000101000110011000010000000
000000000000000101000000010101001000001100111100000000
000000000000000000000010000000101010110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000001000110011000010000000
000000000000000000000000010111001000001100111000000000
000000000000000000000010100000001010110011000010000000
000000000000001000000000010011101000001100111000000000
000000000000000101000010100000101000110011000010000000
000000000000001000000000000001001001001100111100000000
000000000000000101000000000000001001110011000000000000
110000000000000000000110100011001000001100111010000000
000000000000000000000000000000101000110011000000000000

.logic_tile 2 29
000000000000000000000000010000000000000010000000000000
000000000010001111000010100000001010000000000000000000
000000001000001000000000010000001110000010000000000000
000000000000000111000010100000000000000000000000000000
000000000000001011100000010101000000000010000000000000
000000000000000101000011110000100000000000000000000000
000000000000001000000000000000000000000010000000000000
000000000000001111000000000111000000000000000000000000
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000001001101000000010000000000000
000000000000000000000000001111111010000000000000000000
000000000000000101000000000000000000000010000000000000
000000000000001101100000000000001000000000000000000000
000000000000000000000000011000000000000010000000000000
000000000000000000000010010101000000000000000000000000

.logic_tile 3 29
000000001100000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000010000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100110100000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000010100111100000000000001000000000
000000100000001101000110100000000000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000101000000000111100000000000001000000000
000000000000001101000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000111100011111000000010000100000000
000000000000000000000100000000010000000000000001000000
111000000000000101000010101101011010100000000000000000
100000000000000000100110110101011101000000000000000000
000000000000000101000000000000011000000010000100000000
000000000000000000000010110000011111000000000001000000
000000000000001000000110000111111001100000000000000000
000000000000000111000000001101011000000000000000000000
000000000000000000000110010000011001000010000110000000
000000000000000000000010000000011111000000000000000000
000000000000000111100111110000000001000010000100000000
000000000000000000100010001001001001000000000001000000
000000000000001000000111100011111000000010000100000000
000000000000000001000100000000110000000000000001000000
000000000000001001100111101011101100100000000000000000
000000000000000001000100000111111110000000000000000000

.logic_tile 5 29
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000010000100000000
010000000000000000000000001001000000000000000101000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 6 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 29
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000100000000000000
000000000000000000
000000000000101010
000000000000100101
000000000011010010
010000000011010000
000000000000000000
000000000000000001
000001010000101001
000000001000100100

.io_tile 0 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 30
000000000000000001100110110101001000001100111100000000
000000000000000000000111010000101100110011000000010000
111000000000000000000000000001001000001100111100000000
100000000000000000000000000000101000110011000000000000
000000000000000000000011110101001000001100111000000000
000000000000000000000111010000101110110011000010000000
000000000000000001100000000101001000001100111000000000
000000000000000000000000000000101011110011000010000000
000000000000001000000000000101001001001100111100000000
000000000000000001000000000000101100110011000000000000
000000000000001000000000010101101000001100111100000000
000000000000000001000010000000001011110011000000000000
000000000000000101100000000101001001001100111100000000
000000000000000000000000000000101101110011000000000000
110000000000000000000000000001001000001100111000000000
000000000000000000000000000000101001110011000010000000

.logic_tile 2 30
000000000000000000000000000001100000000010000000000000
000000000000001101000000000000000000000000000000000000
000000000000001101100010110000000001000010000000000000
000000000000000101000110100000001010000000000000000000
000000000000001101100000000000000001000010000000000000
000000000000000101000000000000001110000000000000000000
000000000000001101000000010000011000000010000000000000
000000000000000111000010000000010000000000000000000000
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000001001011011100000000000000000
000000000000000000000000001101001001000000000010000000
000000000001000000000000001001101010000010000000000000
000000000000000000000000000001001010000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000010100000000001000000001000000000
000000000000000000000100000000001111000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000010100000001110000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010110000001111000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000001101000000000000001011000000000000000000
000000000000000101000010100000000000000000001000000000
000000000000000000100100000000001101000000000000000000
000000000000000101000000000111000000000000001000000000
000000000000000000100010110000000000000000000000000000

.logic_tile 4 30
000000000000000000000000001000000000000010000001000000
000000000000000000000000000101000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000011110000000000000000000000000000
000000000000000101000000000011101100000010000100000000
000000000000000000000000000000100000000000000001000000
000000000000000001100000000000011100000010000000000000
000000000000000000000000000000010000000000000001000000
000001000000000111100111100000000000000000000000000000
000010000000001101100100000000000000000000000000000000
000000000000000000000110010001100001000010000100000000
000000000000000000000010000000101101000000000000000000
000000000000000000000000010011011100000010000100000000
000000000000000000000011100000110000000000000000000000
000000000000000000000000000011001010010000000010000000
000000000000000000000000000000001111101001010010000010

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 30
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 30
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000011010010010001
000010111001010001
001000000000000000
000000000000000000
000000000000101000
000100000000100100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000101000
000000000000100100

.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 31
000000000000000000000110000001101001001100111000000000
000000000000000000000000000000101000110011000010010000
111000000000001001100111000111001001001100111100000000
100000000000000111000100000000001001110011000000000000
000000000000000000000000000111001001001100111100000000
000000000000000000000000000000101011110011000000000000
000000000000000000000111010101101000001100111100000000
000000000000000000000110000000101001110011000000000000
000000000000000000000000000001101001001100111100000000
000000000000000000000000000000101100110011000000000000
000000000000001000000110000101101001001100111100000000
000000000000000001000000000000101000110011000000000000
000000000000000001100000010101101001001100111100000000
000000000000000000000010000000101011110011000000000000
110000000000000000000000001000001001001100110100000000
000000000000000000000000001011001001110011000000000000

.logic_tile 2 31
000000000000000101100110101001001010000010000000000000
000000000000000000000000001011011011000000000000000000
000000000000000101100000010000011010000010000000000000
000000000000000000000010100000010000000000000000000000
000000000000000000000110110101100000000010000000000000
000000000000000000000010100000100000000000000000000000
000000000000001000000110111000000000000010000000000000
000000000000000101000010100101000000000000000000000000
000000000000000000000000000000001000000010000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000010000000000000010000000000000
000000000000000000000010011101000000000000000000000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101111001000010000000000000
000000000000000000000000000001111010000000000000000000

.logic_tile 3 31
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010000
111000000000000000000110000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
000000000000000000000000000000011100000010000000000000
000000000000000000000000000000010000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001101000010000100000000
000000000000000000000000000000001001000000000000000010

.logic_tile 4 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100100000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 7 33
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000110000000000
000000001000000000

.io_tile 8 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 17 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 8 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 FSM_I2C_FIFO.FSM.r_state[2]_$glb_sr
.sym 5 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560_$glb_sr
.sym 7 i_rst$SB_IO_IN_$glb_sr
.sym 8 i_clk$SB_IO_IN_$glb_clk
.sym 1513 i_rst$SB_IO_IN
.sym 1742 i_rst$SB_IO_IN
.sym 1770 i_rst$SB_IO_IN
.sym 1862 i_rst$SB_IO_IN
.sym 1890 o_leds[7]$SB_IO_OUT
.sym 1952 i_rst$SB_IO_IN
.sym 1978 o_leds[7]$SB_IO_OUT
.sym 1996 o_leds[7]$SB_IO_OUT
.sym 2118 o_leds[5]$SB_IO_OUT
.sym 2120 o_leds[6]$SB_IO_OUT
.sym 2201 o_leds[6]$SB_IO_OUT
.sym 2206 o_leds[5]$SB_IO_OUT
.sym 2218 o_leds[6]$SB_IO_OUT
.sym 2224 o_leds[5]$SB_IO_OUT
.sym 2346 o_leds[4]$SB_IO_OUT
.sym 2348 o_leds[3]$SB_IO_OUT
.sym 2429 o_leds[4]$SB_IO_OUT
.sym 2434 o_leds[3]$SB_IO_OUT
.sym 2444 o_leds[4]$SB_IO_OUT
.sym 2454 o_leds[3]$SB_IO_OUT
.sym 2489 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11633
.sym 2686 o_leds[2]$SB_IO_OUT
.sym 2687 o_leds[0]$SB_IO_OUT
.sym 2691 o_leds[1]$SB_IO_OUT
.sym 2771 o_leds[2]$SB_IO_OUT
.sym 2776 o_leds[1]$SB_IO_OUT
.sym 2784 o_leds[2]$SB_IO_OUT
.sym 2789 o_leds[1]$SB_IO_OUT
.sym 2802 o_leds[0]$SB_IO_OUT
.sym 2878 o_led_status$SB_IO_OUT
.sym 2912 r_counter[5]
.sym 2917 r_counter[4]
.sym 2999 o_leds[0]$SB_IO_OUT
.sym 3004 o_led_status$SB_IO_OUT
.sym 3014 o_leds[0]$SB_IO_OUT
.sym 3018 o_led_status$SB_IO_OUT
.sym 3027 $PACKER_VCC_NET
.sym 3028 r_counter[2]
.sym 3029 r_counter[3]
.sym 3030 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[4]
.sym 3031 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[5]
.sym 3032 r_counter[6]
.sym 3033 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[7]
.sym 3140 r_counter[8]
.sym 3141 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[9]
.sym 3142 r_counter[10]
.sym 3143 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[11]
.sym 3144 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[12]
.sym 3145 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[13]
.sym 3146 r_counter[14]
.sym 3147 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[15]
.sym 3171 $PACKER_VCC_NET
.sym 3188 $PACKER_VCC_NET
.sym 3254 r_counter[16]
.sym 3255 r_counter[17]
.sym 3256 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[18]
.sym 3257 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[19]
.sym 3258 r_counter[20]
.sym 3259 r_counter[21]
.sym 3260 r_counter[22]
.sym 3261 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[23]
.sym 3297 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[15]
.sym 3304 o_led_status$SB_IO_OUT
.sym 3368 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[24]
.sym 3369 r_counter[25]
.sym 3370 r_counter[26]
.sym 3371 r_counter[27]
.sym 3372 r_counter[28]
.sym 3373 r_counter[29]
.sym 3374 r_counter[30]
.sym 3375 r_counter[31]
.sym 3376 r_counter[23]
.sym 3423 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[23]
.sym 3515 r_counter[24]
.sym 5725 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11585
.sym 5840 $PACKER_GND_NET
.sym 5963 $PACKER_VCC_NET
.sym 5994 $PACKER_VCC_NET
.sym 6092 $PACKER_VCC_NET
.sym 6093 $PACKER_VCC_NET
.sym 6138 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11585
.sym 6146 $PACKER_GND_NET
.sym 6196 $PACKER_GND_NET
.sym 6215 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11585
.sym 6216 i_clk$SB_IO_IN_$glb_clk
.sym 6217 i_rst$SB_IO_IN_$glb_sr
.sym 6231 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11585
.sym 6237 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11585
.sym 6240 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11585
.sym 6257 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11585
.sym 6260 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11585
.sym 6407 $PACKER_GND_NET
.sym 6424 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11585
.sym 6464 $PACKER_GND_NET
.sym 6476 $PACKER_GND_NET
.sym 6485 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11585
.sym 6486 i_clk$SB_IO_IN_$glb_clk
.sym 6487 i_rst$SB_IO_IN_$glb_sr
.sym 6501 $PACKER_GND_NET
.sym 6524 $PACKER_GND_NET
.sym 6649 $PACKER_VCC_NET
.sym 6678 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11585
.sym 6693 $PACKER_GND_NET
.sym 6736 $PACKER_GND_NET
.sym 6746 $PACKER_GND_NET
.sym 6755 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11585
.sym 6756 i_clk$SB_IO_IN_$glb_clk
.sym 6757 i_rst$SB_IO_IN_$glb_sr
.sym 6800 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11585
.sym 6924 $PACKER_GND_NET
.sym 7049 $PACKER_VCC_NET
.sym 7067 $PACKER_VCC_NET
.sym 7083 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11585
.sym 7108 $PACKER_GND_NET
.sym 7112 $PACKER_VCC_NET
.sym 7128 $PACKER_GND_NET
.sym 7133 $PACKER_GND_NET
.sym 7157 $PACKER_VCC_NET
.sym 7160 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11585
.sym 7161 i_clk$SB_IO_IN_$glb_clk
.sym 7162 i_rst$SB_IO_IN_$glb_sr
.sym 7189 $PACKER_VCC_NET
.sym 7219 o_leds[0]$SB_IO_OUT
.sym 7274 o_leds[0]$SB_IO_OUT
.sym 7299 r_counter[7]
.sym 7300 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[7]
.sym 7302 $abc$13614$new_n862_
.sym 7303 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[3]
.sym 7304 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[4]
.sym 7305 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[5]
.sym 7322 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[12]
.sym 7345 $PACKER_VCC_NET
.sym 7374 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[5]
.sym 7381 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[4]
.sym 7385 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[5]
.sym 7416 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[4]
.sym 7433 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[2]
.sym 7434 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10892
.sym 7435 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[6]
.sym 7436 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[8]
.sym 7437 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[10]
.sym 7438 r_counter[1]
.sym 7439 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[14]
.sym 7440 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[1]
.sym 7467 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 7487 $PACKER_VCC_NET
.sym 7488 r_counter[2]
.sym 7491 r_counter[4]
.sym 7494 r_counter[5]
.sym 7495 r_counter[7]
.sym 7497 r_counter[0]
.sym 7508 r_counter[6]
.sym 7511 $PACKER_VCC_NET
.sym 7513 r_counter[3]
.sym 7515 r_counter[1]
.sym 7518 $nextpnr_ICESTORM_LC_0$O
.sym 7521 r_counter[0]
.sym 7524 $auto$alumacc.cc:474:replace_alu$3471.C[2]
.sym 7526 r_counter[1]
.sym 7527 $PACKER_VCC_NET
.sym 7530 $auto$alumacc.cc:474:replace_alu$3471.C[3]
.sym 7532 $PACKER_VCC_NET
.sym 7533 r_counter[2]
.sym 7534 $auto$alumacc.cc:474:replace_alu$3471.C[2]
.sym 7536 $auto$alumacc.cc:474:replace_alu$3471.C[4]
.sym 7538 r_counter[3]
.sym 7539 $PACKER_VCC_NET
.sym 7540 $auto$alumacc.cc:474:replace_alu$3471.C[3]
.sym 7542 $auto$alumacc.cc:474:replace_alu$3471.C[5]
.sym 7544 r_counter[4]
.sym 7545 $PACKER_VCC_NET
.sym 7546 $auto$alumacc.cc:474:replace_alu$3471.C[4]
.sym 7548 $auto$alumacc.cc:474:replace_alu$3471.C[6]
.sym 7550 $PACKER_VCC_NET
.sym 7551 r_counter[5]
.sym 7552 $auto$alumacc.cc:474:replace_alu$3471.C[5]
.sym 7554 $auto$alumacc.cc:474:replace_alu$3471.C[7]
.sym 7556 $PACKER_VCC_NET
.sym 7557 r_counter[6]
.sym 7558 $auto$alumacc.cc:474:replace_alu$3471.C[6]
.sym 7560 $auto$alumacc.cc:474:replace_alu$3471.C[8]
.sym 7562 r_counter[7]
.sym 7563 $PACKER_VCC_NET
.sym 7564 $auto$alumacc.cc:474:replace_alu$3471.C[7]
.sym 7566 i_clk$SB_IO_IN_$glb_clk
.sym 7567 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560_$glb_sr
.sym 7568 r_counter[12]
.sym 7569 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[17]
.sym 7570 r_counter[15]
.sym 7571 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[16]
.sym 7572 r_counter[11]
.sym 7573 $abc$13614$new_n857_
.sym 7574 r_counter[13]
.sym 7575 r_counter[9]
.sym 7583 r_counter[0]
.sym 7584 $PACKER_VCC_NET
.sym 7586 r_counter[2]
.sym 7588 r_counter[3]
.sym 7589 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10892
.sym 7607 $PACKER_VCC_NET
.sym 7616 $auto$alumacc.cc:474:replace_alu$3471.C[8]
.sym 7621 r_counter[8]
.sym 7622 $PACKER_VCC_NET
.sym 7627 r_counter[14]
.sym 7630 $PACKER_VCC_NET
.sym 7631 r_counter[10]
.sym 7639 r_counter[15]
.sym 7641 r_counter[11]
.sym 7643 r_counter[13]
.sym 7645 r_counter[12]
.sym 7652 r_counter[9]
.sym 7653 $auto$alumacc.cc:474:replace_alu$3471.C[9]
.sym 7655 $PACKER_VCC_NET
.sym 7656 r_counter[8]
.sym 7657 $auto$alumacc.cc:474:replace_alu$3471.C[8]
.sym 7659 $auto$alumacc.cc:474:replace_alu$3471.C[10]
.sym 7661 r_counter[9]
.sym 7662 $PACKER_VCC_NET
.sym 7663 $auto$alumacc.cc:474:replace_alu$3471.C[9]
.sym 7665 $auto$alumacc.cc:474:replace_alu$3471.C[11]
.sym 7667 r_counter[10]
.sym 7668 $PACKER_VCC_NET
.sym 7669 $auto$alumacc.cc:474:replace_alu$3471.C[10]
.sym 7671 $auto$alumacc.cc:474:replace_alu$3471.C[12]
.sym 7673 r_counter[11]
.sym 7674 $PACKER_VCC_NET
.sym 7675 $auto$alumacc.cc:474:replace_alu$3471.C[11]
.sym 7677 $auto$alumacc.cc:474:replace_alu$3471.C[13]
.sym 7679 r_counter[12]
.sym 7680 $PACKER_VCC_NET
.sym 7681 $auto$alumacc.cc:474:replace_alu$3471.C[12]
.sym 7683 $auto$alumacc.cc:474:replace_alu$3471.C[14]
.sym 7685 r_counter[13]
.sym 7686 $PACKER_VCC_NET
.sym 7687 $auto$alumacc.cc:474:replace_alu$3471.C[13]
.sym 7689 $auto$alumacc.cc:474:replace_alu$3471.C[15]
.sym 7691 $PACKER_VCC_NET
.sym 7692 r_counter[14]
.sym 7693 $auto$alumacc.cc:474:replace_alu$3471.C[14]
.sym 7695 $auto$alumacc.cc:474:replace_alu$3471.C[16]
.sym 7697 r_counter[15]
.sym 7698 $PACKER_VCC_NET
.sym 7699 $auto$alumacc.cc:474:replace_alu$3471.C[15]
.sym 7701 i_clk$SB_IO_IN_$glb_clk
.sym 7702 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560_$glb_sr
.sym 7703 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[21]
.sym 7704 r_counter[18]
.sym 7705 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[29]
.sym 7706 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[22]
.sym 7707 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[20]
.sym 7708 $abc$13614$new_n855_
.sym 7709 $abc$13614$new_n856_
.sym 7716 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[11]
.sym 7717 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[13]
.sym 7719 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[9]
.sym 7723 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[11]
.sym 7724 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[15]
.sym 7725 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[12]
.sym 7726 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[9]
.sym 7751 $auto$alumacc.cc:474:replace_alu$3471.C[16]
.sym 7757 r_counter[17]
.sym 7758 $PACKER_VCC_NET
.sym 7759 r_counter[23]
.sym 7766 $PACKER_VCC_NET
.sym 7767 r_counter[19]
.sym 7769 r_counter[21]
.sym 7772 r_counter[16]
.sym 7776 r_counter[20]
.sym 7778 r_counter[22]
.sym 7781 r_counter[18]
.sym 7788 $auto$alumacc.cc:474:replace_alu$3471.C[17]
.sym 7790 $PACKER_VCC_NET
.sym 7791 r_counter[16]
.sym 7792 $auto$alumacc.cc:474:replace_alu$3471.C[16]
.sym 7794 $auto$alumacc.cc:474:replace_alu$3471.C[18]
.sym 7796 $PACKER_VCC_NET
.sym 7797 r_counter[17]
.sym 7798 $auto$alumacc.cc:474:replace_alu$3471.C[17]
.sym 7800 $auto$alumacc.cc:474:replace_alu$3471.C[19]
.sym 7802 $PACKER_VCC_NET
.sym 7803 r_counter[18]
.sym 7804 $auto$alumacc.cc:474:replace_alu$3471.C[18]
.sym 7806 $auto$alumacc.cc:474:replace_alu$3471.C[20]
.sym 7808 r_counter[19]
.sym 7809 $PACKER_VCC_NET
.sym 7810 $auto$alumacc.cc:474:replace_alu$3471.C[19]
.sym 7812 $auto$alumacc.cc:474:replace_alu$3471.C[21]
.sym 7814 $PACKER_VCC_NET
.sym 7815 r_counter[20]
.sym 7816 $auto$alumacc.cc:474:replace_alu$3471.C[20]
.sym 7818 $auto$alumacc.cc:474:replace_alu$3471.C[22]
.sym 7820 r_counter[21]
.sym 7821 $PACKER_VCC_NET
.sym 7822 $auto$alumacc.cc:474:replace_alu$3471.C[21]
.sym 7824 $auto$alumacc.cc:474:replace_alu$3471.C[23]
.sym 7826 $PACKER_VCC_NET
.sym 7827 r_counter[22]
.sym 7828 $auto$alumacc.cc:474:replace_alu$3471.C[22]
.sym 7830 $auto$alumacc.cc:474:replace_alu$3471.C[24]
.sym 7832 $PACKER_VCC_NET
.sym 7833 r_counter[23]
.sym 7834 $auto$alumacc.cc:474:replace_alu$3471.C[23]
.sym 7836 i_clk$SB_IO_IN_$glb_clk
.sym 7837 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560_$glb_sr
.sym 7838 $abc$13614$new_n859_
.sym 7839 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[31]
.sym 7840 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[30]
.sym 7841 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[28]
.sym 7842 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[27]
.sym 7843 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[26]
.sym 7844 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[25]
.sym 7845 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6235[0]_new_
.sym 7851 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[18]
.sym 7855 r_counter[19]
.sym 7856 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[18]
.sym 7858 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[19]
.sym 7886 $auto$alumacc.cc:474:replace_alu$3471.C[24]
.sym 7894 r_counter[27]
.sym 7895 r_counter[24]
.sym 7896 r_counter[29]
.sym 7898 $PACKER_VCC_NET
.sym 7905 r_counter[30]
.sym 7906 $PACKER_VCC_NET
.sym 7911 r_counter[28]
.sym 7914 r_counter[31]
.sym 7916 r_counter[25]
.sym 7917 r_counter[26]
.sym 7923 $auto$alumacc.cc:474:replace_alu$3471.C[25]
.sym 7925 $PACKER_VCC_NET
.sym 7926 r_counter[24]
.sym 7927 $auto$alumacc.cc:474:replace_alu$3471.C[24]
.sym 7929 $auto$alumacc.cc:474:replace_alu$3471.C[26]
.sym 7931 r_counter[25]
.sym 7932 $PACKER_VCC_NET
.sym 7933 $auto$alumacc.cc:474:replace_alu$3471.C[25]
.sym 7935 $auto$alumacc.cc:474:replace_alu$3471.C[27]
.sym 7937 r_counter[26]
.sym 7938 $PACKER_VCC_NET
.sym 7939 $auto$alumacc.cc:474:replace_alu$3471.C[26]
.sym 7941 $auto$alumacc.cc:474:replace_alu$3471.C[28]
.sym 7943 $PACKER_VCC_NET
.sym 7944 r_counter[27]
.sym 7945 $auto$alumacc.cc:474:replace_alu$3471.C[27]
.sym 7947 $auto$alumacc.cc:474:replace_alu$3471.C[29]
.sym 7949 $PACKER_VCC_NET
.sym 7950 r_counter[28]
.sym 7951 $auto$alumacc.cc:474:replace_alu$3471.C[28]
.sym 7953 $auto$alumacc.cc:474:replace_alu$3471.C[30]
.sym 7955 $PACKER_VCC_NET
.sym 7956 r_counter[29]
.sym 7957 $auto$alumacc.cc:474:replace_alu$3471.C[29]
.sym 7959 $auto$alumacc.cc:474:replace_alu$3471.C[31]
.sym 7961 r_counter[30]
.sym 7962 $PACKER_VCC_NET
.sym 7963 $auto$alumacc.cc:474:replace_alu$3471.C[30]
.sym 7966 r_counter[31]
.sym 7968 $PACKER_VCC_NET
.sym 7969 $auto$alumacc.cc:474:replace_alu$3471.C[31]
.sym 7971 i_clk$SB_IO_IN_$glb_clk
.sym 7972 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560_$glb_sr
.sym 7985 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[24]
.sym 9257 $PACKER_GND_NET
.sym 10365 $abc$13614$auto$rtlil.cc:1969:NotGate$13528
.sym 10603 $abc$13614$auto$wreduce.cc:455:run$3310[0]
.sym 10724 $abc$13614$auto$wreduce.cc:455:run$3310[2]
.sym 10725 $abc$13614$auto$wreduce.cc:455:run$3310[3]
.sym 10726 $abc$13614$auto$wreduce.cc:455:run$3310[4]
.sym 10727 $abc$13614$auto$wreduce.cc:455:run$3310[5]
.sym 10728 $abc$13614$auto$wreduce.cc:455:run$3310[6]
.sym 10729 $abc$13614$auto$wreduce.cc:455:run$3310[7]
.sym 10730 $PACKER_GND_NET
.sym 10733 $PACKER_GND_NET
.sym 10739 $PACKER_VCC_NET
.sym 10845 $abc$13614$auto$wreduce.cc:455:run$3310[8]
.sym 10846 $abc$13614$auto$wreduce.cc:455:run$3310[9]
.sym 10847 $abc$13614$auto$wreduce.cc:455:run$3310[10]
.sym 10848 $abc$13614$auto$wreduce.cc:455:run$3310[11]
.sym 10849 $abc$13614$auto$wreduce.cc:455:run$3310[12]
.sym 10850 $abc$13614$auto$wreduce.cc:455:run$3310[13]
.sym 10851 $abc$13614$auto$wreduce.cc:455:run$3310[14]
.sym 10852 $abc$13614$auto$wreduce.cc:455:run$3310[15]
.sym 10860 uart.inst_clkgen.r_rxclk[1]
.sym 10981 uart.inst_clkgen.r_rxclk[12]
.sym 11236 $PACKER_VCC_NET
.sym 11366 $PACKER_VCC_NET
.sym 11372 $PACKER_VCC_NET
.sym 11484 $abc$13614$new_n862_
.sym 11507 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[4]
.sym 11508 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[5]
.sym 11511 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[7]
.sym 11516 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[1]
.sym 11521 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[4]
.sym 11524 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[7]
.sym 11528 r_counter[3]
.sym 11530 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[5]
.sym 11531 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 11542 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[7]
.sym 11547 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 11549 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[7]
.sym 11558 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[1]
.sym 11559 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[5]
.sym 11560 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[4]
.sym 11561 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[7]
.sym 11567 r_counter[3]
.sym 11570 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[4]
.sym 11573 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 11578 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 11579 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[5]
.sym 11581 i_clk$SB_IO_IN_$glb_clk
.sym 11626 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10892
.sym 11630 r_counter[0]
.sym 11631 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[1]
.sym 11634 r_counter[2]
.sym 11638 r_counter[6]
.sym 11643 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 11648 r_counter[8]
.sym 11650 r_counter[10]
.sym 11654 r_counter[14]
.sym 11658 r_counter[2]
.sym 11663 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 11666 r_counter[0]
.sym 11672 r_counter[6]
.sym 11677 r_counter[8]
.sym 11684 r_counter[10]
.sym 11687 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[1]
.sym 11696 r_counter[14]
.sym 11699 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[1]
.sym 11701 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 11703 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10892
.sym 11704 i_clk$SB_IO_IN_$glb_clk
.sym 11747 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[13]
.sym 11749 r_counter[10]
.sym 11751 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[11]
.sym 11753 r_counter[14]
.sym 11755 r_counter[8]
.sym 11756 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[12]
.sym 11757 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[15]
.sym 11759 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[9]
.sym 11771 r_counter[16]
.sym 11772 r_counter[17]
.sym 11777 r_counter[6]
.sym 11782 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[12]
.sym 11789 r_counter[17]
.sym 11793 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[15]
.sym 11798 r_counter[16]
.sym 11806 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[11]
.sym 11810 r_counter[6]
.sym 11811 r_counter[14]
.sym 11812 r_counter[8]
.sym 11813 r_counter[10]
.sym 11818 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[13]
.sym 11822 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[9]
.sym 11841 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[13]
.sym 11842 o_led_status$SB_IO_OUT
.sym 11851 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[12]
.sym 11870 $abc$13614$new_n859_
.sym 11874 r_counter[20]
.sym 11875 r_counter[21]
.sym 11876 r_counter[22]
.sym 11877 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6235[0]_new_
.sym 11878 r_counter[16]
.sym 11879 r_counter[17]
.sym 11882 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[18]
.sym 11883 $abc$13614$new_n857_
.sym 11884 $abc$13614$new_n856_
.sym 11899 r_counter[29]
.sym 11904 r_counter[21]
.sym 11911 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[18]
.sym 11917 r_counter[29]
.sym 11924 r_counter[22]
.sym 11929 r_counter[20]
.sym 11933 $abc$13614$new_n856_
.sym 11934 $abc$13614$new_n859_
.sym 11935 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6235[0]_new_
.sym 11936 $abc$13614$new_n857_
.sym 11939 r_counter[20]
.sym 11940 r_counter[21]
.sym 11941 r_counter[17]
.sym 11942 r_counter[16]
.sym 11952 $abc$13614$auto$alumacc.cc:491:replace_alu$3460[31]
.sym 11954 r_counter[24]
.sym 11959 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[24]
.sym 11966 $abc$13614$new_n855_
.sym 11972 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 11994 r_counter[25]
.sym 11996 r_counter[27]
.sym 11998 r_counter[29]
.sym 11999 r_counter[30]
.sym 12003 r_counter[26]
.sym 12004 r_counter[27]
.sym 12005 r_counter[28]
.sym 12007 r_counter[30]
.sym 12008 r_counter[31]
.sym 12015 r_counter[22]
.sym 12026 r_counter[22]
.sym 12027 r_counter[25]
.sym 12028 r_counter[27]
.sym 12029 r_counter[26]
.sym 12035 r_counter[31]
.sym 12039 r_counter[30]
.sym 12044 r_counter[28]
.sym 12053 r_counter[27]
.sym 12056 r_counter[26]
.sym 12063 r_counter[25]
.sym 12068 r_counter[29]
.sym 12069 r_counter[31]
.sym 12070 r_counter[28]
.sym 12071 r_counter[30]
.sym 13323 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[5]
.sym 13327 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[7]
.sym 13328 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[2]
.sym 13329 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[3]
.sym 13356 uart.inst_clkgen.r_txclk[1]
.sym 13446 uart.inst_clkgen.r_txclk[7]
.sym 13447 uart.inst_clkgen.r_txclk[4]
.sym 13448 uart.inst_clkgen.r_txclk[3]
.sym 13449 uart.inst_clkgen.r_txclk[2]
.sym 13450 $abc$13614$new_n1698_
.sym 13451 $abc$13614$new_n1697_
.sym 13452 uart.inst_clkgen.r_txclk[5]
.sym 13453 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[4]
.sym 13571 $abc$13614$auto$wreduce.cc:455:run$3309[2]
.sym 13572 $abc$13614$auto$wreduce.cc:455:run$3309[3]
.sym 13573 $abc$13614$auto$wreduce.cc:455:run$3309[4]
.sym 13574 $abc$13614$auto$wreduce.cc:455:run$3309[5]
.sym 13575 $abc$13614$auto$wreduce.cc:455:run$3309[6]
.sym 13576 $abc$13614$auto$wreduce.cc:455:run$3309[7]
.sym 13692 $abc$13614$auto$wreduce.cc:455:run$3309[8]
.sym 13693 $abc$13614$auto$wreduce.cc:455:run$3309[9]
.sym 13694 $abc$13614$auto$wreduce.cc:455:run$3309[10]
.sym 13695 $abc$13614$auto$wreduce.cc:455:run$3309[11]
.sym 13696 $abc$13614$auto$wreduce.cc:455:run$3309[12]
.sym 13697 $abc$13614$auto$wreduce.cc:455:run$3309[13]
.sym 13698 $abc$13614$auto$wreduce.cc:455:run$3309[14]
.sym 13699 $abc$13614$auto$wreduce.cc:455:run$3309[15]
.sym 13705 $abc$13614$auto$wreduce.cc:455:run$3309[6]
.sym 13707 uart.inst_clkgen.r_txclk[6]
.sym 13714 uart.inst_clkgen.r_txclk[0]
.sym 13815 uart.inst_clkgen.r_txclk[12]
.sym 13817 uart.inst_clkgen.r_txclk[15]
.sym 13822 uart.inst_clkgen.r_txclk[14]
.sym 13841 uart.inst_clkgen.r_div[1]
.sym 14084 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$13048
.sym 14184 uart.inst_clkgen.r_txcntr[1]
.sym 14556 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[6]
.sym 14582 uart.inst_clkgen.r_rxclk[6]
.sym 14676 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[14]
.sym 14677 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[15]
.sym 14678 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[3]
.sym 14679 $auto$alumacc.cc:474:replace_alu$3413.C[1]
.sym 14680 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[7]
.sym 14681 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[5]
.sym 14682 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[4]
.sym 14683 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[2]
.sym 14705 uart.inst_clkgen.r_rxclk[14]
.sym 14706 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11633
.sym 14709 uart.inst_clkgen.r_rxclk[15]
.sym 14731 $PACKER_VCC_NET
.sym 14744 uart.inst_clkgen.r_rxclk[0]
.sym 14774 uart.inst_clkgen.r_rxclk[0]
.sym 14777 $PACKER_VCC_NET
.sym 14799 $abc$13614$new_n1694_
.sym 14800 uart.inst_clkgen.r_rxclk[5]
.sym 14801 uart.inst_clkgen.r_rxclk[6]
.sym 14802 uart.inst_clkgen.r_rxclk[0]
.sym 14803 uart.inst_clkgen.r_rxclk[2]
.sym 14804 uart.inst_clkgen.r_rxclk[3]
.sym 14805 uart.inst_clkgen.r_rxclk[7]
.sym 14806 uart.inst_clkgen.r_rxclk[4]
.sym 14846 uart.inst_clkgen.r_rxclk[1]
.sym 14858 uart.inst_clkgen.r_rxclk[6]
.sym 14861 uart.inst_clkgen.r_rxclk[3]
.sym 14863 uart.inst_clkgen.r_rxclk[4]
.sym 14865 uart.inst_clkgen.r_rxclk[5]
.sym 14867 uart.inst_clkgen.r_rxclk[0]
.sym 14868 uart.inst_clkgen.r_rxclk[2]
.sym 14870 uart.inst_clkgen.r_rxclk[7]
.sym 14872 $nextpnr_ICESTORM_LC_22$O
.sym 14875 uart.inst_clkgen.r_rxclk[0]
.sym 14878 $auto$alumacc.cc:474:replace_alu$3498.C[2]
.sym 14880 uart.inst_clkgen.r_rxclk[1]
.sym 14884 $auto$alumacc.cc:474:replace_alu$3498.C[3]
.sym 14886 uart.inst_clkgen.r_rxclk[2]
.sym 14888 $auto$alumacc.cc:474:replace_alu$3498.C[2]
.sym 14890 $auto$alumacc.cc:474:replace_alu$3498.C[4]
.sym 14893 uart.inst_clkgen.r_rxclk[3]
.sym 14894 $auto$alumacc.cc:474:replace_alu$3498.C[3]
.sym 14896 $auto$alumacc.cc:474:replace_alu$3498.C[5]
.sym 14898 uart.inst_clkgen.r_rxclk[4]
.sym 14900 $auto$alumacc.cc:474:replace_alu$3498.C[4]
.sym 14902 $auto$alumacc.cc:474:replace_alu$3498.C[6]
.sym 14904 uart.inst_clkgen.r_rxclk[5]
.sym 14906 $auto$alumacc.cc:474:replace_alu$3498.C[5]
.sym 14908 $auto$alumacc.cc:474:replace_alu$3498.C[7]
.sym 14911 uart.inst_clkgen.r_rxclk[6]
.sym 14912 $auto$alumacc.cc:474:replace_alu$3498.C[6]
.sym 14914 $auto$alumacc.cc:474:replace_alu$3498.C[8]
.sym 14917 uart.inst_clkgen.r_rxclk[7]
.sym 14918 $auto$alumacc.cc:474:replace_alu$3498.C[7]
.sym 14922 uart.inst_clkgen.r_rxclk[9]
.sym 14923 uart.inst_clkgen.r_rxclk[10]
.sym 14924 uart.inst_clkgen.r_rxclk[14]
.sym 14925 uart.inst_clkgen.r_rxclk[8]
.sym 14926 uart.inst_clkgen.r_rxclk[15]
.sym 14927 uart.inst_clkgen.r_rxclk[13]
.sym 14928 uart.inst_clkgen.r_rxclk[11]
.sym 14929 $abc$13614$new_n1008_
.sym 14958 $auto$alumacc.cc:474:replace_alu$3498.C[8]
.sym 14967 uart.inst_clkgen.r_rxclk[12]
.sym 14980 uart.inst_clkgen.r_rxclk[10]
.sym 14983 uart.inst_clkgen.r_rxclk[15]
.sym 14984 uart.inst_clkgen.r_rxclk[13]
.sym 14985 uart.inst_clkgen.r_rxclk[11]
.sym 14987 uart.inst_clkgen.r_rxclk[9]
.sym 14989 uart.inst_clkgen.r_rxclk[14]
.sym 14990 uart.inst_clkgen.r_rxclk[8]
.sym 14995 $auto$alumacc.cc:474:replace_alu$3498.C[9]
.sym 14998 uart.inst_clkgen.r_rxclk[8]
.sym 14999 $auto$alumacc.cc:474:replace_alu$3498.C[8]
.sym 15001 $auto$alumacc.cc:474:replace_alu$3498.C[10]
.sym 15004 uart.inst_clkgen.r_rxclk[9]
.sym 15005 $auto$alumacc.cc:474:replace_alu$3498.C[9]
.sym 15007 $auto$alumacc.cc:474:replace_alu$3498.C[11]
.sym 15009 uart.inst_clkgen.r_rxclk[10]
.sym 15011 $auto$alumacc.cc:474:replace_alu$3498.C[10]
.sym 15013 $auto$alumacc.cc:474:replace_alu$3498.C[12]
.sym 15015 uart.inst_clkgen.r_rxclk[11]
.sym 15017 $auto$alumacc.cc:474:replace_alu$3498.C[11]
.sym 15019 $auto$alumacc.cc:474:replace_alu$3498.C[13]
.sym 15022 uart.inst_clkgen.r_rxclk[12]
.sym 15023 $auto$alumacc.cc:474:replace_alu$3498.C[12]
.sym 15025 $auto$alumacc.cc:474:replace_alu$3498.C[14]
.sym 15028 uart.inst_clkgen.r_rxclk[13]
.sym 15029 $auto$alumacc.cc:474:replace_alu$3498.C[13]
.sym 15031 $auto$alumacc.cc:474:replace_alu$3498.C[15]
.sym 15033 uart.inst_clkgen.r_rxclk[14]
.sym 15035 $auto$alumacc.cc:474:replace_alu$3498.C[14]
.sym 15039 uart.inst_clkgen.r_rxclk[15]
.sym 15041 $auto$alumacc.cc:474:replace_alu$3498.C[15]
.sym 15047 $abc$13614$auto$wreduce.cc:455:run$3312[2]
.sym 15048 $abc$13614$auto$wreduce.cc:455:run$3312[3]
.sym 15050 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11847
.sym 15051 $abc$13614$techmap\uart.inst_clkgen.$logic_and$../../uart/uart_clkgen.v:63$547_Y_new_
.sym 15052 uart.inst_clkgen.r_rxcntr[1]
.sym 15067 $abc$13614$auto$wreduce.cc:455:run$3310[12]
.sym 15169 uart.inst_clkgen.r_rxcntr[0]
.sym 15170 uart.inst_clkgen.r_rxcntr[3]
.sym 15172 $abc$13614$auto$wreduce.cc:455:run$3312[0]
.sym 15173 uart.inst_clkgen.r_rxcntr[2]
.sym 15308 $PACKER_VCC_NET
.sym 15543 $auto$alumacc.cc:474:replace_alu$3458.C[1]
.sym 15579 $PACKER_VCC_NET
.sym 15584 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[4]
.sym 15585 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[5]
.sym 15588 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[7]
.sym 15591 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[3]
.sym 15593 $PACKER_VCC_NET
.sym 15602 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[2]
.sym 15604 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[6]
.sym 15608 $auto$alumacc.cc:474:replace_alu$3458.C[1]
.sym 15609 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[1]
.sym 15610 $nextpnr_ICESTORM_LC_3$O
.sym 15612 $auto$alumacc.cc:474:replace_alu$3458.C[1]
.sym 15616 $auto$alumacc.cc:474:replace_alu$3458.C[2]
.sym 15618 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[1]
.sym 15619 $PACKER_VCC_NET
.sym 15622 $auto$alumacc.cc:474:replace_alu$3458.C[3]
.sym 15624 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[2]
.sym 15628 $auto$alumacc.cc:474:replace_alu$3458.C[4]
.sym 15630 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[3]
.sym 15634 $auto$alumacc.cc:474:replace_alu$3458.C[5]
.sym 15636 $PACKER_VCC_NET
.sym 15637 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[4]
.sym 15640 $auto$alumacc.cc:474:replace_alu$3458.C[6]
.sym 15642 $PACKER_VCC_NET
.sym 15643 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[5]
.sym 15646 $auto$alumacc.cc:474:replace_alu$3458.C[7]
.sym 15648 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[6]
.sym 15652 $auto$alumacc.cc:474:replace_alu$3458.C[8]
.sym 15655 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[7]
.sym 15661 $abc$13614$new_n863_
.sym 15667 r_counter[0]
.sym 15696 $auto$alumacc.cc:474:replace_alu$3458.C[8]
.sym 15704 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[8]
.sym 15713 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[10]
.sym 15715 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[14]
.sym 15717 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[12]
.sym 15723 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[9]
.sym 15727 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[11]
.sym 15729 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[13]
.sym 15730 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[15]
.sym 15733 $auto$alumacc.cc:474:replace_alu$3458.C[9]
.sym 15735 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[8]
.sym 15739 $auto$alumacc.cc:474:replace_alu$3458.C[10]
.sym 15741 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[9]
.sym 15745 $auto$alumacc.cc:474:replace_alu$3458.C[11]
.sym 15747 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[10]
.sym 15751 $auto$alumacc.cc:474:replace_alu$3458.C[12]
.sym 15754 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[11]
.sym 15757 $auto$alumacc.cc:474:replace_alu$3458.C[13]
.sym 15760 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[12]
.sym 15763 $auto$alumacc.cc:474:replace_alu$3458.C[14]
.sym 15766 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[13]
.sym 15769 $auto$alumacc.cc:474:replace_alu$3458.C[15]
.sym 15771 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[14]
.sym 15775 $auto$alumacc.cc:474:replace_alu$3458.C[16]
.sym 15777 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[15]
.sym 15783 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[12]
.sym 15784 $abc$13614$new_n860_
.sym 15785 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[11]
.sym 15786 $abc$13614$new_n864_
.sym 15787 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[13]
.sym 15788 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[15]
.sym 15789 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[9]
.sym 15790 $abc$13614$new_n861_
.sym 15819 $auto$alumacc.cc:474:replace_alu$3458.C[16]
.sym 15833 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[17]
.sym 15835 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[16]
.sym 15840 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[21]
.sym 15842 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[18]
.sym 15843 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[22]
.sym 15846 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[19]
.sym 15852 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[20]
.sym 15853 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[23]
.sym 15856 $auto$alumacc.cc:474:replace_alu$3458.C[17]
.sym 15859 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[16]
.sym 15862 $auto$alumacc.cc:474:replace_alu$3458.C[18]
.sym 15864 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[17]
.sym 15868 $auto$alumacc.cc:474:replace_alu$3458.C[19]
.sym 15871 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[18]
.sym 15874 $auto$alumacc.cc:474:replace_alu$3458.C[20]
.sym 15876 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[19]
.sym 15880 $auto$alumacc.cc:474:replace_alu$3458.C[21]
.sym 15882 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[20]
.sym 15886 $auto$alumacc.cc:474:replace_alu$3458.C[22]
.sym 15888 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[21]
.sym 15892 $auto$alumacc.cc:474:replace_alu$3458.C[23]
.sym 15894 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[22]
.sym 15898 $auto$alumacc.cc:474:replace_alu$3458.C[24]
.sym 15900 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[23]
.sym 15906 r_counter[23]
.sym 15908 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[18]
.sym 15909 r_counter[19]
.sym 15911 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[23]
.sym 15912 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[19]
.sym 15913 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 15919 $abc$13614$new_n862_
.sym 15926 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[15]
.sym 15933 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[24]
.sym 15942 $auto$alumacc.cc:474:replace_alu$3458.C[24]
.sym 15954 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[24]
.sym 15957 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[29]
.sym 15965 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[30]
.sym 15967 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[27]
.sym 15972 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[31]
.sym 15974 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[28]
.sym 15976 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[26]
.sym 15977 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[25]
.sym 15979 $auto$alumacc.cc:474:replace_alu$3458.C[25]
.sym 15981 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[24]
.sym 15985 $auto$alumacc.cc:474:replace_alu$3458.C[26]
.sym 15988 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[25]
.sym 15991 $auto$alumacc.cc:474:replace_alu$3458.C[27]
.sym 15994 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[26]
.sym 15997 $auto$alumacc.cc:474:replace_alu$3458.C[28]
.sym 15999 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[27]
.sym 16003 $auto$alumacc.cc:474:replace_alu$3458.C[29]
.sym 16006 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[28]
.sym 16009 $auto$alumacc.cc:474:replace_alu$3458.C[30]
.sym 16012 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[29]
.sym 16015 $auto$alumacc.cc:474:replace_alu$3458.C[31]
.sym 16018 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[30]
.sym 16021 $nextpnr_ICESTORM_LC_4$I3
.sym 16023 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[31]
.sym 16046 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 16065 $nextpnr_ICESTORM_LC_4$I3
.sym 16077 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 16086 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[24]
.sym 16093 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[24]
.sym 16106 $nextpnr_ICESTORM_LC_4$I3
.sym 16118 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[24]
.sym 16147 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 16148 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[24]
.sym 16150 i_clk$SB_IO_IN_$glb_clk
.sym 17444 uart.inst_clkgen.r_txclk[2]
.sym 17449 uart.inst_clkgen.r_txclk[7]
.sym 17451 uart.inst_clkgen.r_txclk[3]
.sym 17455 uart.inst_clkgen.r_txclk[5]
.sym 17477 uart.inst_clkgen.r_txclk[5]
.sym 17499 uart.inst_clkgen.r_txclk[7]
.sym 17506 uart.inst_clkgen.r_txclk[2]
.sym 17513 uart.inst_clkgen.r_txclk[3]
.sym 17549 uart.inst_clkgen.r_div[1]
.sym 17556 $PACKER_VCC_NET
.sym 17569 $abc$13614$auto$wreduce.cc:455:run$3309[5]
.sym 17573 uart.inst_clkgen.r_txclk[4]
.sym 17574 $abc$13614$auto$wreduce.cc:455:run$3309[2]
.sym 17575 $abc$13614$auto$wreduce.cc:455:run$3309[3]
.sym 17576 $abc$13614$auto$wreduce.cc:455:run$3309[4]
.sym 17577 uart.inst_clkgen.r_txclk[1]
.sym 17579 $abc$13614$auto$wreduce.cc:455:run$3309[7]
.sym 17580 uart.inst_clkgen.r_txclk[7]
.sym 17586 uart.inst_clkgen.r_txclk[5]
.sym 17587 uart.inst_clkgen.r_div[1]
.sym 17590 uart.inst_clkgen.r_txclk[3]
.sym 17591 uart.inst_clkgen.r_div[1]
.sym 17592 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 17593 $abc$13614$new_n1697_
.sym 17597 $abc$13614$auto$wreduce.cc:455:run$3309[7]
.sym 17600 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 17603 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 17605 $abc$13614$auto$wreduce.cc:455:run$3309[4]
.sym 17609 $abc$13614$auto$wreduce.cc:455:run$3309[3]
.sym 17610 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 17615 $abc$13614$auto$wreduce.cc:455:run$3309[2]
.sym 17617 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 17621 uart.inst_clkgen.r_txclk[1]
.sym 17622 uart.inst_clkgen.r_div[1]
.sym 17623 $abc$13614$new_n1697_
.sym 17627 uart.inst_clkgen.r_div[1]
.sym 17628 uart.inst_clkgen.r_txclk[5]
.sym 17629 uart.inst_clkgen.r_txclk[3]
.sym 17630 uart.inst_clkgen.r_txclk[7]
.sym 17634 $abc$13614$auto$wreduce.cc:455:run$3309[5]
.sym 17636 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 17642 uart.inst_clkgen.r_txclk[4]
.sym 17643 uart.inst_clkgen.r_div[1]
.sym 17644 i_clk$SB_IO_IN_$glb_clk
.sym 17645 i_rst$SB_IO_IN_$glb_sr
.sym 17646 $abc$13614$auto$alumacc.cc:491:replace_alu$3424[15]
.sym 17647 $abc$13614$new_n1022_
.sym 17648 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[13]
.sym 17649 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[9]
.sym 17650 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 17651 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[11]
.sym 17652 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[10]
.sym 17653 uart.inst_clkgen.r_div[1]
.sym 17671 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 17673 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[15]
.sym 17677 uart.inst_clkgen.r_div[1]
.sym 17681 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[12]
.sym 17687 uart.inst_clkgen.r_txclk[1]
.sym 17689 uart.inst_clkgen.r_txclk[3]
.sym 17692 uart.inst_clkgen.r_txclk[0]
.sym 17693 uart.inst_clkgen.r_txclk[5]
.sym 17695 uart.inst_clkgen.r_txclk[7]
.sym 17696 uart.inst_clkgen.r_txclk[4]
.sym 17698 uart.inst_clkgen.r_txclk[2]
.sym 17701 uart.inst_clkgen.r_txclk[6]
.sym 17719 $nextpnr_ICESTORM_LC_15$O
.sym 17721 uart.inst_clkgen.r_txclk[0]
.sym 17725 $auto$alumacc.cc:474:replace_alu$3495.C[2]
.sym 17727 uart.inst_clkgen.r_txclk[1]
.sym 17731 $auto$alumacc.cc:474:replace_alu$3495.C[3]
.sym 17734 uart.inst_clkgen.r_txclk[2]
.sym 17735 $auto$alumacc.cc:474:replace_alu$3495.C[2]
.sym 17737 $auto$alumacc.cc:474:replace_alu$3495.C[4]
.sym 17739 uart.inst_clkgen.r_txclk[3]
.sym 17741 $auto$alumacc.cc:474:replace_alu$3495.C[3]
.sym 17743 $auto$alumacc.cc:474:replace_alu$3495.C[5]
.sym 17746 uart.inst_clkgen.r_txclk[4]
.sym 17747 $auto$alumacc.cc:474:replace_alu$3495.C[4]
.sym 17749 $auto$alumacc.cc:474:replace_alu$3495.C[6]
.sym 17751 uart.inst_clkgen.r_txclk[5]
.sym 17753 $auto$alumacc.cc:474:replace_alu$3495.C[5]
.sym 17755 $auto$alumacc.cc:474:replace_alu$3495.C[7]
.sym 17757 uart.inst_clkgen.r_txclk[6]
.sym 17759 $auto$alumacc.cc:474:replace_alu$3495.C[6]
.sym 17761 $auto$alumacc.cc:474:replace_alu$3495.C[8]
.sym 17764 uart.inst_clkgen.r_txclk[7]
.sym 17765 $auto$alumacc.cc:474:replace_alu$3495.C[7]
.sym 17769 uart.inst_clkgen.r_txclk[8]
.sym 17770 uart.inst_clkgen.r_txclk[9]
.sym 17771 $abc$13614$new_n1019_
.sym 17772 uart.inst_clkgen.r_txclk[11]
.sym 17773 uart.inst_clkgen.r_txclk[13]
.sym 17774 uart.inst_clkgen.r_txclk[10]
.sym 17775 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6522[0]_new_
.sym 17776 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6522[1]_new_
.sym 17786 uart.inst_clkgen.r_div[1]
.sym 17791 uart.inst_clkgen.r_txclk[1]
.sym 17795 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[14]
.sym 17797 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 17803 uart.inst_clkgen.r_div[1]
.sym 17805 $auto$alumacc.cc:474:replace_alu$3495.C[8]
.sym 17810 uart.inst_clkgen.r_txclk[12]
.sym 17820 uart.inst_clkgen.r_txclk[15]
.sym 17825 uart.inst_clkgen.r_txclk[14]
.sym 17826 uart.inst_clkgen.r_txclk[8]
.sym 17827 uart.inst_clkgen.r_txclk[9]
.sym 17830 uart.inst_clkgen.r_txclk[13]
.sym 17831 uart.inst_clkgen.r_txclk[10]
.sym 17837 uart.inst_clkgen.r_txclk[11]
.sym 17842 $auto$alumacc.cc:474:replace_alu$3495.C[9]
.sym 17845 uart.inst_clkgen.r_txclk[8]
.sym 17846 $auto$alumacc.cc:474:replace_alu$3495.C[8]
.sym 17848 $auto$alumacc.cc:474:replace_alu$3495.C[10]
.sym 17851 uart.inst_clkgen.r_txclk[9]
.sym 17852 $auto$alumacc.cc:474:replace_alu$3495.C[9]
.sym 17854 $auto$alumacc.cc:474:replace_alu$3495.C[11]
.sym 17856 uart.inst_clkgen.r_txclk[10]
.sym 17858 $auto$alumacc.cc:474:replace_alu$3495.C[10]
.sym 17860 $auto$alumacc.cc:474:replace_alu$3495.C[12]
.sym 17862 uart.inst_clkgen.r_txclk[11]
.sym 17864 $auto$alumacc.cc:474:replace_alu$3495.C[11]
.sym 17866 $auto$alumacc.cc:474:replace_alu$3495.C[13]
.sym 17869 uart.inst_clkgen.r_txclk[12]
.sym 17870 $auto$alumacc.cc:474:replace_alu$3495.C[12]
.sym 17872 $auto$alumacc.cc:474:replace_alu$3495.C[14]
.sym 17874 uart.inst_clkgen.r_txclk[13]
.sym 17876 $auto$alumacc.cc:474:replace_alu$3495.C[13]
.sym 17878 $auto$alumacc.cc:474:replace_alu$3495.C[15]
.sym 17881 uart.inst_clkgen.r_txclk[14]
.sym 17882 $auto$alumacc.cc:474:replace_alu$3495.C[14]
.sym 17887 uart.inst_clkgen.r_txclk[15]
.sym 17888 $auto$alumacc.cc:474:replace_alu$3495.C[15]
.sym 17893 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[15]
.sym 17897 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[12]
.sym 17899 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[14]
.sym 17937 $abc$13614$auto$wreduce.cc:455:run$3309[12]
.sym 17947 $abc$13614$auto$wreduce.cc:455:run$3309[14]
.sym 17948 $abc$13614$auto$wreduce.cc:455:run$3309[15]
.sym 17957 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 17960 uart.inst_clkgen.r_div[1]
.sym 17966 $abc$13614$auto$wreduce.cc:455:run$3309[12]
.sym 17969 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 17978 $abc$13614$auto$wreduce.cc:455:run$3309[15]
.sym 17981 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 18008 $abc$13614$auto$wreduce.cc:455:run$3309[14]
.sym 18010 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 18012 uart.inst_clkgen.r_div[1]
.sym 18013 i_clk$SB_IO_IN_$glb_clk
.sym 18014 i_rst$SB_IO_IN_$glb_sr
.sym 18043 $PACKER_VCC_NET
.sym 18163 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 18263 uart.inst_clkgen.r_txcntr[2]
.sym 18264 uart.inst_clkgen.r_txcntr[3]
.sym 18265 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7190_new_
.sym 18266 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11874
.sym 18267 uart.inst_clkgen.r_txcntr[0]
.sym 18268 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11905
.sym 18288 uart.inst_clkgen.r_div[1]
.sym 18294 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 18295 uart.inst_clkgen.r_div[1]
.sym 18302 uart.inst_clkgen.r_txcntr[1]
.sym 18313 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11905
.sym 18337 uart.inst_clkgen.r_txcntr[1]
.sym 18381 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11905
.sym 18382 i_clk$SB_IO_IN_$glb_clk
.sym 18383 i_rst$SB_IO_IN_$glb_sr
.sym 18387 $abc$13614$auto$rtlil.cc:1969:NotGate$13528
.sym 18388 uart.w_txpulse
.sym 18401 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11905
.sym 18408 uart.inst_clkgen.r_div[1]
.sym 18525 i_rst$SB_IO_IN
.sym 18691 uart.inst_clkgen.r_rxclk[6]
.sym 18723 uart.inst_clkgen.r_rxclk[6]
.sym 18781 uart.inst_clkgen.r_div[1]
.sym 18787 uart.inst_clkgen.r_div[1]
.sym 18798 uart.inst_clkgen.r_rxclk[2]
.sym 18799 uart.inst_clkgen.r_rxclk[3]
.sym 18803 uart.inst_clkgen.r_rxclk[5]
.sym 18805 uart.inst_clkgen.r_rxclk[0]
.sym 18808 uart.inst_clkgen.r_rxclk[7]
.sym 18809 uart.inst_clkgen.r_rxclk[4]
.sym 18818 uart.inst_clkgen.r_rxclk[15]
.sym 18822 uart.inst_clkgen.r_rxclk[14]
.sym 18830 uart.inst_clkgen.r_rxclk[14]
.sym 18835 uart.inst_clkgen.r_rxclk[15]
.sym 18840 uart.inst_clkgen.r_rxclk[3]
.sym 18848 uart.inst_clkgen.r_rxclk[0]
.sym 18852 uart.inst_clkgen.r_rxclk[7]
.sym 18858 uart.inst_clkgen.r_rxclk[5]
.sym 18863 uart.inst_clkgen.r_rxclk[4]
.sym 18872 uart.inst_clkgen.r_rxclk[2]
.sym 18876 $abc$13614$auto$alumacc.cc:491:replace_alu$3415[15]
.sym 18877 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11663
.sym 18878 $abc$13614$new_n1010_
.sym 18879 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[8]
.sym 18880 $abc$13614$new_n1695_
.sym 18881 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[10]
.sym 18882 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[9]
.sym 18883 uart.inst_clkgen.r_rxclk[1]
.sym 18900 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[11]
.sym 18902 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[13]
.sym 18905 uart.inst_clkgen.r_div[1]
.sym 18919 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11633
.sym 18921 $abc$13614$auto$wreduce.cc:455:run$3310[4]
.sym 18922 $abc$13614$auto$wreduce.cc:455:run$3310[5]
.sym 18923 uart.inst_clkgen.r_rxclk[7]
.sym 18926 uart.inst_clkgen.r_rxclk[5]
.sym 18927 $abc$13614$auto$wreduce.cc:455:run$3310[2]
.sym 18928 $abc$13614$auto$wreduce.cc:455:run$3310[3]
.sym 18931 $abc$13614$auto$wreduce.cc:455:run$3310[6]
.sym 18932 $abc$13614$auto$wreduce.cc:455:run$3310[7]
.sym 18938 uart.inst_clkgen.r_rxclk[3]
.sym 18941 uart.inst_clkgen.r_div[1]
.sym 18945 $abc$13614$auto$wreduce.cc:455:run$3310[0]
.sym 18946 $abc$13614$new_n1005_
.sym 18950 uart.inst_clkgen.r_rxclk[7]
.sym 18951 uart.inst_clkgen.r_rxclk[3]
.sym 18952 uart.inst_clkgen.r_rxclk[5]
.sym 18953 uart.inst_clkgen.r_div[1]
.sym 18956 $abc$13614$auto$wreduce.cc:455:run$3310[5]
.sym 18957 $abc$13614$new_n1005_
.sym 18962 $abc$13614$new_n1005_
.sym 18965 $abc$13614$auto$wreduce.cc:455:run$3310[6]
.sym 18968 $abc$13614$auto$wreduce.cc:455:run$3310[0]
.sym 18971 $abc$13614$new_n1005_
.sym 18975 $abc$13614$auto$wreduce.cc:455:run$3310[2]
.sym 18976 $abc$13614$new_n1005_
.sym 18981 $abc$13614$new_n1005_
.sym 18983 $abc$13614$auto$wreduce.cc:455:run$3310[3]
.sym 18986 $abc$13614$new_n1005_
.sym 18988 $abc$13614$auto$wreduce.cc:455:run$3310[7]
.sym 18993 $abc$13614$new_n1005_
.sym 18995 $abc$13614$auto$wreduce.cc:455:run$3310[4]
.sym 18996 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11633
.sym 18997 i_clk$SB_IO_IN_$glb_clk
.sym 18998 i_rst$SB_IO_IN_$glb_sr
.sym 18999 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11633
.sym 19000 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$11849[2]_new_
.sym 19001 uart.inst_clkgen.r_rxclk[12]
.sym 19002 $abc$13614$new_n1007_
.sym 19003 $abc$13614$new_n1009_
.sym 19004 $abc$13614$new_n1005_
.sym 19005 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[11]
.sym 19006 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[13]
.sym 19026 uart.w_rxsync
.sym 19042 $abc$13614$auto$wreduce.cc:455:run$3310[10]
.sym 19043 $abc$13614$auto$wreduce.cc:455:run$3310[11]
.sym 19045 $abc$13614$auto$wreduce.cc:455:run$3310[13]
.sym 19046 $abc$13614$auto$wreduce.cc:455:run$3310[14]
.sym 19047 $abc$13614$auto$wreduce.cc:455:run$3310[15]
.sym 19048 $abc$13614$auto$wreduce.cc:455:run$3310[8]
.sym 19049 $abc$13614$auto$wreduce.cc:455:run$3310[9]
.sym 19050 uart.inst_clkgen.r_rxclk[6]
.sym 19051 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11633
.sym 19052 uart.inst_clkgen.r_rxclk[15]
.sym 19058 uart.inst_clkgen.r_rxclk[14]
.sym 19067 uart.inst_clkgen.r_rxclk[8]
.sym 19069 $abc$13614$new_n1005_
.sym 19073 $abc$13614$new_n1005_
.sym 19075 $abc$13614$auto$wreduce.cc:455:run$3310[9]
.sym 19080 $abc$13614$auto$wreduce.cc:455:run$3310[10]
.sym 19082 $abc$13614$new_n1005_
.sym 19085 $abc$13614$new_n1005_
.sym 19087 $abc$13614$auto$wreduce.cc:455:run$3310[14]
.sym 19091 $abc$13614$auto$wreduce.cc:455:run$3310[8]
.sym 19094 $abc$13614$new_n1005_
.sym 19098 $abc$13614$auto$wreduce.cc:455:run$3310[15]
.sym 19099 $abc$13614$new_n1005_
.sym 19103 $abc$13614$auto$wreduce.cc:455:run$3310[13]
.sym 19104 $abc$13614$new_n1005_
.sym 19109 $abc$13614$new_n1005_
.sym 19110 $abc$13614$auto$wreduce.cc:455:run$3310[11]
.sym 19115 uart.inst_clkgen.r_rxclk[6]
.sym 19116 uart.inst_clkgen.r_rxclk[8]
.sym 19117 uart.inst_clkgen.r_rxclk[15]
.sym 19118 uart.inst_clkgen.r_rxclk[14]
.sym 19119 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11633
.sym 19120 i_clk$SB_IO_IN_$glb_clk
.sym 19121 i_rst$SB_IO_IN_$glb_sr
.sym 19128 uart.w_rxpulse
.sym 19129 $abc$13614$new_n1016_
.sym 19137 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11633
.sym 19141 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11633
.sym 19165 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11847
.sym 19170 uart.inst_clkgen.r_rxcntr[1]
.sym 19172 uart.inst_clkgen.r_rxcntr[0]
.sym 19173 uart.inst_clkgen.r_rxcntr[3]
.sym 19176 uart.inst_clkgen.r_rxcntr[2]
.sym 19186 $abc$13614$new_n1016_
.sym 19188 uart.w_rxsync
.sym 19195 $nextpnr_ICESTORM_LC_6$O
.sym 19198 uart.inst_clkgen.r_rxcntr[0]
.sym 19201 $auto$alumacc.cc:474:replace_alu$3504.C[2]
.sym 19204 uart.inst_clkgen.r_rxcntr[1]
.sym 19207 $auto$alumacc.cc:474:replace_alu$3504.C[3]
.sym 19210 uart.inst_clkgen.r_rxcntr[2]
.sym 19211 $auto$alumacc.cc:474:replace_alu$3504.C[2]
.sym 19216 uart.inst_clkgen.r_rxcntr[3]
.sym 19217 $auto$alumacc.cc:474:replace_alu$3504.C[3]
.sym 19226 $abc$13614$new_n1016_
.sym 19227 uart.inst_clkgen.r_rxcntr[0]
.sym 19232 uart.inst_clkgen.r_rxcntr[2]
.sym 19233 uart.inst_clkgen.r_rxcntr[3]
.sym 19234 uart.inst_clkgen.r_rxcntr[0]
.sym 19235 uart.inst_clkgen.r_rxcntr[1]
.sym 19238 $abc$13614$new_n1016_
.sym 19240 uart.inst_clkgen.r_rxcntr[1]
.sym 19241 uart.w_rxsync
.sym 19242 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11847
.sym 19243 i_clk$SB_IO_IN_$glb_clk
.sym 19244 i_rst$SB_IO_IN_$glb_sr
.sym 19246 uart.w_rxsync
.sym 19259 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11847
.sym 19287 uart.inst_clkgen.r_rxcntr[0]
.sym 19288 $abc$13614$auto$wreduce.cc:455:run$3312[2]
.sym 19289 $abc$13614$auto$wreduce.cc:455:run$3312[3]
.sym 19291 uart.inst_clkgen.r_rxcntr[2]
.sym 19301 $abc$13614$new_n1016_
.sym 19302 $PACKER_VCC_NET
.sym 19303 uart.w_rxsync
.sym 19304 uart.inst_clkgen.r_rxcntr[3]
.sym 19306 $abc$13614$auto$wreduce.cc:455:run$3312[0]
.sym 19311 uart.inst_clkgen.r_rxcntr[0]
.sym 19325 uart.w_rxsync
.sym 19326 $abc$13614$auto$wreduce.cc:455:run$3312[0]
.sym 19327 uart.inst_clkgen.r_rxcntr[0]
.sym 19328 $abc$13614$new_n1016_
.sym 19331 $abc$13614$new_n1016_
.sym 19332 uart.w_rxsync
.sym 19333 uart.inst_clkgen.r_rxcntr[3]
.sym 19334 $abc$13614$auto$wreduce.cc:455:run$3312[3]
.sym 19343 uart.inst_clkgen.r_rxcntr[0]
.sym 19345 $PACKER_VCC_NET
.sym 19349 uart.w_rxsync
.sym 19350 $abc$13614$auto$wreduce.cc:455:run$3312[2]
.sym 19351 uart.inst_clkgen.r_rxcntr[2]
.sym 19352 $abc$13614$new_n1016_
.sym 19366 i_clk$SB_IO_IN_$glb_clk
.sym 19367 i_rst$SB_IO_IN_$glb_sr
.sym 19662 r_counter[0]
.sym 19727 r_counter[0]
.sym 19780 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[24]
.sym 19795 r_counter[2]
.sym 19801 r_counter[0]
.sym 19805 r_counter[3]
.sym 19809 $PACKER_VCC_NET
.sym 19817 r_counter[0]
.sym 19818 r_counter[3]
.sym 19819 r_counter[2]
.sym 19820 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[24]
.sym 19854 $PACKER_VCC_NET
.sym 19855 r_counter[0]
.sym 19858 i_clk$SB_IO_IN_$glb_clk
.sym 19859 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560_$glb_sr
.sym 19862 o_led_status$SB_IO_OUT
.sym 19876 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[24]
.sym 19887 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 19904 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[15]
.sym 19906 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[23]
.sym 19907 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[19]
.sym 19908 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 19910 $abc$13614$new_n863_
.sym 19911 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[18]
.sym 19913 $abc$13614$new_n862_
.sym 19916 $abc$13614$new_n861_
.sym 19919 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[11]
.sym 19920 $abc$13614$new_n864_
.sym 19922 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[12]
.sym 19923 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[9]
.sym 19924 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[9]
.sym 19925 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[12]
.sym 19928 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[11]
.sym 19929 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[13]
.sym 19930 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[15]
.sym 19932 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[13]
.sym 19935 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[12]
.sym 19937 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 19940 $abc$13614$new_n862_
.sym 19941 $abc$13614$new_n863_
.sym 19942 $abc$13614$new_n864_
.sym 19943 $abc$13614$new_n861_
.sym 19948 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[11]
.sym 19949 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 19952 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[18]
.sym 19953 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[15]
.sym 19954 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[23]
.sym 19955 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[19]
.sym 19960 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[13]
.sym 19961 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 19964 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[15]
.sym 19966 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 19971 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[9]
.sym 19973 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 19976 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[13]
.sym 19977 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[9]
.sym 19978 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[12]
.sym 19979 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[11]
.sym 19981 i_clk$SB_IO_IN_$glb_clk
.sym 20030 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[23]
.sym 20033 $abc$13614$new_n860_
.sym 20037 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[23]
.sym 20040 $abc$13614$auto$alumacc.cc:491:replace_alu$3460[31]
.sym 20041 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[18]
.sym 20043 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[19]
.sym 20046 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[19]
.sym 20047 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 20050 $abc$13614$new_n855_
.sym 20057 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[23]
.sym 20070 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 20072 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[18]
.sym 20078 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[19]
.sym 20088 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[23]
.sym 20089 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 20094 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[19]
.sym 20096 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 20100 $abc$13614$auto$alumacc.cc:491:replace_alu$3460[31]
.sym 20101 $abc$13614$new_n855_
.sym 20102 $abc$13614$new_n860_
.sym 20104 i_clk$SB_IO_IN_$glb_clk
.sym 20126 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[23]
.sym 21241 uart.inst_clkgen.r_div[1]
.sym 21480 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[6]
.sym 21482 $auto$alumacc.cc:474:replace_alu$3422.C[1]
.sym 21510 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11973
.sym 21518 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[5]
.sym 21522 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[7]
.sym 21524 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[3]
.sym 21531 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[2]
.sym 21534 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[1]
.sym 21537 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[6]
.sym 21547 $auto$alumacc.cc:474:replace_alu$3422.C[1]
.sym 21548 uart.inst_clkgen.r_div[1]
.sym 21549 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[4]
.sym 21550 $nextpnr_ICESTORM_LC_20$O
.sym 21553 $auto$alumacc.cc:474:replace_alu$3422.C[1]
.sym 21556 $auto$alumacc.cc:474:replace_alu$3422.C[2]
.sym 21558 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[1]
.sym 21559 uart.inst_clkgen.r_div[1]
.sym 21562 $auto$alumacc.cc:474:replace_alu$3422.C[3]
.sym 21565 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[2]
.sym 21568 $auto$alumacc.cc:474:replace_alu$3422.C[4]
.sym 21570 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[3]
.sym 21571 uart.inst_clkgen.r_div[1]
.sym 21574 $auto$alumacc.cc:474:replace_alu$3422.C[5]
.sym 21577 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[4]
.sym 21580 $auto$alumacc.cc:474:replace_alu$3422.C[6]
.sym 21582 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[5]
.sym 21583 uart.inst_clkgen.r_div[1]
.sym 21586 $auto$alumacc.cc:474:replace_alu$3422.C[7]
.sym 21588 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[6]
.sym 21592 $auto$alumacc.cc:474:replace_alu$3422.C[8]
.sym 21594 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[7]
.sym 21595 uart.inst_clkgen.r_div[1]
.sym 21600 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[1]
.sym 21601 uart.inst_clkgen.r_txclk[6]
.sym 21602 uart.inst_clkgen.r_txclk[0]
.sym 21603 $abc$13614$auto$wreduce.cc:455:run$3309[0]
.sym 21627 uart.inst_clkgen.r_div[1]
.sym 21632 $PACKER_VCC_NET
.sym 21636 $auto$alumacc.cc:474:replace_alu$3422.C[8]
.sym 21644 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[14]
.sym 21651 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[13]
.sym 21652 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[9]
.sym 21654 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[11]
.sym 21655 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[10]
.sym 21664 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[12]
.sym 21667 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[8]
.sym 21672 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[15]
.sym 21673 $auto$alumacc.cc:474:replace_alu$3422.C[9]
.sym 21675 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[8]
.sym 21679 $auto$alumacc.cc:474:replace_alu$3422.C[10]
.sym 21681 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[9]
.sym 21685 $auto$alumacc.cc:474:replace_alu$3422.C[11]
.sym 21687 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[10]
.sym 21691 $auto$alumacc.cc:474:replace_alu$3422.C[12]
.sym 21693 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[11]
.sym 21697 $auto$alumacc.cc:474:replace_alu$3422.C[13]
.sym 21699 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[12]
.sym 21703 $auto$alumacc.cc:474:replace_alu$3422.C[14]
.sym 21706 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[13]
.sym 21709 $auto$alumacc.cc:474:replace_alu$3422.C[15]
.sym 21711 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[14]
.sym 21715 $nextpnr_ICESTORM_LC_21$I3
.sym 21717 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[15]
.sym 21723 uart.inst_clkgen.r_txclk[1]
.sym 21725 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[8]
.sym 21727 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11973
.sym 21740 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[14]
.sym 21759 $nextpnr_ICESTORM_LC_21$I3
.sym 21765 uart.inst_clkgen.r_txclk[6]
.sym 21766 uart.inst_clkgen.r_txclk[0]
.sym 21768 uart.inst_clkgen.r_txclk[13]
.sym 21769 $PACKER_VCC_NET
.sym 21773 uart.inst_clkgen.r_txclk[9]
.sym 21774 $abc$13614$new_n1019_
.sym 21775 uart.inst_clkgen.r_txclk[11]
.sym 21777 uart.inst_clkgen.r_txclk[10]
.sym 21780 $abc$13614$auto$alumacc.cc:491:replace_alu$3424[15]
.sym 21781 uart.inst_clkgen.r_txclk[4]
.sym 21784 $abc$13614$new_n1698_
.sym 21791 uart.inst_clkgen.r_txclk[2]
.sym 21800 $nextpnr_ICESTORM_LC_21$I3
.sym 21803 uart.inst_clkgen.r_txclk[6]
.sym 21804 uart.inst_clkgen.r_txclk[2]
.sym 21805 uart.inst_clkgen.r_txclk[4]
.sym 21806 uart.inst_clkgen.r_txclk[0]
.sym 21809 uart.inst_clkgen.r_txclk[13]
.sym 21818 uart.inst_clkgen.r_txclk[9]
.sym 21821 $abc$13614$new_n1698_
.sym 21823 $abc$13614$auto$alumacc.cc:491:replace_alu$3424[15]
.sym 21824 $abc$13614$new_n1019_
.sym 21830 uart.inst_clkgen.r_txclk[11]
.sym 21835 uart.inst_clkgen.r_txclk[10]
.sym 21839 $PACKER_VCC_NET
.sym 21844 i_clk$SB_IO_IN_$glb_clk
.sym 21845 i_rst$SB_IO_IN_$glb_sr
.sym 21887 uart.inst_clkgen.r_txclk[8]
.sym 21888 $abc$13614$auto$wreduce.cc:455:run$3309[9]
.sym 21889 $abc$13614$auto$wreduce.cc:455:run$3309[10]
.sym 21890 $abc$13614$auto$wreduce.cc:455:run$3309[11]
.sym 21894 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6522[1]_new_
.sym 21895 $abc$13614$auto$wreduce.cc:455:run$3309[8]
.sym 21896 $abc$13614$new_n1022_
.sym 21898 uart.inst_clkgen.r_div[1]
.sym 21899 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 21900 $abc$13614$auto$wreduce.cc:455:run$3309[13]
.sym 21903 uart.inst_clkgen.r_txclk[12]
.sym 21904 uart.inst_clkgen.r_txclk[9]
.sym 21905 uart.inst_clkgen.r_txclk[15]
.sym 21906 uart.inst_clkgen.r_txclk[11]
.sym 21910 uart.inst_clkgen.r_txclk[14]
.sym 21915 uart.inst_clkgen.r_txclk[13]
.sym 21916 uart.inst_clkgen.r_txclk[10]
.sym 21917 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6522[0]_new_
.sym 21921 $abc$13614$auto$wreduce.cc:455:run$3309[8]
.sym 21923 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 21926 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 21928 $abc$13614$auto$wreduce.cc:455:run$3309[9]
.sym 21933 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6522[1]_new_
.sym 21934 $abc$13614$new_n1022_
.sym 21935 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6522[0]_new_
.sym 21938 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 21940 $abc$13614$auto$wreduce.cc:455:run$3309[11]
.sym 21944 $abc$13614$auto$wreduce.cc:455:run$3309[13]
.sym 21947 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 21950 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 21953 $abc$13614$auto$wreduce.cc:455:run$3309[10]
.sym 21956 uart.inst_clkgen.r_txclk[12]
.sym 21957 uart.inst_clkgen.r_txclk[14]
.sym 21958 uart.inst_clkgen.r_txclk[15]
.sym 21959 uart.inst_clkgen.r_txclk[13]
.sym 21962 uart.inst_clkgen.r_txclk[9]
.sym 21963 uart.inst_clkgen.r_txclk[8]
.sym 21964 uart.inst_clkgen.r_txclk[11]
.sym 21965 uart.inst_clkgen.r_txclk[10]
.sym 21966 uart.inst_clkgen.r_div[1]
.sym 21967 i_clk$SB_IO_IN_$glb_clk
.sym 21968 i_rst$SB_IO_IN_$glb_sr
.sym 22010 uart.inst_clkgen.r_txclk[12]
.sym 22012 uart.inst_clkgen.r_txclk[15]
.sym 22017 uart.inst_clkgen.r_txclk[14]
.sym 22050 uart.inst_clkgen.r_txclk[15]
.sym 22074 uart.inst_clkgen.r_txclk[12]
.sym 22085 uart.inst_clkgen.r_txclk[14]
.sym 22094 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[1]
.sym 22098 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$13048
.sym 22123 $PACKER_VCC_NET
.sym 22218 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[0]
.sym 22234 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[4]
.sym 22239 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$13027
.sym 22245 $abc$13614$auto$rtlil.cc:1969:NotGate$13528
.sym 22338 FSM_I2C_FIFO.fifo.r_next_state_out[1]
.sym 22343 FSM_I2C_FIFO.fifo.r_state_out[1]
.sym 22344 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$13027
.sym 22345 FSM_I2C_FIFO.fifo.r_state_out[0]
.sym 22353 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[0]
.sym 22379 uart.inst_clkgen.r_txcntr[1]
.sym 22381 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11874
.sym 22382 uart.inst_clkgen.r_txcntr[3]
.sym 22384 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 22389 uart.inst_clkgen.r_txcntr[2]
.sym 22393 $PACKER_VCC_NET
.sym 22400 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11874
.sym 22401 uart.inst_clkgen.r_txcntr[0]
.sym 22408 uart.inst_clkgen.r_div[1]
.sym 22411 $nextpnr_ICESTORM_LC_12$O
.sym 22414 uart.inst_clkgen.r_txcntr[0]
.sym 22417 $auto$alumacc.cc:474:replace_alu$3501.C[2]
.sym 22419 uart.inst_clkgen.r_txcntr[1]
.sym 22423 $auto$alumacc.cc:474:replace_alu$3501.C[3]
.sym 22425 uart.inst_clkgen.r_txcntr[2]
.sym 22427 $auto$alumacc.cc:474:replace_alu$3501.C[2]
.sym 22430 uart.inst_clkgen.r_txcntr[3]
.sym 22433 $auto$alumacc.cc:474:replace_alu$3501.C[3]
.sym 22436 uart.inst_clkgen.r_txcntr[1]
.sym 22437 uart.inst_clkgen.r_txcntr[2]
.sym 22438 uart.inst_clkgen.r_txcntr[0]
.sym 22439 uart.inst_clkgen.r_txcntr[3]
.sym 22443 uart.inst_clkgen.r_div[1]
.sym 22444 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 22449 $PACKER_VCC_NET
.sym 22450 uart.inst_clkgen.r_txcntr[0]
.sym 22454 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11874
.sym 22455 uart.inst_clkgen.r_txcntr[0]
.sym 22458 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11874
.sym 22459 i_clk$SB_IO_IN_$glb_clk
.sym 22460 i_rst$SB_IO_IN_$glb_sr
.sym 22473 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11423
.sym 22475 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11874
.sym 22482 $PACKER_VCC_NET
.sym 22485 uart.w_txpulse
.sym 22487 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$11410[1]_new_inv_
.sym 22493 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$13027
.sym 22506 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7190_new_
.sym 22507 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 22528 uart.inst_clkgen.r_div[1]
.sym 22531 $abc$13614$auto$rtlil.cc:1969:NotGate$13528
.sym 22553 uart.inst_clkgen.r_div[1]
.sym 22561 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7190_new_
.sym 22562 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 22582 i_clk$SB_IO_IN_$glb_clk
.sym 22583 $abc$13614$auto$rtlil.cc:1969:NotGate$13528
.sym 22584 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11585
.sym 22585 $abc$13614$new_n897_
.sym 22586 $abc$13614$auto$simplemap.cc:309:simplemap_lut$8007_new_
.sym 22587 UART_FSM.r_state[3]
.sym 22591 $abc$13614$new_n885_
.sym 22606 uart.w_txpulse
.sym 22610 $PACKER_VCC_NET
.sym 22611 $abc$13614$auto$rtlil.cc:1969:NotGate$13528
.sym 22613 uart.w_txpulse
.sym 22617 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11585
.sym 22707 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$9955[0]_new_inv_
.sym 22709 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11581
.sym 22710 $abc$13614$new_n1559_
.sym 22711 $abc$13614$new_n1561_
.sym 22712 $abc$13614$techmap$techmap\UART_FSM.$procmux$1361.$and$/usr/bin/../share/yosys/techmap.v:434$4052_Y[0]_new_
.sym 22713 UART_FSM.r_state[1]
.sym 22714 UART_FSM.r_state[0]
.sym 22720 $abc$13614$auto$simplemap.cc:256:simplemap_eqne$4111_new_inv_
.sym 22726 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11585
.sym 22749 uart.inst_clkgen.r_div[1]
.sym 22751 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[6]
.sym 22766 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[3]
.sym 22767 $auto$alumacc.cc:474:replace_alu$3413.C[1]
.sym 22768 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[7]
.sym 22773 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[1]
.sym 22777 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[5]
.sym 22778 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[4]
.sym 22779 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[2]
.sym 22780 $nextpnr_ICESTORM_LC_7$O
.sym 22782 $auto$alumacc.cc:474:replace_alu$3413.C[1]
.sym 22786 $auto$alumacc.cc:474:replace_alu$3413.C[2]
.sym 22788 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[1]
.sym 22789 uart.inst_clkgen.r_div[1]
.sym 22792 $auto$alumacc.cc:474:replace_alu$3413.C[3]
.sym 22795 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[2]
.sym 22798 $auto$alumacc.cc:474:replace_alu$3413.C[4]
.sym 22800 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[3]
.sym 22801 uart.inst_clkgen.r_div[1]
.sym 22804 $auto$alumacc.cc:474:replace_alu$3413.C[5]
.sym 22806 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[4]
.sym 22810 $auto$alumacc.cc:474:replace_alu$3413.C[6]
.sym 22812 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[5]
.sym 22813 uart.inst_clkgen.r_div[1]
.sym 22816 $auto$alumacc.cc:474:replace_alu$3413.C[7]
.sym 22818 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[6]
.sym 22822 $auto$alumacc.cc:474:replace_alu$3413.C[8]
.sym 22824 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[7]
.sym 22825 uart.inst_clkgen.r_div[1]
.sym 22831 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[1]
.sym 22832 $abc$13614$techmap$techmap\UART_FSM.$procmux$1361.$and$/usr/bin/../share/yosys/techmap.v:434$4053_Y[1]_new_
.sym 22836 UART_FSM.r_decimal_data
.sym 22837 $abc$13614$techmap\UART_FSM.$logic_and$../../UART_FSM/UART_FSM.v:93$524_Y_new_
.sym 22846 uart.inst_tx.r_txdata[2]
.sym 22848 $abc$13614$auto$simplemap.cc:256:simplemap_eqne$4111_new_inv_
.sym 22866 $auto$alumacc.cc:474:replace_alu$3413.C[8]
.sym 22871 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[14]
.sym 22874 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[8]
.sym 22877 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[9]
.sym 22880 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[15]
.sym 22884 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[10]
.sym 22891 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[11]
.sym 22893 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[13]
.sym 22896 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[12]
.sym 22903 $auto$alumacc.cc:474:replace_alu$3413.C[9]
.sym 22905 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[8]
.sym 22909 $auto$alumacc.cc:474:replace_alu$3413.C[10]
.sym 22911 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[9]
.sym 22915 $auto$alumacc.cc:474:replace_alu$3413.C[11]
.sym 22918 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[10]
.sym 22921 $auto$alumacc.cc:474:replace_alu$3413.C[12]
.sym 22923 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[11]
.sym 22927 $auto$alumacc.cc:474:replace_alu$3413.C[13]
.sym 22930 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[12]
.sym 22933 $auto$alumacc.cc:474:replace_alu$3413.C[14]
.sym 22935 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[13]
.sym 22939 $auto$alumacc.cc:474:replace_alu$3413.C[15]
.sym 22942 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[14]
.sym 22945 $nextpnr_ICESTORM_LC_8$I3
.sym 22947 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[15]
.sym 22954 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[12]
.sym 22989 $nextpnr_ICESTORM_LC_8$I3
.sym 22994 $abc$13614$new_n1694_
.sym 22996 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11663
.sym 22997 uart.inst_clkgen.r_rxclk[0]
.sym 23001 uart.inst_clkgen.r_rxclk[1]
.sym 23002 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11633
.sym 23006 uart.inst_clkgen.r_rxclk[2]
.sym 23007 $abc$13614$new_n1005_
.sym 23008 uart.inst_clkgen.r_div[1]
.sym 23009 uart.inst_clkgen.r_rxclk[4]
.sym 23010 uart.inst_clkgen.r_rxclk[9]
.sym 23019 uart.inst_clkgen.r_rxclk[10]
.sym 23021 uart.inst_clkgen.r_rxclk[8]
.sym 23030 $nextpnr_ICESTORM_LC_8$I3
.sym 23033 uart.inst_clkgen.r_rxclk[0]
.sym 23034 $abc$13614$new_n1005_
.sym 23035 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11633
.sym 23039 uart.inst_clkgen.r_rxclk[9]
.sym 23040 uart.inst_clkgen.r_rxclk[2]
.sym 23041 uart.inst_clkgen.r_rxclk[4]
.sym 23042 uart.inst_clkgen.r_rxclk[0]
.sym 23046 uart.inst_clkgen.r_rxclk[8]
.sym 23051 $abc$13614$new_n1694_
.sym 23052 uart.inst_clkgen.r_rxclk[1]
.sym 23054 uart.inst_clkgen.r_div[1]
.sym 23058 uart.inst_clkgen.r_rxclk[10]
.sym 23065 uart.inst_clkgen.r_rxclk[9]
.sym 23069 uart.inst_clkgen.r_rxclk[1]
.sym 23072 $abc$13614$new_n1005_
.sym 23073 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11663
.sym 23074 i_clk$SB_IO_IN_$glb_clk
.sym 23075 i_rst$SB_IO_IN_$glb_sr
.sym 23077 $abc$13614$new_n920_
.sym 23078 uart.inst_rx.r_state[1]
.sym 23079 $abc$13614$new_n1726_
.sym 23080 uart.inst_rx.r_state[2]
.sym 23092 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11663
.sym 23108 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11633
.sym 23109 $abc$13614$auto$rtlil.cc:1969:NotGate$13528
.sym 23117 $abc$13614$auto$alumacc.cc:491:replace_alu$3415[15]
.sym 23118 uart.inst_clkgen.r_rxclk[10]
.sym 23119 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11633
.sym 23120 uart.inst_clkgen.r_div[1]
.sym 23122 uart.inst_clkgen.r_rxclk[13]
.sym 23123 uart.inst_clkgen.r_rxclk[11]
.sym 23126 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$11849[2]_new_
.sym 23127 $abc$13614$new_n1010_
.sym 23128 $abc$13614$new_n1007_
.sym 23129 $abc$13614$new_n1695_
.sym 23130 uart.inst_clkgen.r_rxclk[13]
.sym 23132 $abc$13614$new_n1008_
.sym 23133 $abc$13614$auto$wreduce.cc:455:run$3310[12]
.sym 23135 uart.inst_clkgen.r_rxclk[12]
.sym 23138 $abc$13614$new_n1005_
.sym 23143 uart.w_rxsync
.sym 23145 $abc$13614$new_n1009_
.sym 23151 uart.inst_clkgen.r_div[1]
.sym 23153 uart.w_rxsync
.sym 23157 $abc$13614$auto$alumacc.cc:491:replace_alu$3415[15]
.sym 23158 $abc$13614$new_n1695_
.sym 23159 $abc$13614$new_n1007_
.sym 23164 $abc$13614$auto$wreduce.cc:455:run$3310[12]
.sym 23165 $abc$13614$new_n1005_
.sym 23168 $abc$13614$new_n1009_
.sym 23170 $abc$13614$new_n1010_
.sym 23171 $abc$13614$new_n1008_
.sym 23174 uart.inst_clkgen.r_rxclk[11]
.sym 23175 uart.inst_clkgen.r_rxclk[10]
.sym 23176 uart.inst_clkgen.r_rxclk[12]
.sym 23177 uart.inst_clkgen.r_rxclk[13]
.sym 23181 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$11849[2]_new_
.sym 23182 uart.inst_clkgen.r_div[1]
.sym 23188 uart.inst_clkgen.r_rxclk[11]
.sym 23193 uart.inst_clkgen.r_rxclk[13]
.sym 23196 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11633
.sym 23197 i_clk$SB_IO_IN_$glb_clk
.sym 23198 i_rst$SB_IO_IN_$glb_sr
.sym 23199 $abc$13614$new_n918_
.sym 23200 $abc$13614$techmap\uart.inst_rx.$5\r_state[2:0][1]_new_inv_
.sym 23201 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 23202 uart.inst_rx.r_rxd_sample_counter[0]
.sym 23203 $abc$13614$new_n1453_
.sym 23204 uart.inst_rx.r_rxd_valid_flag
.sym 23205 $abc$13614$techmap\uart.inst_rx.$0\o_rxsync[0:0]
.sym 23206 uart.inst_rx.r_rxd_sample_counter[1]
.sym 23211 uart.inst_rx.r_data_bits[2]
.sym 23213 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10901
.sym 23215 uart.inst_rx.r_data_bits[3]
.sym 23241 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$11849[2]_new_
.sym 23244 uart.inst_clkgen.r_div[1]
.sym 23254 $abc$13614$techmap\uart.inst_clkgen.$logic_and$../../uart/uart_clkgen.v:63$547_Y_new_
.sym 23269 $abc$13614$auto$rtlil.cc:1969:NotGate$13528
.sym 23310 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$11849[2]_new_
.sym 23312 $abc$13614$techmap\uart.inst_clkgen.$logic_and$../../uart/uart_clkgen.v:63$547_Y_new_
.sym 23316 uart.inst_clkgen.r_div[1]
.sym 23317 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$11849[2]_new_
.sym 23320 i_clk$SB_IO_IN_$glb_clk
.sym 23321 $abc$13614$auto$rtlil.cc:1969:NotGate$13528
.sym 23322 $abc$13614$techmap\uart.inst_rx.$5\r_rxd_validated[0:0]_new_inv_
.sym 23323 $abc$13614$auto$simplemap.cc:309:simplemap_lut$4830[2]_new_
.sym 23324 $abc$13614$techmap\uart.inst_rx.$4\r_rxd_samples[2:0][1]_new_inv_
.sym 23325 uart.inst_rx.r_rxd_samples[1]
.sym 23326 uart.inst_rx.r_rxd_samples[2]
.sym 23327 uart.inst_rx.r_rxd_meta[2]
.sym 23328 $abc$13614$techmap\uart.inst_rx.$4\r_rxd_samples[2:0][2]_new_inv_
.sym 23329 uart.inst_rx.r_rxd_samples[0]
.sym 23338 $abc$13614$new_n921_
.sym 23377 $abc$13614$techmap\uart.inst_rx.$0\o_rxsync[0:0]
.sym 23404 $abc$13614$techmap\uart.inst_rx.$0\o_rxsync[0:0]
.sym 23443 i_clk$SB_IO_IN_$glb_clk
.sym 23444 i_rst$SB_IO_IN_$glb_sr
.sym 23446 uart.inst_rx.r_rxd_meta[1]
.sym 23462 $PACKER_VCC_NET
.sym 23476 uart.inst_rx.r_rxd_meta[0]
.sym 23968 uart.inst_rx.r_rxd_meta[0]
.sym 23980 o_led_status$SB_IO_OUT
.sym 23996 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 24023 o_led_status$SB_IO_OUT
.sym 24057 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 24058 i_clk$SB_IO_IN_$glb_clk
.sym 24059 i_rst$SB_IO_IN_$glb_sr
.sym 24186 uart.inst_rx.r_rxd_meta[0]
.sym 24330 i_rx$SB_IO_IN
.sym 24431 i_rx$SB_IO_IN
.sym 25560 FSM_I2C_FIFO.FSM.r_counterConfig[2]
.sym 25565 $PACKER_GND_NET
.sym 25578 $abc$13614$auto$wreduce.cc:455:run$3309[6]
.sym 25585 uart.inst_clkgen.r_txclk[6]
.sym 25587 uart.inst_clkgen.r_txclk[0]
.sym 25596 uart.inst_clkgen.r_txclk[6]
.sym 25605 uart.inst_clkgen.r_txclk[0]
.sym 25646 uart.inst_clkgen.r_txclk[6]
.sym 25660 uart.inst_clkgen.r_txclk[0]
.sym 25677 $abc$13614$auto$wreduce.cc:455:run$3294[0]
.sym 25680 $abc$13614$auto$alumacc.cc:474:replace_alu$3440.BB[2]
.sym 25681 FSM_I2C_FIFO.FSM.r_counterConfig[0]
.sym 25690 FSM_I2C_FIFO.FSM.r_counterConfig[2]
.sym 25726 uart.inst_clkgen.r_txclk[1]
.sym 25735 $PACKER_VCC_NET
.sym 25736 uart.inst_clkgen.r_div[1]
.sym 25738 $abc$13614$auto$wreduce.cc:455:run$3309[6]
.sym 25744 uart.inst_clkgen.r_txclk[0]
.sym 25745 $abc$13614$auto$wreduce.cc:455:run$3309[0]
.sym 25746 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 25754 uart.inst_clkgen.r_txclk[1]
.sym 25759 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 25760 $abc$13614$auto$wreduce.cc:455:run$3309[6]
.sym 25763 $abc$13614$auto$wreduce.cc:455:run$3309[0]
.sym 25764 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 25769 $PACKER_VCC_NET
.sym 25771 uart.inst_clkgen.r_txclk[0]
.sym 25797 uart.inst_clkgen.r_div[1]
.sym 25798 i_clk$SB_IO_IN_$glb_clk
.sym 25799 i_rst$SB_IO_IN_$glb_sr
.sym 25820 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12760
.sym 25825 $abc$13614$auto$wreduce.cc:455:run$3296[1]_new_
.sym 25841 uart.inst_clkgen.r_txclk[1]
.sym 25843 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11973
.sym 25845 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 25851 uart.inst_clkgen.r_txclk[0]
.sym 25856 uart.inst_clkgen.r_div[1]
.sym 25857 uart.inst_clkgen.r_txclk[8]
.sym 25874 uart.inst_clkgen.r_txclk[1]
.sym 25876 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 25886 uart.inst_clkgen.r_txclk[8]
.sym 25898 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 25900 uart.inst_clkgen.r_div[1]
.sym 25901 uart.inst_clkgen.r_txclk[0]
.sym 25920 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11973
.sym 25921 i_clk$SB_IO_IN_$glb_clk
.sym 25922 i_rst$SB_IO_IN_$glb_sr
.sym 25939 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11973
.sym 25949 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$13048
.sym 26048 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[2]
.sym 26049 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[3]
.sym 26050 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[4]
.sym 26051 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[5]
.sym 26052 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[6]
.sym 26053 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[7]
.sym 26066 $PACKER_VCC_NET
.sym 26075 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[6]
.sym 26076 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[0]
.sym 26079 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[1]
.sym 26169 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_read_addr[4]
.sym 26171 $abc$13614$new_n997_
.sym 26172 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_read_addr[2]
.sym 26173 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$7966[3]_new_
.sym 26174 $abc$13614$new_n998_
.sym 26175 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_write_addr[3]
.sym 26176 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_write_addr[0]
.sym 26182 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[6]
.sym 26186 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[7]
.sym 26189 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$13027
.sym 26195 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[3]
.sym 26200 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_write_addr[0]
.sym 26202 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11423
.sym 26213 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[0]
.sym 26220 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[1]
.sym 26221 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$13048
.sym 26230 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$13027
.sym 26258 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[1]
.sym 26279 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$13027
.sym 26282 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[0]
.sym 26289 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$13048
.sym 26290 i_clk$SB_IO_IN_$glb_clk
.sym 26291 i_rst$SB_IO_IN_$glb_sr
.sym 26293 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_write_addr[5]
.sym 26294 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$11410[1]_new_inv_
.sym 26297 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_read_addr[3]
.sym 26298 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_read_addr[1]
.sym 26299 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_read_addr[6]
.sym 26305 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[3]
.sym 26310 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[1]
.sym 26313 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[0]
.sym 26325 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[5]
.sym 26335 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$13027
.sym 26344 $PACKER_VCC_NET
.sym 26360 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[0]
.sym 26385 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[0]
.sym 26387 $PACKER_VCC_NET
.sym 26412 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$13027
.sym 26413 i_clk$SB_IO_IN_$glb_clk
.sym 26414 i_rst$SB_IO_IN_$glb_sr
.sym 26416 w_fifo_data_out[2]
.sym 26419 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11423
.sym 26421 w_fifo_data_out[1]
.sym 26422 w_fifo_data_out[6]
.sym 26431 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$13027
.sym 26432 $abc$13614$new_n1000_
.sym 26433 $abc$13614$new_n1001_
.sym 26437 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[5]
.sym 26438 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$11410[1]_new_inv_
.sym 26447 $abc$13614$auto$rtlil.cc:1969:NotGate$13512
.sym 26461 FSM_I2C_FIFO.fifo.r_state_out[1]
.sym 26466 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$11410[1]_new_inv_
.sym 26470 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$13027
.sym 26471 FSM_I2C_FIFO.fifo.r_state_out[0]
.sym 26472 FSM_I2C_FIFO.fifo.r_next_state_out[1]
.sym 26478 w_fifo_data_out_extracted
.sym 26489 w_fifo_data_out_extracted
.sym 26491 FSM_I2C_FIFO.fifo.r_state_out[0]
.sym 26520 FSM_I2C_FIFO.fifo.r_next_state_out[1]
.sym 26525 FSM_I2C_FIFO.fifo.r_state_out[0]
.sym 26526 FSM_I2C_FIFO.fifo.r_state_out[1]
.sym 26527 w_fifo_data_out_extracted
.sym 26528 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$11410[1]_new_inv_
.sym 26531 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$13027
.sym 26532 FSM_I2C_FIFO.fifo.r_next_state_out[1]
.sym 26536 i_clk$SB_IO_IN_$glb_clk
.sym 26537 i_rst$SB_IO_IN_$glb_sr
.sym 26538 w_uart_send_data[1]
.sym 26539 w_uart_send_data[2]
.sym 26542 w_uart_send_valid
.sym 26543 w_uart_send_data[6]
.sym 26544 w_fifo_data_out_extracted
.sym 26570 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12079
.sym 26573 FSM_I2C_FIFO.fifo.r_state_out[0]
.sym 26661 $abc$13614$new_n881_
.sym 26662 UART_FSM.r_state[2]
.sym 26663 $abc$13614$auto$rtlil.cc:1969:NotGate$13512
.sym 26664 w_uart_send_data_ready
.sym 26666 $abc$13614$new_n899_
.sym 26667 $abc$13614$new_n1564_
.sym 26668 $abc$13614$auto$simplemap.cc:309:simplemap_lut$4546_new_
.sym 26676 $abc$13614$new_n886_
.sym 26708 UART_FSM.r_state[1]
.sym 26709 UART_FSM.r_state[0]
.sym 26711 $abc$13614$new_n897_
.sym 26713 UART_FSM.r_state[3]
.sym 26719 UART_FSM.r_state[2]
.sym 26730 $PACKER_GND_NET
.sym 26735 UART_FSM.r_state[1]
.sym 26736 UART_FSM.r_state[0]
.sym 26737 UART_FSM.r_state[3]
.sym 26738 UART_FSM.r_state[2]
.sym 26742 UART_FSM.r_state[3]
.sym 26743 UART_FSM.r_state[2]
.sym 26744 UART_FSM.r_state[1]
.sym 26748 UART_FSM.r_state[0]
.sym 26749 $abc$13614$new_n897_
.sym 26755 $PACKER_GND_NET
.sym 26777 UART_FSM.r_state[2]
.sym 26780 UART_FSM.r_state[3]
.sym 26782 i_clk$SB_IO_IN_$glb_clk
.sym 26783 i_rst$SB_IO_IN_$glb_sr
.sym 26784 $abc$13614$new_n1551_
.sym 26785 $abc$13614$new_n1554_
.sym 26787 $abc$13614$techmap$techmap\UART_FSM.$procmux$1224.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4038_Y_new_inv_
.sym 26788 $abc$13614$new_n1555_
.sym 26789 uart.inst_tx.r_txdata[2]
.sym 26790 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$9947[1]_new_
.sym 26791 $abc$13614$new_n1557_
.sym 26803 $abc$13614$new_n881_
.sym 26807 $abc$13614$auto$rtlil.cc:1969:NotGate$13512
.sym 26811 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3240_new_
.sym 26816 $abc$13614$auto$simplemap.cc:256:simplemap_eqne$4111_new_inv_
.sym 26825 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$9955[0]_new_inv_
.sym 26827 $abc$13614$auto$simplemap.cc:309:simplemap_lut$8007_new_
.sym 26828 w_uart_send_data_ready
.sym 26832 $abc$13614$techmap\UART_FSM.$logic_and$../../UART_FSM/UART_FSM.v:93$524_Y_new_
.sym 26835 $abc$13614$techmap$techmap\UART_FSM.$procmux$1361.$and$/usr/bin/../share/yosys/techmap.v:434$4053_Y[1]_new_
.sym 26836 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$11410[1]_new_inv_
.sym 26837 $abc$13614$new_n1561_
.sym 26838 $abc$13614$techmap$techmap\UART_FSM.$procmux$1361.$and$/usr/bin/../share/yosys/techmap.v:434$4052_Y[0]_new_
.sym 26839 UART_FSM.r_decimal_data
.sym 26840 $abc$13614$new_n885_
.sym 26841 $abc$13614$new_n1551_
.sym 26844 $abc$13614$new_n1559_
.sym 26847 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$9947[1]_new_
.sym 26855 UART_FSM.r_state[1]
.sym 26856 UART_FSM.r_state[0]
.sym 26858 UART_FSM.r_state[0]
.sym 26859 UART_FSM.r_state[1]
.sym 26860 $abc$13614$new_n885_
.sym 26861 w_uart_send_data_ready
.sym 26870 $abc$13614$new_n885_
.sym 26871 UART_FSM.r_state[1]
.sym 26872 UART_FSM.r_state[0]
.sym 26873 w_uart_send_data_ready
.sym 26877 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$11410[1]_new_inv_
.sym 26878 $abc$13614$techmap\UART_FSM.$logic_and$../../UART_FSM/UART_FSM.v:93$524_Y_new_
.sym 26884 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$9955[0]_new_inv_
.sym 26885 $abc$13614$techmap$techmap\UART_FSM.$procmux$1361.$and$/usr/bin/../share/yosys/techmap.v:434$4053_Y[1]_new_
.sym 26888 $abc$13614$techmap\UART_FSM.$logic_and$../../UART_FSM/UART_FSM.v:93$524_Y_new_
.sym 26889 $abc$13614$auto$simplemap.cc:309:simplemap_lut$8007_new_
.sym 26890 UART_FSM.r_decimal_data
.sym 26891 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$11410[1]_new_inv_
.sym 26894 $abc$13614$auto$simplemap.cc:309:simplemap_lut$8007_new_
.sym 26895 $abc$13614$new_n1559_
.sym 26896 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$9947[1]_new_
.sym 26897 $abc$13614$new_n1561_
.sym 26901 $abc$13614$new_n1551_
.sym 26903 $abc$13614$techmap$techmap\UART_FSM.$procmux$1361.$and$/usr/bin/../share/yosys/techmap.v:434$4052_Y[0]_new_
.sym 26905 i_clk$SB_IO_IN_$glb_clk
.sym 26906 i_rst$SB_IO_IN_$glb_sr
.sym 26908 UART_FSM.r_uart_recived_valid_prev
.sym 26920 uart.w_txpulse
.sym 26930 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12079
.sym 26950 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11581
.sym 26956 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11585
.sym 26965 UART_FSM.r_uart_recived_valid_prev
.sym 26970 UART_FSM.r_decimal_data
.sym 26971 uart.inst_clkgen.r_rxclk[1]
.sym 26973 UART_FSM.r_uart_recived_valid
.sym 26987 uart.inst_clkgen.r_rxclk[1]
.sym 26993 UART_FSM.r_decimal_data
.sym 26994 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11585
.sym 26995 UART_FSM.r_uart_recived_valid
.sym 26996 UART_FSM.r_uart_recived_valid_prev
.sym 27017 UART_FSM.r_decimal_data
.sym 27023 UART_FSM.r_uart_recived_valid_prev
.sym 27024 UART_FSM.r_uart_recived_valid
.sym 27027 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11581
.sym 27028 i_clk$SB_IO_IN_$glb_clk
.sym 27029 i_rst$SB_IO_IN_$glb_sr
.sym 27031 UART_FSM.r_uart_recived_valid
.sym 27038 $PACKER_GND_NET
.sym 27045 $PACKER_VCC_NET
.sym 27048 uart.w_txpulse
.sym 27052 $abc$13614$auto$rtlil.cc:1969:NotGate$13528
.sym 27056 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11793
.sym 27097 uart.inst_clkgen.r_rxclk[12]
.sym 27112 uart.inst_clkgen.r_rxclk[12]
.sym 27154 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10901
.sym 27155 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7019_new_
.sym 27157 uart.inst_rx.r_data_bits[2]
.sym 27158 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1027.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[2]_new_
.sym 27160 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11793
.sym 27185 $PACKER_VCC_NET
.sym 27186 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 27188 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10901
.sym 27195 $abc$13614$techmap\uart.inst_rx.$5\r_state[2:0][1]_new_inv_
.sym 27196 uart.inst_rx.r_state[1]
.sym 27197 $abc$13614$new_n1726_
.sym 27198 uart.inst_rx.r_state[2]
.sym 27204 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 27214 uart.inst_rx.r_state[0]
.sym 27219 $abc$13614$new_n920_
.sym 27222 uart.inst_rx.r_state[0]
.sym 27235 uart.inst_rx.r_state[0]
.sym 27236 uart.inst_rx.r_state[2]
.sym 27241 uart.inst_rx.r_state[2]
.sym 27242 $abc$13614$new_n1726_
.sym 27245 $abc$13614$techmap\uart.inst_rx.$5\r_state[2:0][1]_new_inv_
.sym 27246 uart.inst_rx.r_state[0]
.sym 27247 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 27248 uart.inst_rx.r_state[1]
.sym 27251 $abc$13614$new_n920_
.sym 27252 $abc$13614$techmap\uart.inst_rx.$5\r_state[2:0][1]_new_inv_
.sym 27253 uart.inst_rx.r_state[1]
.sym 27254 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 27274 i_clk$SB_IO_IN_$glb_clk
.sym 27275 i_rst$SB_IO_IN_$glb_sr
.sym 27276 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 27277 $abc$13614$new_n1445_
.sym 27278 $abc$13614$auto$wreduce.cc:455:run$3313[0]
.sym 27279 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1021.$and$/usr/bin/../share/yosys/techmap.v:434$4758_Y[0]_new_
.sym 27280 uart.inst_rx.r_state[0]
.sym 27281 $abc$13614$new_n921_
.sym 27282 $abc$13614$new_n1447_
.sym 27283 $abc$13614$new_n961_
.sym 27293 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11793
.sym 27297 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10901
.sym 27299 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7019_new_
.sym 27321 uart.inst_rx.r_state[2]
.sym 27322 uart.inst_rx.r_rxd_valid_flag
.sym 27323 uart.w_rxpulse
.sym 27325 $abc$13614$techmap\uart.inst_rx.$5\r_rxd_validated[0:0]_new_inv_
.sym 27327 uart.inst_rx.r_state[1]
.sym 27329 $abc$13614$new_n1453_
.sym 27330 uart.inst_rx.r_rxd_meta[2]
.sym 27331 $abc$13614$techmap\uart.inst_rx.$0\o_rxsync[0:0]
.sym 27332 uart.inst_rx.r_rxd_sample_counter[1]
.sym 27335 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 27341 $abc$13614$new_n918_
.sym 27344 uart.inst_rx.r_rxd_sample_counter[0]
.sym 27345 uart.inst_rx.r_state[0]
.sym 27350 uart.inst_rx.r_state[2]
.sym 27351 uart.inst_rx.r_state[1]
.sym 27352 uart.w_rxpulse
.sym 27353 uart.inst_rx.r_state[0]
.sym 27356 $abc$13614$new_n918_
.sym 27357 uart.inst_rx.r_rxd_sample_counter[1]
.sym 27358 $abc$13614$techmap\uart.inst_rx.$5\r_rxd_validated[0:0]_new_inv_
.sym 27363 uart.inst_rx.r_rxd_valid_flag
.sym 27364 uart.inst_rx.r_rxd_sample_counter[1]
.sym 27365 $abc$13614$new_n918_
.sym 27368 $abc$13614$new_n918_
.sym 27369 uart.inst_rx.r_rxd_sample_counter[0]
.sym 27370 $abc$13614$techmap\uart.inst_rx.$0\o_rxsync[0:0]
.sym 27371 uart.inst_rx.r_rxd_sample_counter[1]
.sym 27374 uart.inst_rx.r_state[2]
.sym 27375 uart.inst_rx.r_state[0]
.sym 27376 uart.inst_rx.r_rxd_meta[2]
.sym 27377 uart.inst_rx.r_state[1]
.sym 27380 $abc$13614$new_n1453_
.sym 27383 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 27386 uart.inst_rx.r_rxd_meta[2]
.sym 27387 uart.inst_rx.r_state[1]
.sym 27388 uart.inst_rx.r_state[2]
.sym 27389 uart.inst_rx.r_state[0]
.sym 27392 $abc$13614$new_n918_
.sym 27393 uart.inst_rx.r_rxd_sample_counter[0]
.sym 27394 $abc$13614$techmap\uart.inst_rx.$0\o_rxsync[0:0]
.sym 27395 uart.inst_rx.r_rxd_sample_counter[1]
.sym 27397 i_clk$SB_IO_IN_$glb_clk
.sym 27401 $abc$13614$auto$wreduce.cc:455:run$3313[2]
.sym 27402 uart.inst_rx.r_data_counter[1]
.sym 27403 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1021.$and$/usr/bin/../share/yosys/techmap.v:434$4758_Y[2]_new_
.sym 27404 uart.inst_rx.r_data_counter[0]
.sym 27405 uart.inst_rx.r_data_counter[2]
.sym 27415 $abc$13614$techmap\uart.inst_rx.$5\r_state[2:0][1]_new_inv_
.sym 27417 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 27441 uart.inst_rx.r_rxd_meta[1]
.sym 27443 uart.inst_rx.r_rxd_samples[1]
.sym 27446 $abc$13614$techmap\uart.inst_rx.$0\o_rxsync[0:0]
.sym 27447 uart.inst_rx.r_rxd_sample_counter[1]
.sym 27448 $abc$13614$new_n918_
.sym 27449 $abc$13614$auto$simplemap.cc:309:simplemap_lut$4830[2]_new_
.sym 27450 $abc$13614$techmap\uart.inst_rx.$4\r_rxd_samples[2:0][1]_new_inv_
.sym 27451 uart.inst_rx.r_rxd_sample_counter[0]
.sym 27454 $abc$13614$techmap\uart.inst_rx.$4\r_rxd_samples[2:0][2]_new_inv_
.sym 27460 uart.inst_rx.r_rxd_samples[2]
.sym 27463 uart.inst_rx.r_rxd_samples[0]
.sym 27467 uart.inst_rx.r_rxd_samples[1]
.sym 27468 uart.inst_rx.r_rxd_samples[2]
.sym 27469 uart.inst_rx.r_rxd_meta[2]
.sym 27473 $abc$13614$auto$simplemap.cc:309:simplemap_lut$4830[2]_new_
.sym 27474 $abc$13614$techmap\uart.inst_rx.$4\r_rxd_samples[2:0][2]_new_inv_
.sym 27476 $abc$13614$techmap\uart.inst_rx.$4\r_rxd_samples[2:0][1]_new_inv_
.sym 27479 uart.inst_rx.r_rxd_samples[0]
.sym 27480 uart.inst_rx.r_rxd_sample_counter[0]
.sym 27481 uart.inst_rx.r_rxd_sample_counter[1]
.sym 27482 uart.inst_rx.r_rxd_meta[2]
.sym 27485 uart.inst_rx.r_rxd_meta[2]
.sym 27486 uart.inst_rx.r_rxd_sample_counter[1]
.sym 27487 uart.inst_rx.r_rxd_sample_counter[0]
.sym 27488 uart.inst_rx.r_rxd_samples[1]
.sym 27491 $abc$13614$techmap\uart.inst_rx.$4\r_rxd_samples[2:0][1]_new_inv_
.sym 27492 uart.inst_rx.r_rxd_samples[1]
.sym 27493 $abc$13614$new_n918_
.sym 27494 $abc$13614$techmap\uart.inst_rx.$0\o_rxsync[0:0]
.sym 27497 $abc$13614$techmap\uart.inst_rx.$0\o_rxsync[0:0]
.sym 27498 $abc$13614$new_n918_
.sym 27499 uart.inst_rx.r_rxd_samples[2]
.sym 27500 $abc$13614$techmap\uart.inst_rx.$4\r_rxd_samples[2:0][2]_new_inv_
.sym 27503 uart.inst_rx.r_rxd_meta[1]
.sym 27509 uart.inst_rx.r_rxd_meta[2]
.sym 27510 uart.inst_rx.r_rxd_sample_counter[1]
.sym 27511 uart.inst_rx.r_rxd_sample_counter[0]
.sym 27512 uart.inst_rx.r_rxd_samples[2]
.sym 27515 $abc$13614$new_n918_
.sym 27516 $abc$13614$techmap\uart.inst_rx.$0\o_rxsync[0:0]
.sym 27517 uart.inst_rx.r_rxd_samples[0]
.sym 27518 $abc$13614$auto$simplemap.cc:309:simplemap_lut$4830[2]_new_
.sym 27520 i_clk$SB_IO_IN_$glb_clk
.sym 27593 uart.inst_rx.r_rxd_meta[0]
.sym 27602 uart.inst_rx.r_rxd_meta[0]
.sym 27643 i_clk$SB_IO_IN_$glb_clk
.sym 28321 i_rx$SB_IO_IN
.sym 28353 i_rx$SB_IO_IN
.sym 28381 i_clk$SB_IO_IN_$glb_clk
.sym 29533 FSM_I2C_FIFO.FSM.r_counterConfig[2]
.sym 29661 $PACKER_VCC_NET
.sym 29679 $abc$13614$auto$wreduce.cc:455:run$3296[1]_new_
.sym 29681 $abc$13614$auto$wreduce.cc:455:run$3294[2]
.sym 29683 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12760
.sym 29741 $abc$13614$auto$wreduce.cc:455:run$3294[2]
.sym 29742 $abc$13614$auto$wreduce.cc:455:run$3296[1]_new_
.sym 29751 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12760
.sym 29752 i_clk$SB_IO_IN_$glb_clk
.sym 29753 i_rst$SB_IO_IN_$glb_sr
.sym 29767 $abc$13614$auto$wreduce.cc:455:run$3294[2]
.sym 29769 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12760
.sym 29775 $abc$13614$auto$wreduce.cc:455:run$3296[1]_new_
.sym 29799 FSM_I2C_FIFO.FSM.r_counterConfig[0]
.sym 29801 FSM_I2C_FIFO.FSM.r_counterConfig[2]
.sym 29803 $abc$13614$auto$wreduce.cc:455:run$3294[0]
.sym 29806 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12760
.sym 29816 $abc$13614$auto$wreduce.cc:455:run$3296[1]_new_
.sym 29821 $PACKER_VCC_NET
.sym 29829 $PACKER_VCC_NET
.sym 29830 FSM_I2C_FIFO.FSM.r_counterConfig[0]
.sym 29847 FSM_I2C_FIFO.FSM.r_counterConfig[2]
.sym 29853 $abc$13614$auto$wreduce.cc:455:run$3296[1]_new_
.sym 29855 $abc$13614$auto$wreduce.cc:455:run$3294[0]
.sym 29874 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12760
.sym 29875 i_clk$SB_IO_IN_$glb_clk
.sym 29876 i_rst$SB_IO_IN_$glb_sr
.sym 29897 $abc$13614$auto$alumacc.cc:474:replace_alu$3440.BB[2]
.sym 29899 FSM_I2C_FIFO.FSM.r_counterConfig[0]
.sym 30027 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[7]
.sym 30033 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[2]
.sym 30149 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[5]
.sym 30166 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[2]
.sym 30167 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[3]
.sym 30171 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[7]
.sym 30175 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$13027
.sym 30178 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[6]
.sym 30184 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[4]
.sym 30185 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[5]
.sym 30190 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[1]
.sym 30195 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[0]
.sym 30196 $nextpnr_ICESTORM_LC_23$O
.sym 30199 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[0]
.sym 30202 $auto$alumacc.cc:474:replace_alu$3480.C[2]
.sym 30205 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[1]
.sym 30208 $auto$alumacc.cc:474:replace_alu$3480.C[3]
.sym 30211 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[2]
.sym 30212 $auto$alumacc.cc:474:replace_alu$3480.C[2]
.sym 30214 $auto$alumacc.cc:474:replace_alu$3480.C[4]
.sym 30217 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[3]
.sym 30218 $auto$alumacc.cc:474:replace_alu$3480.C[3]
.sym 30220 $auto$alumacc.cc:474:replace_alu$3480.C[5]
.sym 30223 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[4]
.sym 30224 $auto$alumacc.cc:474:replace_alu$3480.C[4]
.sym 30226 $auto$alumacc.cc:474:replace_alu$3480.C[6]
.sym 30229 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[5]
.sym 30230 $auto$alumacc.cc:474:replace_alu$3480.C[5]
.sym 30232 $auto$alumacc.cc:474:replace_alu$3480.C[7]
.sym 30234 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[6]
.sym 30236 $auto$alumacc.cc:474:replace_alu$3480.C[6]
.sym 30241 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[7]
.sym 30242 $auto$alumacc.cc:474:replace_alu$3480.C[7]
.sym 30243 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$13027
.sym 30244 i_clk$SB_IO_IN_$glb_clk
.sym 30245 i_rst$SB_IO_IN_$glb_sr
.sym 30260 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[5]
.sym 30262 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[5]
.sym 30264 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[2]
.sym 30266 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[3]
.sym 30267 $abc$13614$auto$wreduce.cc:455:run$3296[1]_new_
.sym 30268 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[4]
.sym 30289 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[2]
.sym 30290 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[3]
.sym 30291 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[4]
.sym 30292 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[5]
.sym 30297 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[0]
.sym 30299 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[3]
.sym 30300 $abc$13614$new_n998_
.sym 30306 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[0]
.sym 30307 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$7966[3]_new_
.sym 30308 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[5]
.sym 30316 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[4]
.sym 30322 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[4]
.sym 30332 $abc$13614$new_n998_
.sym 30333 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[5]
.sym 30334 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$7966[3]_new_
.sym 30335 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[5]
.sym 30339 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[2]
.sym 30345 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[3]
.sym 30347 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[3]
.sym 30350 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[0]
.sym 30351 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[4]
.sym 30352 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[0]
.sym 30353 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[4]
.sym 30357 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[3]
.sym 30362 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[0]
.sym 30367 i_clk$SB_IO_IN_$glb_clk
.sym 30370 FSM_I2C_FIFO.fifo.w_internal_data_out[7]
.sym 30372 FSM_I2C_FIFO.fifo.w_internal_data_out[6]
.sym 30374 FSM_I2C_FIFO.fifo.w_internal_data_out[5]
.sym 30376 FSM_I2C_FIFO.fifo.w_internal_data_out[4]
.sym 30402 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_write_addr[3]
.sym 30404 i_rst$SB_IO_IN
.sym 30414 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[6]
.sym 30416 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[3]
.sym 30419 $abc$13614$new_n1001_
.sym 30420 $abc$13614$new_n997_
.sym 30423 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[5]
.sym 30424 $abc$13614$new_n1000_
.sym 30436 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[1]
.sym 30450 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[5]
.sym 30455 $abc$13614$new_n1001_
.sym 30456 $abc$13614$new_n997_
.sym 30458 $abc$13614$new_n1000_
.sym 30476 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[3]
.sym 30482 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[1]
.sym 30486 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[6]
.sym 30490 i_clk$SB_IO_IN_$glb_clk
.sym 30493 FSM_I2C_FIFO.fifo.w_internal_data_out[3]
.sym 30495 FSM_I2C_FIFO.fifo.w_internal_data_out[2]
.sym 30497 FSM_I2C_FIFO.fifo.w_internal_data_out[1]
.sym 30499 FSM_I2C_FIFO.fifo.w_internal_data_out[0]
.sym 30501 FSM_I2C_FIFO.w_data_in[6]
.sym 30510 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[6]
.sym 30514 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[1]
.sym 30521 w_uart_send_data[1]
.sym 30535 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11423
.sym 30543 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$11410[1]_new_inv_
.sym 30544 FSM_I2C_FIFO.fifo.w_internal_data_out[6]
.sym 30552 FSM_I2C_FIFO.fifo.w_internal_data_out[2]
.sym 30562 FSM_I2C_FIFO.fifo.w_internal_data_out[1]
.sym 30564 i_rst$SB_IO_IN
.sym 30572 FSM_I2C_FIFO.fifo.w_internal_data_out[2]
.sym 30590 i_rst$SB_IO_IN
.sym 30591 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$11410[1]_new_inv_
.sym 30602 FSM_I2C_FIFO.fifo.w_internal_data_out[1]
.sym 30611 FSM_I2C_FIFO.fifo.w_internal_data_out[6]
.sym 30612 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11423
.sym 30613 i_clk$SB_IO_IN_$glb_clk
.sym 30627 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_write_addr[0]
.sym 30628 FSM_I2C_FIFO.w_data_in[2]
.sym 30630 FSM_I2C_FIFO.w_data_in[3]
.sym 30631 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11423
.sym 30636 FSM_I2C_FIFO.w_data_in[1]
.sym 30639 w_uart_send_valid
.sym 30649 w_uart_send_data[2]
.sym 30656 w_uart_send_data[1]
.sym 30658 $abc$13614$auto$simplemap.cc:256:simplemap_eqne$4111_new_inv_
.sym 30660 $abc$13614$auto$rtlil.cc:1969:NotGate$13512
.sym 30662 w_fifo_data_out[1]
.sym 30663 $abc$13614$auto$simplemap.cc:309:simplemap_lut$4546_new_
.sym 30664 $abc$13614$new_n881_
.sym 30665 w_fifo_data_out[2]
.sym 30666 $abc$13614$auto$rtlil.cc:1969:NotGate$13512
.sym 30669 $abc$13614$new_n899_
.sym 30670 $abc$13614$new_n886_
.sym 30671 w_fifo_data_out[6]
.sym 30678 w_fifo_data_out_extracted
.sym 30681 w_uart_send_data[2]
.sym 30685 w_uart_send_data[6]
.sym 30689 w_uart_send_data[1]
.sym 30690 $abc$13614$new_n881_
.sym 30691 w_fifo_data_out[1]
.sym 30692 $abc$13614$new_n886_
.sym 30695 $abc$13614$new_n881_
.sym 30696 w_fifo_data_out[2]
.sym 30697 $abc$13614$new_n886_
.sym 30698 w_uart_send_data[2]
.sym 30714 $abc$13614$auto$rtlil.cc:1969:NotGate$13512
.sym 30715 $abc$13614$new_n899_
.sym 30716 $abc$13614$new_n881_
.sym 30719 $abc$13614$new_n886_
.sym 30720 w_uart_send_data[6]
.sym 30721 $abc$13614$new_n881_
.sym 30722 w_fifo_data_out[6]
.sym 30725 $abc$13614$auto$simplemap.cc:256:simplemap_eqne$4111_new_inv_
.sym 30726 $abc$13614$auto$simplemap.cc:309:simplemap_lut$4546_new_
.sym 30727 w_fifo_data_out_extracted
.sym 30728 $abc$13614$new_n886_
.sym 30736 i_clk$SB_IO_IN_$glb_clk
.sym 30737 $abc$13614$auto$rtlil.cc:1969:NotGate$13512
.sym 30752 w_uart_send_data[6]
.sym 30754 $abc$13614$auto$simplemap.cc:256:simplemap_eqne$4111_new_inv_
.sym 30760 w_uart_send_valid
.sym 30780 $abc$13614$new_n897_
.sym 30782 w_uart_send_data_ready
.sym 30783 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12079
.sym 30786 $abc$13614$new_n885_
.sym 30788 $abc$13614$new_n897_
.sym 30790 UART_FSM.r_state[3]
.sym 30791 w_uart_send_valid
.sym 30793 $abc$13614$new_n1564_
.sym 30794 FSM_I2C_FIFO.fifo.r_state_out[0]
.sym 30796 UART_FSM.r_state[2]
.sym 30801 UART_FSM.r_state[1]
.sym 30802 $abc$13614$auto$simplemap.cc:309:simplemap_lut$4546_new_
.sym 30804 $abc$13614$auto$simplemap.cc:256:simplemap_eqne$4111_new_inv_
.sym 30807 $abc$13614$auto$simplemap.cc:256:simplemap_eqne$4111_new_inv_
.sym 30809 UART_FSM.r_state[1]
.sym 30810 UART_FSM.r_state[0]
.sym 30812 UART_FSM.r_state[1]
.sym 30813 $abc$13614$new_n885_
.sym 30814 UART_FSM.r_state[0]
.sym 30815 $abc$13614$auto$simplemap.cc:256:simplemap_eqne$4111_new_inv_
.sym 30818 $abc$13614$new_n1564_
.sym 30819 $abc$13614$auto$simplemap.cc:256:simplemap_eqne$4111_new_inv_
.sym 30820 $abc$13614$auto$simplemap.cc:309:simplemap_lut$4546_new_
.sym 30821 FSM_I2C_FIFO.fifo.r_state_out[0]
.sym 30824 UART_FSM.r_state[0]
.sym 30825 UART_FSM.r_state[1]
.sym 30826 UART_FSM.r_state[3]
.sym 30827 UART_FSM.r_state[2]
.sym 30830 w_uart_send_valid
.sym 30833 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12079
.sym 30842 w_uart_send_valid
.sym 30843 $abc$13614$auto$simplemap.cc:256:simplemap_eqne$4111_new_inv_
.sym 30844 $abc$13614$new_n897_
.sym 30845 UART_FSM.r_state[0]
.sym 30848 UART_FSM.r_state[0]
.sym 30849 w_uart_send_data_ready
.sym 30850 UART_FSM.r_state[1]
.sym 30851 $abc$13614$new_n885_
.sym 30855 $abc$13614$new_n897_
.sym 30857 UART_FSM.r_state[0]
.sym 30859 i_clk$SB_IO_IN_$glb_clk
.sym 30860 i_rst$SB_IO_IN_$glb_sr
.sym 30873 $abc$13614$new_n881_
.sym 30879 $abc$13614$auto$rtlil.cc:1969:NotGate$13512
.sym 30903 $abc$13614$new_n1554_
.sym 30904 $abc$13614$auto$rtlil.cc:1969:NotGate$13512
.sym 30905 w_uart_send_data_ready
.sym 30908 UART_FSM.r_state[1]
.sym 30909 $abc$13614$auto$simplemap.cc:309:simplemap_lut$4546_new_
.sym 30911 w_uart_send_valid
.sym 30912 FSM_I2C_FIFO.fifo.r_state_out[0]
.sym 30913 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12079
.sym 30917 UART_FSM.r_state[0]
.sym 30920 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3240_new_
.sym 30921 w_uart_send_data[2]
.sym 30922 $abc$13614$new_n1555_
.sym 30925 $abc$13614$new_n885_
.sym 30928 $abc$13614$techmap$techmap\UART_FSM.$procmux$1361.$and$/usr/bin/../share/yosys/techmap.v:434$4053_Y[1]_new_
.sym 30929 $abc$13614$techmap$techmap\UART_FSM.$procmux$1224.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4038_Y_new_inv_
.sym 30930 $abc$13614$auto$simplemap.cc:256:simplemap_eqne$4111_new_inv_
.sym 30933 $abc$13614$new_n1557_
.sym 30935 $abc$13614$techmap$techmap\UART_FSM.$procmux$1224.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4038_Y_new_inv_
.sym 30936 $abc$13614$new_n1554_
.sym 30937 $abc$13614$new_n1555_
.sym 30938 $abc$13614$auto$simplemap.cc:309:simplemap_lut$4546_new_
.sym 30941 FSM_I2C_FIFO.fifo.r_state_out[0]
.sym 30942 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3240_new_
.sym 30943 $abc$13614$auto$simplemap.cc:309:simplemap_lut$4546_new_
.sym 30953 $abc$13614$auto$simplemap.cc:256:simplemap_eqne$4111_new_inv_
.sym 30956 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3240_new_
.sym 30959 $abc$13614$auto$rtlil.cc:1969:NotGate$13512
.sym 30961 $abc$13614$new_n1557_
.sym 30962 $abc$13614$techmap$techmap\UART_FSM.$procmux$1361.$and$/usr/bin/../share/yosys/techmap.v:434$4053_Y[1]_new_
.sym 30965 w_uart_send_data[2]
.sym 30968 w_uart_send_valid
.sym 30972 $abc$13614$new_n1554_
.sym 30973 $abc$13614$techmap$techmap\UART_FSM.$procmux$1224.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4038_Y_new_inv_
.sym 30977 $abc$13614$new_n885_
.sym 30978 UART_FSM.r_state[1]
.sym 30979 w_uart_send_data_ready
.sym 30980 UART_FSM.r_state[0]
.sym 30981 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12079
.sym 30982 i_clk$SB_IO_IN_$glb_clk
.sym 30983 i_rst$SB_IO_IN_$glb_sr
.sym 31001 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12079
.sym 31002 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12079
.sym 31019 w_uart_recived_valid
.sym 31026 UART_FSM.r_uart_recived_valid
.sym 31064 UART_FSM.r_uart_recived_valid
.sym 31105 i_clk$SB_IO_IN_$glb_clk
.sym 31106 i_rst$SB_IO_IN_$glb_sr
.sym 31115 o_tx$SB_IO_OUT
.sym 31118 o_tx$SB_IO_OUT
.sym 31134 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11793
.sym 31140 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7019_new_
.sym 31179 w_uart_recived_valid
.sym 31188 w_uart_recived_valid
.sym 31228 i_clk$SB_IO_IN_$glb_clk
.sym 31229 i_rst$SB_IO_IN_$glb_sr
.sym 31246 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3240_new_
.sym 31248 $abc$13614$auto$simplemap.cc:256:simplemap_eqne$4111_new_inv_
.sym 31259 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 31264 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10901
.sym 31271 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 31273 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10901
.sym 31275 uart.inst_rx.r_state[2]
.sym 31276 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1027.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[2]_new_
.sym 31280 $abc$13614$new_n920_
.sym 31281 uart.inst_rx.r_state[1]
.sym 31283 uart.inst_rx.r_state[0]
.sym 31284 $abc$13614$new_n921_
.sym 31289 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 31297 uart.inst_rx.r_data_bits[3]
.sym 31299 uart.inst_rx.r_data_bits[2]
.sym 31312 uart.inst_rx.r_state[0]
.sym 31313 uart.inst_rx.r_state[2]
.sym 31318 $abc$13614$new_n920_
.sym 31319 uart.inst_rx.r_state[1]
.sym 31329 uart.inst_rx.r_data_bits[2]
.sym 31330 $abc$13614$new_n921_
.sym 31331 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1027.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[2]_new_
.sym 31334 uart.inst_rx.r_data_bits[3]
.sym 31335 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 31336 uart.inst_rx.r_data_bits[2]
.sym 31337 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 31346 uart.inst_rx.r_state[1]
.sym 31347 uart.inst_rx.r_state[2]
.sym 31348 uart.inst_rx.r_state[0]
.sym 31350 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10901
.sym 31351 i_clk$SB_IO_IN_$glb_clk
.sym 31371 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7019_new_
.sym 31375 uart.inst_rx.r_data_bits[2]
.sym 31396 $abc$13614$auto$wreduce.cc:455:run$3313[0]
.sym 31397 uart.inst_rx.r_data_counter[1]
.sym 31398 uart.inst_rx.r_state[0]
.sym 31399 uart.inst_rx.r_data_counter[0]
.sym 31400 $abc$13614$techmap\uart.inst_rx.$0\o_rxsync[0:0]
.sym 31402 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 31404 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 31406 $PACKER_VCC_NET
.sym 31407 uart.inst_rx.r_data_counter[0]
.sym 31408 uart.inst_rx.r_data_counter[2]
.sym 31411 $abc$13614$new_n920_
.sym 31414 uart.inst_rx.r_state[2]
.sym 31415 uart.inst_rx.r_rxd_meta[2]
.sym 31416 $abc$13614$new_n1447_
.sym 31417 $abc$13614$new_n961_
.sym 31419 $abc$13614$new_n1445_
.sym 31420 uart.inst_rx.r_state[1]
.sym 31427 uart.inst_rx.r_state[0]
.sym 31428 uart.inst_rx.r_state[1]
.sym 31429 uart.inst_rx.r_state[2]
.sym 31433 $abc$13614$new_n920_
.sym 31435 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 31436 $abc$13614$techmap\uart.inst_rx.$0\o_rxsync[0:0]
.sym 31440 uart.inst_rx.r_data_counter[0]
.sym 31442 $PACKER_VCC_NET
.sym 31445 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 31446 $abc$13614$auto$wreduce.cc:455:run$3313[0]
.sym 31447 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 31448 uart.inst_rx.r_data_counter[0]
.sym 31451 $abc$13614$new_n1445_
.sym 31452 uart.inst_rx.r_data_counter[1]
.sym 31453 $abc$13614$new_n1447_
.sym 31454 $abc$13614$new_n961_
.sym 31457 uart.inst_rx.r_state[1]
.sym 31458 uart.inst_rx.r_state[2]
.sym 31459 uart.inst_rx.r_rxd_meta[2]
.sym 31460 uart.inst_rx.r_state[0]
.sym 31464 uart.inst_rx.r_data_counter[2]
.sym 31466 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 31469 uart.inst_rx.r_data_counter[0]
.sym 31471 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 31474 i_clk$SB_IO_IN_$glb_clk
.sym 31475 i_rst$SB_IO_IN_$glb_sr
.sym 31488 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 31490 $abc$13614$new_n921_
.sym 31493 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11793
.sym 31517 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 31519 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10901
.sym 31522 $abc$13614$new_n921_
.sym 31524 $abc$13614$new_n961_
.sym 31525 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 31528 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1021.$and$/usr/bin/../share/yosys/techmap.v:434$4758_Y[0]_new_
.sym 31529 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1021.$and$/usr/bin/../share/yosys/techmap.v:434$4758_Y[2]_new_
.sym 31530 uart.inst_rx.r_data_counter[0]
.sym 31531 uart.inst_rx.r_data_counter[2]
.sym 31535 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 31539 uart.inst_rx.r_data_counter[2]
.sym 31543 $abc$13614$auto$wreduce.cc:455:run$3313[2]
.sym 31544 uart.inst_rx.r_data_counter[1]
.sym 31549 $nextpnr_ICESTORM_LC_24$O
.sym 31552 uart.inst_rx.r_data_counter[0]
.sym 31555 $auto$alumacc.cc:474:replace_alu$3507.C[2]
.sym 31557 uart.inst_rx.r_data_counter[1]
.sym 31563 uart.inst_rx.r_data_counter[2]
.sym 31565 $auto$alumacc.cc:474:replace_alu$3507.C[2]
.sym 31568 $abc$13614$new_n961_
.sym 31569 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 31570 $abc$13614$new_n921_
.sym 31571 uart.inst_rx.r_data_counter[1]
.sym 31574 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 31575 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 31576 uart.inst_rx.r_data_counter[2]
.sym 31577 $abc$13614$auto$wreduce.cc:455:run$3313[2]
.sym 31580 $abc$13614$new_n921_
.sym 31581 uart.inst_rx.r_data_counter[0]
.sym 31583 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1021.$and$/usr/bin/../share/yosys/techmap.v:434$4758_Y[0]_new_
.sym 31587 $abc$13614$new_n921_
.sym 31588 uart.inst_rx.r_data_counter[2]
.sym 31589 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1021.$and$/usr/bin/../share/yosys/techmap.v:434$4758_Y[2]_new_
.sym 31596 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10901
.sym 31597 i_clk$SB_IO_IN_$glb_clk
.sym 31615 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 32352 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 32590 o_tx$SB_IO_OUT
.sym 32628 o_tx$SB_IO_OUT
.sym 32652 o_tx$SB_IO_OUT
.sym 33141 $PACKER_VCC_NET
.sym 33468 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12760
.sym 33510 FSM_I2C_FIFO.FSM.r_counterConfig[4]
.sym 33511 $abc$13614$auto$alumacc.cc:474:replace_alu$3440.BB[5]
.sym 33512 $abc$13614$auto$alumacc.cc:474:replace_alu$3440.BB[4]
.sym 33513 $abc$13614$auto$alumacc.cc:474:replace_alu$3440.BB[6]
.sym 33515 FSM_I2C_FIFO.FSM.r_counterConfig[5]
.sym 33516 FSM_I2C_FIFO.FSM.r_counterConfig[6]
.sym 33618 $abc$13614$auto$alumacc.cc:491:replace_alu$3442[7]
.sym 33664 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12793
.sym 33716 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[0]
.sym 33718 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[0]
.sym 33755 FSM_I2C_FIFO.FSM.r_counterConfig[2]
.sym 33817 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[2]
.sym 33818 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[3]
.sym 33819 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[4]
.sym 33820 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[5]
.sym 33821 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[6]
.sym 33822 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[7]
.sym 33873 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[4]
.sym 33917 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[4]
.sym 33918 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[1]
.sym 33919 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[3]
.sym 33920 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$7954[1]_new_inv_
.sym 33921 $abc$13614$new_n982_
.sym 33922 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[5]
.sym 33923 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$7954[2]_new_inv_
.sym 33924 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[6]
.sym 33980 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[4]
.sym 33981 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[0]
.sym 34019 $abc$13614$new_n1001_
.sym 34021 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$7942[1]_new_inv_
.sym 34022 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_write_addr[7]
.sym 34023 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_read_addr[7]
.sym 34024 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_write_addr[2]
.sym 34073 $PACKER_VCC_NET
.sym 34075 FSM_I2C_FIFO.fifo.fifo_internal.w_aux_write_en
.sym 34076 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_write_addr[2]
.sym 34122 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_write_addr[1]
.sym 34124 $abc$13614$new_n1000_
.sym 34125 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_write_addr[4]
.sym 34126 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_read_addr[5]
.sym 34127 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_read_addr[0]
.sym 34128 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_write_addr[6]
.sym 34167 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[2]
.sym 34173 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[7]
.sym 34174 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$7942[1]_new_inv_
.sym 34175 $PACKER_VCC_NET
.sym 34177 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_write_addr[7]
.sym 34191 FSM_I2C_FIFO.w_data_in[7]
.sym 34193 FSM_I2C_FIFO.w_data_in[6]
.sym 34195 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_read_addr[7]
.sym 34197 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_read_addr[1]
.sym 34198 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_read_addr[6]
.sym 34202 FSM_I2C_FIFO.w_data_in[5]
.sym 34204 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_read_addr[3]
.sym 34206 FSM_I2C_FIFO.w_data_in[4]
.sym 34209 $PACKER_VCC_NET
.sym 34210 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_read_addr[2]
.sym 34211 $PACKER_VCC_NET
.sym 34215 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_read_addr[4]
.sym 34220 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_read_addr[5]
.sym 34221 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_read_addr[0]
.sym 34224 w_fifo_data_out[4]
.sym 34225 w_fifo_data_out[0]
.sym 34226 FSM_I2C_FIFO.w_data_in[0]
.sym 34227 w_fifo_data_out[3]
.sym 34228 w_fifo_data_out[5]
.sym 34229 w_fifo_data_out[7]
.sym 34239 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_read_addr[0]
.sym 34240 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_read_addr[1]
.sym 34242 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_read_addr[2]
.sym 34243 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_read_addr[3]
.sym 34244 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_read_addr[4]
.sym 34245 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_read_addr[5]
.sym 34246 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_read_addr[6]
.sym 34247 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_read_addr[7]
.sym 34250 i_clk$SB_IO_IN_$glb_clk
.sym 34251 $PACKER_VCC_NET
.sym 34252 $PACKER_VCC_NET
.sym 34253 FSM_I2C_FIFO.w_data_in[5]
.sym 34255 FSM_I2C_FIFO.w_data_in[6]
.sym 34257 FSM_I2C_FIFO.w_data_in[7]
.sym 34259 FSM_I2C_FIFO.w_data_in[4]
.sym 34265 FSM_I2C_FIFO.w_data_in[7]
.sym 34268 FSM_I2C_FIFO.w_data_in[5]
.sym 34270 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[5]
.sym 34274 FSM_I2C_FIFO.w_data_in[4]
.sym 34288 w_fifo_data_out[4]
.sym 34295 FSM_I2C_FIFO.w_data_in[1]
.sym 34297 FSM_I2C_FIFO.w_data_in[2]
.sym 34298 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_write_addr[0]
.sym 34299 FSM_I2C_FIFO.w_data_in[3]
.sym 34300 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_write_addr[6]
.sym 34302 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_write_addr[1]
.sym 34303 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_write_addr[2]
.sym 34304 FSM_I2C_FIFO.fifo.fifo_internal.w_aux_write_en
.sym 34305 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_write_addr[4]
.sym 34306 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_write_addr[3]
.sym 34313 $PACKER_VCC_NET
.sym 34315 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_write_addr[7]
.sym 34318 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_write_addr[5]
.sym 34320 FSM_I2C_FIFO.w_data_in[0]
.sym 34329 uart.inst_tx.r_txdata[6]
.sym 34332 $abc$13614$new_n886_
.sym 34341 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_write_addr[0]
.sym 34342 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_write_addr[1]
.sym 34344 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_write_addr[2]
.sym 34345 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_write_addr[3]
.sym 34346 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_write_addr[4]
.sym 34347 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_write_addr[5]
.sym 34348 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_write_addr[6]
.sym 34349 FSM_I2C_FIFO.fifo.fifo_internal.memory.r_write_addr[7]
.sym 34352 i_clk$SB_IO_IN_$glb_clk
.sym 34353 FSM_I2C_FIFO.fifo.fifo_internal.w_aux_write_en
.sym 34354 FSM_I2C_FIFO.w_data_in[0]
.sym 34356 FSM_I2C_FIFO.w_data_in[1]
.sym 34358 FSM_I2C_FIFO.w_data_in[2]
.sym 34360 FSM_I2C_FIFO.w_data_in[3]
.sym 34362 $PACKER_VCC_NET
.sym 34365 $PACKER_VCC_NET
.sym 34379 w_fifo_data_out[0]
.sym 34380 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12061
.sym 34383 w_fifo_data_out[3]
.sym 34388 uart.inst_tx.r_txdata[2]
.sym 34427 w_uart_send_data[4]
.sym 34428 w_uart_send_data[3]
.sym 34429 $abc$13614$techmap$techmap\uart.inst_tx.$shiftx$../../uart/uart_tx.v:77$261.$4\buffer[7:0][0]_new_
.sym 34430 w_uart_send_data[7]
.sym 34431 w_uart_send_data[0]
.sym 34432 w_uart_send_data[5]
.sym 34434 $abc$13614$new_n1730_
.sym 34529 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12061
.sym 34530 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10192[0]_new_
.sym 34531 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5199_new_
.sym 34532 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10185[1]_new_
.sym 34533 uart.inst_tx.r_actstate[2]
.sym 34535 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12079
.sym 34536 uart.inst_tx.r_actstate[0]
.sym 34573 w_uart_send_data[1]
.sym 34583 $abc$13614$techmap$techmap\uart.inst_tx.$shiftx$../../uart/uart_tx.v:77$261.$4\buffer[7:0][0]_new_
.sym 34590 uart.inst_tx.r_actstate[1]
.sym 34592 uart.w_txpulse
.sym 34594 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10192[0]_new_
.sym 34633 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5084_new_
.sym 34634 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10192[1]_new_inv_
.sym 34636 $abc$13614$auto$rtlil.cc:1969:NotGate$13600
.sym 34637 o_tx$SB_IO_OUT
.sym 34682 w_uart_send_valid
.sym 34685 $abc$13614$auto$simplemap.cc:256:simplemap_eqne$4111_new_inv_
.sym 34736 uart.inst_tx.r_actstate[1]
.sym 34738 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3240_new_
.sym 34739 $abc$13614$auto$simplemap.cc:256:simplemap_eqne$4111_new_inv_
.sym 34792 $abc$13614$auto$simplemap.cc:256:simplemap_eqne$4111_new_inv_
.sym 34794 $abc$13614$new_n884_
.sym 34796 $abc$13614$new_n921_
.sym 34835 w_uart_recived_valid
.sym 34836 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[2]_new_
.sym 34837 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[0]_new_
.sym 34838 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[3]_new_
.sym 34839 $abc$13614$new_n883_
.sym 34840 w_uart_fsm_recived_data[0]
.sym 34841 w_uart_fsm_recived_data[2]
.sym 34842 w_uart_fsm_recived_data[3]
.sym 34937 w_uart_fsm_recived_data[1]
.sym 34938 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1027.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[1]_new_
.sym 34939 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[7]_new_
.sym 34940 $abc$13614$new_n884_
.sym 34941 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[1]_new_
.sym 34942 w_uart_fsm_recived_data[7]
.sym 34943 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1027.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[7]_new_
.sym 34986 w_uart_recived_valid
.sym 34989 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11633
.sym 35039 uart.inst_rx.r_data_bits[3]
.sym 35040 uart.inst_rx.r_data_bits[7]
.sym 35041 uart.inst_rx.r_data_bits[1]
.sym 35042 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1027.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[3]_new_
.sym 35043 uart.inst_rx.r_data_bits[0]
.sym 35046 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1027.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[0]_new_
.sym 35085 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11793
.sym 35091 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7019_new_
.sym 35094 uart.inst_rx.r_data_bits[2]
.sym 35095 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10901
.sym 35102 uart.inst_rx.r_data_bits[3]
.sym 35185 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 35186 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10901
.sym 35198 $abc$13614$new_n921_
.sym 37114 $abc$13614$auto$wreduce.cc:455:run$3294[2]
.sym 37115 $abc$13614$auto$wreduce.cc:455:run$3294[3]
.sym 37116 $abc$13614$auto$wreduce.cc:455:run$3294[4]
.sym 37117 $abc$13614$auto$wreduce.cc:455:run$3294[5]
.sym 37118 $abc$13614$auto$wreduce.cc:455:run$3294[6]
.sym 37119 $abc$13614$auto$wreduce.cc:455:run$3294[7]
.sym 37160 FSM_I2C_FIFO.FSM.r_counterConfig[6]
.sym 37162 FSM_I2C_FIFO.FSM.r_counterConfig[4]
.sym 37164 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12760
.sym 37173 $abc$13614$auto$wreduce.cc:455:run$3294[4]
.sym 37175 $abc$13614$auto$wreduce.cc:455:run$3294[6]
.sym 37176 $abc$13614$auto$wreduce.cc:455:run$3296[1]_new_
.sym 37182 $abc$13614$auto$wreduce.cc:455:run$3294[5]
.sym 37183 FSM_I2C_FIFO.FSM.r_counterConfig[5]
.sym 37192 $abc$13614$auto$wreduce.cc:455:run$3296[1]_new_
.sym 37195 $abc$13614$auto$wreduce.cc:455:run$3294[4]
.sym 37199 FSM_I2C_FIFO.FSM.r_counterConfig[5]
.sym 37207 FSM_I2C_FIFO.FSM.r_counterConfig[4]
.sym 37213 FSM_I2C_FIFO.FSM.r_counterConfig[6]
.sym 37222 $abc$13614$auto$wreduce.cc:455:run$3294[5]
.sym 37225 $abc$13614$auto$wreduce.cc:455:run$3296[1]_new_
.sym 37230 $abc$13614$auto$wreduce.cc:455:run$3296[1]_new_
.sym 37231 $abc$13614$auto$wreduce.cc:455:run$3294[6]
.sym 37232 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12760
.sym 37233 i_clk$SB_IO_IN_$glb_clk
.sym 37234 i_rst$SB_IO_IN_$glb_sr
.sym 37235 $abc$13614$auto$alumacc.cc:474:replace_alu$3440.BB[3]
.sym 37236 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$and$../../FSM_I2C_FIFO/../FSM/FSM.v:268$670_Y_new_
.sym 37237 $auto$alumacc.cc:474:replace_alu$3440.C[2]
.sym 37238 $abc$13614$new_n1259_
.sym 37239 FSM_I2C_FIFO.FSM.r_counterConfig[3]
.sym 37240 $abc$13614$auto$alumacc.cc:474:replace_alu$3440.BB[7]
.sym 37241 $abc$13614$new_n1260_
.sym 37242 FSM_I2C_FIFO.FSM.r_counterConfig[7]
.sym 37266 $PACKER_VCC_NET
.sym 37277 $PACKER_VCC_NET
.sym 37278 $abc$13614$auto$alumacc.cc:474:replace_alu$3440.BB[5]
.sym 37280 $abc$13614$auto$alumacc.cc:474:replace_alu$3440.BB[6]
.sym 37287 $abc$13614$auto$alumacc.cc:474:replace_alu$3440.BB[4]
.sym 37290 $PACKER_VCC_NET
.sym 37292 $abc$13614$auto$alumacc.cc:474:replace_alu$3440.BB[3]
.sym 37297 $abc$13614$auto$alumacc.cc:474:replace_alu$3440.BB[7]
.sym 37302 $auto$alumacc.cc:474:replace_alu$3440.C[2]
.sym 37306 $abc$13614$auto$alumacc.cc:474:replace_alu$3440.BB[2]
.sym 37308 $nextpnr_ICESTORM_LC_17$O
.sym 37310 $auto$alumacc.cc:474:replace_alu$3440.C[2]
.sym 37314 $auto$alumacc.cc:474:replace_alu$3440.C[3]
.sym 37317 $abc$13614$auto$alumacc.cc:474:replace_alu$3440.BB[2]
.sym 37320 $auto$alumacc.cc:474:replace_alu$3440.C[4]
.sym 37322 $PACKER_VCC_NET
.sym 37323 $abc$13614$auto$alumacc.cc:474:replace_alu$3440.BB[3]
.sym 37326 $auto$alumacc.cc:474:replace_alu$3440.C[5]
.sym 37328 $abc$13614$auto$alumacc.cc:474:replace_alu$3440.BB[4]
.sym 37329 $PACKER_VCC_NET
.sym 37332 $auto$alumacc.cc:474:replace_alu$3440.C[6]
.sym 37335 $abc$13614$auto$alumacc.cc:474:replace_alu$3440.BB[5]
.sym 37338 $auto$alumacc.cc:474:replace_alu$3440.C[7]
.sym 37340 $abc$13614$auto$alumacc.cc:474:replace_alu$3440.BB[6]
.sym 37344 $nextpnr_ICESTORM_LC_18$I3
.sym 37346 $abc$13614$auto$alumacc.cc:474:replace_alu$3440.BB[7]
.sym 37354 $nextpnr_ICESTORM_LC_18$I3
.sym 37360 FSM_I2C_FIFO.fifo.r_state_in[0]
.sym 37362 FSM_I2C_FIFO.fifo.r_state_in[1]
.sym 37363 $abc$13614$FSM_I2C_FIFO.FSM.i_ready_in_new_
.sym 37378 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12760
.sym 37381 $PACKER_VCC_NET
.sym 37385 $abc$13614$FSM_I2C_FIFO.FSM.i_fifo_full_new_
.sym 37417 FSM_I2C_FIFO.fifo.fifo_internal.w_aux_write_en
.sym 37418 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[0]
.sym 37420 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[0]
.sym 37426 $PACKER_VCC_NET
.sym 37450 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[0]
.sym 37462 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[0]
.sym 37465 $PACKER_VCC_NET
.sym 37478 FSM_I2C_FIFO.fifo.fifo_internal.w_aux_write_en
.sym 37479 i_clk$SB_IO_IN_$glb_clk
.sym 37480 i_rst$SB_IO_IN_$glb_sr
.sym 37483 FSM_I2C_FIFO.fifo.fifo_internal.w_aux_write_en
.sym 37508 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[0]
.sym 37512 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[0]
.sym 37514 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[3]
.sym 37525 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[0]
.sym 37527 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[5]
.sym 37530 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[4]
.sym 37531 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[1]
.sym 37532 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[3]
.sym 37537 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[6]
.sym 37542 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[2]
.sym 37553 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[7]
.sym 37554 $nextpnr_ICESTORM_LC_14$O
.sym 37556 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[0]
.sym 37560 $auto$alumacc.cc:474:replace_alu$3483.C[2]
.sym 37562 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[1]
.sym 37566 $auto$alumacc.cc:474:replace_alu$3483.C[3]
.sym 37569 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[2]
.sym 37570 $auto$alumacc.cc:474:replace_alu$3483.C[2]
.sym 37572 $auto$alumacc.cc:474:replace_alu$3483.C[4]
.sym 37575 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[3]
.sym 37576 $auto$alumacc.cc:474:replace_alu$3483.C[3]
.sym 37578 $auto$alumacc.cc:474:replace_alu$3483.C[5]
.sym 37580 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[4]
.sym 37582 $auto$alumacc.cc:474:replace_alu$3483.C[4]
.sym 37584 $auto$alumacc.cc:474:replace_alu$3483.C[6]
.sym 37587 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[5]
.sym 37588 $auto$alumacc.cc:474:replace_alu$3483.C[5]
.sym 37590 $auto$alumacc.cc:474:replace_alu$3483.C[7]
.sym 37593 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[6]
.sym 37594 $auto$alumacc.cc:474:replace_alu$3483.C[6]
.sym 37598 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[7]
.sym 37600 $auto$alumacc.cc:474:replace_alu$3483.C[7]
.sym 37605 $abc$13614$FSM_I2C_FIFO.FSM.i_fifo_full_new_
.sym 37606 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$7942[7]_new_inv_
.sym 37608 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[2]
.sym 37610 $abc$13614$new_n978_
.sym 37611 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[7]
.sym 37615 uart.inst_rx.r_data_bits[3]
.sym 37627 FSM_I2C_FIFO.fifo.fifo_internal.w_aux_write_en
.sym 37630 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[5]
.sym 37633 $abc$13614$new_n1001_
.sym 37634 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[6]
.sym 37638 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[1]
.sym 37646 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[1]
.sym 37647 FSM_I2C_FIFO.fifo.fifo_internal.w_aux_write_en
.sym 37650 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[5]
.sym 37655 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[2]
.sym 37656 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[3]
.sym 37657 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[4]
.sym 37659 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[6]
.sym 37661 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[4]
.sym 37663 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[5]
.sym 37664 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[0]
.sym 37665 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[6]
.sym 37667 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[3]
.sym 37668 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[0]
.sym 37672 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[0]
.sym 37673 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[2]
.sym 37681 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[4]
.sym 37684 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[0]
.sym 37686 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[1]
.sym 37692 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[3]
.sym 37696 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[2]
.sym 37697 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[3]
.sym 37698 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[2]
.sym 37699 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[3]
.sym 37702 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[0]
.sym 37703 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[6]
.sym 37704 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[6]
.sym 37705 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[0]
.sym 37710 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[5]
.sym 37714 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[4]
.sym 37715 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[5]
.sym 37716 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[5]
.sym 37717 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[4]
.sym 37722 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[6]
.sym 37724 FSM_I2C_FIFO.fifo.fifo_internal.w_aux_write_en
.sym 37725 i_clk$SB_IO_IN_$glb_clk
.sym 37726 i_rst$SB_IO_IN_$glb_sr
.sym 37739 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 37761 $PACKER_VCC_NET
.sym 37775 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[2]
.sym 37777 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[1]
.sym 37778 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[0]
.sym 37780 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[2]
.sym 37781 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[7]
.sym 37783 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[7]
.sym 37793 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[1]
.sym 37801 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[7]
.sym 37802 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[2]
.sym 37803 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[7]
.sym 37804 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[2]
.sym 37813 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[1]
.sym 37815 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[1]
.sym 37816 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[0]
.sym 37822 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[7]
.sym 37825 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[7]
.sym 37833 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[2]
.sym 37848 i_clk$SB_IO_IN_$glb_clk
.sym 37852 FSM_I2C_FIFO.w_data_in[2]
.sym 37854 FSM_I2C_FIFO.w_data_in[7]
.sym 37855 FSM_I2C_FIFO.w_data_in[0]
.sym 37857 FSM_I2C_FIFO.w_data_in[6]
.sym 37891 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[4]
.sym 37902 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[0]
.sym 37905 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[5]
.sym 37906 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[6]
.sym 37910 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[1]
.sym 37911 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[6]
.sym 37915 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[1]
.sym 37930 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[1]
.sym 37942 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[1]
.sym 37943 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[6]
.sym 37944 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[1]
.sym 37945 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[6]
.sym 37948 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[4]
.sym 37956 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[5]
.sym 37960 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[0]
.sym 37967 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[6]
.sym 37971 i_clk$SB_IO_IN_$glb_clk
.sym 37988 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[0]
.sym 37999 $abc$13614$auto$rtlil.cc:1969:NotGate$13512
.sym 38001 $abc$13614$new_n881_
.sym 38007 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12079
.sym 38015 FSM_I2C_FIFO.fifo.w_internal_data_out[3]
.sym 38021 FSM_I2C_FIFO.fifo.w_internal_data_out[0]
.sym 38025 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11423
.sym 38027 FSM_I2C_FIFO.w_data_in[0]
.sym 38031 FSM_I2C_FIFO.fifo.w_internal_data_out[7]
.sym 38035 FSM_I2C_FIFO.fifo.w_internal_data_out[5]
.sym 38045 FSM_I2C_FIFO.fifo.w_internal_data_out[4]
.sym 38054 FSM_I2C_FIFO.fifo.w_internal_data_out[4]
.sym 38062 FSM_I2C_FIFO.fifo.w_internal_data_out[0]
.sym 38066 FSM_I2C_FIFO.w_data_in[0]
.sym 38072 FSM_I2C_FIFO.fifo.w_internal_data_out[3]
.sym 38077 FSM_I2C_FIFO.fifo.w_internal_data_out[5]
.sym 38084 FSM_I2C_FIFO.fifo.w_internal_data_out[7]
.sym 38093 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11423
.sym 38094 i_clk$SB_IO_IN_$glb_clk
.sym 38113 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11423
.sym 38127 w_fifo_data_out[5]
.sym 38128 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12079
.sym 38129 w_fifo_data_out[7]
.sym 38139 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12079
.sym 38153 w_uart_send_valid
.sym 38155 w_uart_send_data[6]
.sym 38159 $abc$13614$auto$rtlil.cc:1969:NotGate$13512
.sym 38161 $abc$13614$new_n881_
.sym 38194 w_uart_send_valid
.sym 38196 w_uart_send_data[6]
.sym 38212 $abc$13614$new_n881_
.sym 38213 $abc$13614$auto$rtlil.cc:1969:NotGate$13512
.sym 38216 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12079
.sym 38217 i_clk$SB_IO_IN_$glb_clk
.sym 38218 i_rst$SB_IO_IN_$glb_sr
.sym 38219 $abc$13614$techmap$techmap\uart.inst_tx.$shiftx$../../uart/uart_tx.v:77$261.$4\buffer[7:0][1]_new_
.sym 38220 uart.inst_tx.r_txdata[5]
.sym 38221 uart.inst_tx.r_txdata[3]
.sym 38222 uart.inst_tx.r_txdata[0]
.sym 38223 uart.inst_tx.r_txdata[1]
.sym 38224 $abc$13614$new_n1728_
.sym 38225 uart.inst_tx.r_txdata[7]
.sym 38226 uart.inst_tx.r_txdata[4]
.sym 38241 $PACKER_VCC_NET
.sym 38248 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12061
.sym 38252 $abc$13614$techmap$techmap\uart.inst_tx.$shiftx$../../uart/uart_tx.v:77$261.$4\buffer[7:0][1]_new_
.sym 38253 $PACKER_VCC_NET
.sym 38260 w_uart_send_data[0]
.sym 38263 w_uart_send_data[7]
.sym 38264 uart.inst_tx.r_txdata[6]
.sym 38265 uart.inst_tx.r_txdata[2]
.sym 38267 $abc$13614$new_n886_
.sym 38268 w_fifo_data_out[3]
.sym 38270 w_fifo_data_out[4]
.sym 38272 w_fifo_data_out[0]
.sym 38275 $abc$13614$new_n886_
.sym 38276 $abc$13614$new_n881_
.sym 38277 w_uart_send_data[3]
.sym 38279 uart.inst_tx.r_txdata[0]
.sym 38280 $abc$13614$auto$rtlil.cc:1969:NotGate$13512
.sym 38281 w_uart_send_data[5]
.sym 38282 uart.inst_tx.r_bitcnt[1]
.sym 38283 uart.inst_tx.r_txdata[4]
.sym 38284 w_uart_send_data[4]
.sym 38287 w_fifo_data_out[5]
.sym 38288 uart.inst_tx.r_bitcnt[2]
.sym 38289 w_fifo_data_out[7]
.sym 38291 $abc$13614$new_n1730_
.sym 38293 $abc$13614$new_n886_
.sym 38294 w_uart_send_data[4]
.sym 38295 $abc$13614$new_n881_
.sym 38296 w_fifo_data_out[4]
.sym 38299 w_fifo_data_out[3]
.sym 38300 $abc$13614$new_n881_
.sym 38301 w_uart_send_data[3]
.sym 38302 $abc$13614$new_n886_
.sym 38305 $abc$13614$new_n1730_
.sym 38306 uart.inst_tx.r_txdata[4]
.sym 38307 uart.inst_tx.r_bitcnt[1]
.sym 38308 uart.inst_tx.r_txdata[0]
.sym 38311 w_uart_send_data[7]
.sym 38312 w_fifo_data_out[7]
.sym 38313 $abc$13614$new_n886_
.sym 38314 $abc$13614$new_n881_
.sym 38317 $abc$13614$new_n881_
.sym 38318 w_fifo_data_out[0]
.sym 38319 w_uart_send_data[0]
.sym 38320 $abc$13614$new_n886_
.sym 38323 w_uart_send_data[5]
.sym 38324 w_fifo_data_out[5]
.sym 38325 $abc$13614$new_n886_
.sym 38326 $abc$13614$new_n881_
.sym 38335 uart.inst_tx.r_txdata[2]
.sym 38336 uart.inst_tx.r_txdata[6]
.sym 38337 uart.inst_tx.r_bitcnt[2]
.sym 38338 uart.inst_tx.r_bitcnt[1]
.sym 38340 i_clk$SB_IO_IN_$glb_clk
.sym 38341 $abc$13614$auto$rtlil.cc:1969:NotGate$13512
.sym 38344 $abc$13614$techmap\uart.inst_tx.$sub$../../uart/uart_tx.v:80$264_Y[2]
.sym 38345 $abc$13614$new_n903_
.sym 38346 uart.inst_tx.r_bitcnt[2]
.sym 38347 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7087_new_inv_
.sym 38348 uart.inst_tx.r_bitcnt[1]
.sym 38349 $abc$13614$new_n1692_
.sym 38364 w_uart_send_data[0]
.sym 38372 uart.inst_tx.r_actstate[1]
.sym 38385 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5084_new_
.sym 38387 uart.inst_tx.r_actstate[2]
.sym 38392 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10192[0]_new_
.sym 38393 w_uart_send_valid
.sym 38397 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12079
.sym 38398 uart.inst_tx.r_actstate[0]
.sym 38404 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7087_new_inv_
.sym 38406 uart.inst_tx.r_actstate[0]
.sym 38407 uart.w_txpulse
.sym 38409 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5199_new_
.sym 38410 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10185[1]_new_
.sym 38412 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7087_new_inv_
.sym 38413 uart.inst_tx.r_actstate[1]
.sym 38416 uart.inst_tx.r_actstate[2]
.sym 38419 uart.inst_tx.r_actstate[0]
.sym 38422 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7087_new_inv_
.sym 38424 uart.w_txpulse
.sym 38425 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5084_new_
.sym 38429 uart.inst_tx.r_actstate[0]
.sym 38430 uart.inst_tx.r_actstate[2]
.sym 38431 uart.inst_tx.r_actstate[1]
.sym 38434 uart.w_txpulse
.sym 38435 uart.inst_tx.r_actstate[2]
.sym 38436 uart.inst_tx.r_actstate[1]
.sym 38437 uart.inst_tx.r_actstate[0]
.sym 38440 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7087_new_inv_
.sym 38441 uart.w_txpulse
.sym 38442 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5084_new_
.sym 38443 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5199_new_
.sym 38452 uart.inst_tx.r_actstate[2]
.sym 38453 uart.inst_tx.r_actstate[1]
.sym 38455 uart.inst_tx.r_actstate[0]
.sym 38458 w_uart_send_valid
.sym 38459 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10185[1]_new_
.sym 38460 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12079
.sym 38461 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10192[0]_new_
.sym 38463 i_clk$SB_IO_IN_$glb_clk
.sym 38464 i_rst$SB_IO_IN_$glb_sr
.sym 38465 uart.inst_tx.r_bitcnt[0]
.sym 38468 $abc$13614$techmap\uart.inst_tx.$sub$../../uart/uart_tx.v:80$264_Y[0]
.sym 38470 $abc$13614$new_n909_
.sym 38472 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5094_new_
.sym 38485 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12061
.sym 38491 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11793
.sym 38498 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12079
.sym 38506 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12061
.sym 38509 uart.inst_tx.r_actstate[1]
.sym 38510 $abc$13614$techmap$techmap\uart.inst_tx.$shiftx$../../uart/uart_tx.v:77$261.$4\buffer[7:0][0]_new_
.sym 38516 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5084_new_
.sym 38518 uart.inst_tx.r_actstate[2]
.sym 38519 uart.w_txpulse
.sym 38521 uart.inst_tx.r_actstate[0]
.sym 38522 $abc$13614$techmap$techmap\uart.inst_tx.$shiftx$../../uart/uart_tx.v:77$261.$4\buffer[7:0][1]_new_
.sym 38530 uart.inst_tx.r_bitcnt[0]
.sym 38535 $abc$13614$auto$rtlil.cc:1969:NotGate$13600
.sym 38551 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12061
.sym 38552 uart.inst_tx.r_actstate[1]
.sym 38557 uart.inst_tx.r_actstate[1]
.sym 38558 uart.w_txpulse
.sym 38559 uart.inst_tx.r_actstate[2]
.sym 38560 uart.inst_tx.r_actstate[0]
.sym 38569 uart.inst_tx.r_actstate[1]
.sym 38571 uart.inst_tx.r_actstate[2]
.sym 38575 $abc$13614$techmap$techmap\uart.inst_tx.$shiftx$../../uart/uart_tx.v:77$261.$4\buffer[7:0][0]_new_
.sym 38576 uart.inst_tx.r_bitcnt[0]
.sym 38577 $abc$13614$techmap$techmap\uart.inst_tx.$shiftx$../../uart/uart_tx.v:77$261.$4\buffer[7:0][1]_new_
.sym 38578 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5084_new_
.sym 38586 i_clk$SB_IO_IN_$glb_clk
.sym 38587 $abc$13614$auto$rtlil.cc:1969:NotGate$13600
.sym 38621 $abc$13614$techmap\uart.inst_rx.$5\r_state[2:0][1]_new_inv_
.sym 38633 $abc$13614$new_n883_
.sym 38639 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10192[0]_new_
.sym 38640 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10192[1]_new_inv_
.sym 38642 w_uart_fsm_recived_data[0]
.sym 38657 w_uart_fsm_recived_data[4]
.sym 38659 $abc$13614$new_n884_
.sym 38682 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10192[0]_new_
.sym 38683 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10192[1]_new_inv_
.sym 38692 $abc$13614$new_n884_
.sym 38693 w_uart_fsm_recived_data[0]
.sym 38694 w_uart_fsm_recived_data[4]
.sym 38695 $abc$13614$new_n883_
.sym 38698 $abc$13614$new_n883_
.sym 38699 $abc$13614$new_n884_
.sym 38700 w_uart_fsm_recived_data[0]
.sym 38701 w_uart_fsm_recived_data[4]
.sym 38709 i_clk$SB_IO_IN_$glb_clk
.sym 38710 i_rst$SB_IO_IN_$glb_sr
.sym 38715 w_uart_fsm_recived_data[4]
.sym 38717 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[4]_new_
.sym 38740 uart.inst_rx.r_data_bits[4]
.sym 38743 uart.inst_rx.r_data_bits[0]
.sym 38752 w_uart_fsm_recived_data[1]
.sym 38753 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[2]_new_
.sym 38754 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[0]_new_
.sym 38755 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[3]_new_
.sym 38757 $abc$13614$new_n921_
.sym 38758 w_uart_fsm_recived_data[2]
.sym 38759 w_uart_fsm_recived_data[3]
.sym 38760 w_uart_recived_valid
.sym 38763 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11793
.sym 38766 w_uart_fsm_recived_data[2]
.sym 38769 uart.inst_rx.r_data_bits[0]
.sym 38772 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7019_new_
.sym 38773 w_uart_fsm_recived_data[0]
.sym 38776 uart.inst_rx.r_data_bits[2]
.sym 38780 uart.inst_rx.r_data_bits[3]
.sym 38781 $abc$13614$techmap\uart.inst_rx.$5\r_state[2:0][1]_new_inv_
.sym 38783 w_uart_fsm_recived_data[3]
.sym 38785 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7019_new_
.sym 38786 $abc$13614$new_n921_
.sym 38787 $abc$13614$techmap\uart.inst_rx.$5\r_state[2:0][1]_new_inv_
.sym 38788 w_uart_recived_valid
.sym 38791 w_uart_fsm_recived_data[2]
.sym 38792 $abc$13614$techmap\uart.inst_rx.$5\r_state[2:0][1]_new_inv_
.sym 38793 uart.inst_rx.r_data_bits[2]
.sym 38794 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7019_new_
.sym 38797 $abc$13614$techmap\uart.inst_rx.$5\r_state[2:0][1]_new_inv_
.sym 38798 uart.inst_rx.r_data_bits[0]
.sym 38799 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7019_new_
.sym 38800 w_uart_fsm_recived_data[0]
.sym 38803 w_uart_fsm_recived_data[3]
.sym 38804 $abc$13614$techmap\uart.inst_rx.$5\r_state[2:0][1]_new_inv_
.sym 38805 uart.inst_rx.r_data_bits[3]
.sym 38806 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7019_new_
.sym 38809 w_uart_fsm_recived_data[1]
.sym 38810 w_uart_fsm_recived_data[3]
.sym 38811 w_uart_fsm_recived_data[2]
.sym 38815 w_uart_fsm_recived_data[0]
.sym 38816 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[0]_new_
.sym 38817 $abc$13614$new_n921_
.sym 38821 w_uart_fsm_recived_data[2]
.sym 38822 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[2]_new_
.sym 38824 $abc$13614$new_n921_
.sym 38827 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[3]_new_
.sym 38828 w_uart_fsm_recived_data[3]
.sym 38829 $abc$13614$new_n921_
.sym 38831 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11793
.sym 38832 i_clk$SB_IO_IN_$glb_clk
.sym 38833 i_rst$SB_IO_IN_$glb_sr
.sym 38834 w_uart_fsm_recived_data[6]
.sym 38837 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[5]_new_
.sym 38840 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[6]_new_
.sym 38841 w_uart_fsm_recived_data[5]
.sym 38876 uart.inst_rx.r_data_bits[7]
.sym 38877 uart.inst_rx.r_data_bits[1]
.sym 38879 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[1]_new_
.sym 38880 w_uart_fsm_recived_data[7]
.sym 38883 w_uart_fsm_recived_data[1]
.sym 38885 uart.inst_rx.r_data_bits[1]
.sym 38888 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7019_new_
.sym 38891 w_uart_fsm_recived_data[6]
.sym 38893 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[7]_new_
.sym 38896 uart.inst_rx.r_data_bits[2]
.sym 38898 w_uart_fsm_recived_data[5]
.sym 38899 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 38900 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 38901 $abc$13614$new_n921_
.sym 38902 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11793
.sym 38906 $abc$13614$techmap\uart.inst_rx.$5\r_state[2:0][1]_new_inv_
.sym 38909 $abc$13614$new_n921_
.sym 38910 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[1]_new_
.sym 38911 w_uart_fsm_recived_data[1]
.sym 38914 uart.inst_rx.r_data_bits[2]
.sym 38915 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 38916 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 38917 uart.inst_rx.r_data_bits[1]
.sym 38920 $abc$13614$techmap\uart.inst_rx.$5\r_state[2:0][1]_new_inv_
.sym 38921 uart.inst_rx.r_data_bits[7]
.sym 38922 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7019_new_
.sym 38923 w_uart_fsm_recived_data[7]
.sym 38926 w_uart_fsm_recived_data[5]
.sym 38927 w_uart_fsm_recived_data[6]
.sym 38928 w_uart_fsm_recived_data[7]
.sym 38932 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7019_new_
.sym 38933 uart.inst_rx.r_data_bits[1]
.sym 38934 $abc$13614$techmap\uart.inst_rx.$5\r_state[2:0][1]_new_inv_
.sym 38935 w_uart_fsm_recived_data[1]
.sym 38938 $abc$13614$new_n921_
.sym 38939 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[7]_new_
.sym 38940 w_uart_fsm_recived_data[7]
.sym 38944 $abc$13614$techmap\uart.inst_rx.$5\r_state[2:0][1]_new_inv_
.sym 38945 uart.inst_rx.r_data_bits[7]
.sym 38946 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 38947 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 38954 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11793
.sym 38955 i_clk$SB_IO_IN_$glb_clk
.sym 38956 i_rst$SB_IO_IN_$glb_sr
.sym 38957 uart.inst_rx.r_data_bits[5]
.sym 38958 uart.inst_rx.r_data_bits[6]
.sym 38959 uart.inst_rx.r_data_bits[4]
.sym 38961 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1027.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[6]_new_
.sym 38963 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1027.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[5]_new_
.sym 38964 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1027.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[4]_new_
.sym 38989 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7019_new_
.sym 39000 uart.inst_rx.r_data_bits[1]
.sym 39005 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 39007 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1027.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[1]_new_
.sym 39008 uart.inst_rx.r_data_bits[1]
.sym 39009 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1027.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[3]_new_
.sym 39010 uart.inst_rx.r_data_bits[0]
.sym 39012 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1027.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[7]_new_
.sym 39013 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1027.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[0]_new_
.sym 39014 uart.inst_rx.r_data_bits[3]
.sym 39016 uart.inst_rx.r_data_bits[4]
.sym 39018 uart.inst_rx.r_data_bits[0]
.sym 39022 uart.inst_rx.r_data_bits[3]
.sym 39023 uart.inst_rx.r_data_bits[7]
.sym 39024 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 39025 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10901
.sym 39029 $abc$13614$new_n921_
.sym 39031 $abc$13614$new_n921_
.sym 39032 uart.inst_rx.r_data_bits[3]
.sym 39033 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1027.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[3]_new_
.sym 39038 $abc$13614$new_n921_
.sym 39039 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1027.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[7]_new_
.sym 39040 uart.inst_rx.r_data_bits[7]
.sym 39043 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1027.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[1]_new_
.sym 39045 $abc$13614$new_n921_
.sym 39046 uart.inst_rx.r_data_bits[1]
.sym 39049 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 39050 uart.inst_rx.r_data_bits[4]
.sym 39051 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 39052 uart.inst_rx.r_data_bits[3]
.sym 39055 $abc$13614$new_n921_
.sym 39056 uart.inst_rx.r_data_bits[0]
.sym 39057 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1027.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[0]_new_
.sym 39073 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 39074 uart.inst_rx.r_data_bits[0]
.sym 39075 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 39076 uart.inst_rx.r_data_bits[1]
.sym 39077 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10901
.sym 39078 i_clk$SB_IO_IN_$glb_clk
.sym 39095 $PACKER_VCC_NET
.sym 39109 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 41099 FSM_I2C_FIFO.FSM.r_counterConfig[0]
.sym 41101 $abc$13614$auto$wreduce.cc:455:run$3294[3]
.sym 41192 FSM_I2C_FIFO.FSM.r_counterConfig[1]
.sym 41195 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12793
.sym 41231 FSM_I2C_FIFO.FSM.r_counterConfig[4]
.sym 41234 FSM_I2C_FIFO.FSM.r_counterConfig[3]
.sym 41236 FSM_I2C_FIFO.FSM.r_counterConfig[5]
.sym 41237 FSM_I2C_FIFO.FSM.r_counterConfig[7]
.sym 41239 FSM_I2C_FIFO.FSM.r_counterConfig[2]
.sym 41245 FSM_I2C_FIFO.FSM.r_counterConfig[6]
.sym 41257 FSM_I2C_FIFO.FSM.r_counterConfig[1]
.sym 41259 FSM_I2C_FIFO.FSM.r_counterConfig[0]
.sym 41262 $nextpnr_ICESTORM_LC_13$O
.sym 41265 FSM_I2C_FIFO.FSM.r_counterConfig[0]
.sym 41268 $auto$alumacc.cc:474:replace_alu$3477.C[2]
.sym 41270 FSM_I2C_FIFO.FSM.r_counterConfig[1]
.sym 41274 $auto$alumacc.cc:474:replace_alu$3477.C[3]
.sym 41277 FSM_I2C_FIFO.FSM.r_counterConfig[2]
.sym 41278 $auto$alumacc.cc:474:replace_alu$3477.C[2]
.sym 41280 $auto$alumacc.cc:474:replace_alu$3477.C[4]
.sym 41282 FSM_I2C_FIFO.FSM.r_counterConfig[3]
.sym 41284 $auto$alumacc.cc:474:replace_alu$3477.C[3]
.sym 41286 $auto$alumacc.cc:474:replace_alu$3477.C[5]
.sym 41288 FSM_I2C_FIFO.FSM.r_counterConfig[4]
.sym 41290 $auto$alumacc.cc:474:replace_alu$3477.C[4]
.sym 41292 $auto$alumacc.cc:474:replace_alu$3477.C[6]
.sym 41294 FSM_I2C_FIFO.FSM.r_counterConfig[5]
.sym 41296 $auto$alumacc.cc:474:replace_alu$3477.C[5]
.sym 41298 $auto$alumacc.cc:474:replace_alu$3477.C[7]
.sym 41301 FSM_I2C_FIFO.FSM.r_counterConfig[6]
.sym 41302 $auto$alumacc.cc:474:replace_alu$3477.C[6]
.sym 41305 FSM_I2C_FIFO.FSM.r_counterConfig[7]
.sym 41308 $auto$alumacc.cc:474:replace_alu$3477.C[7]
.sym 41312 $abc$13614$new_n1735_
.sym 41314 $abc$13614$new_n1704_
.sym 41315 $abc$13614$new_n1734_
.sym 41316 $abc$13614$new_n1267_
.sym 41317 FSM_I2C_FIFO.FSM.r_nstate[1]
.sym 41319 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12760
.sym 41335 FSM_I2C_FIFO.FSM.r_counterConfig[2]
.sym 41356 FSM_I2C_FIFO.FSM.r_counterConfig[1]
.sym 41359 $abc$13614$new_n1260_
.sym 41360 $abc$13614$auto$alumacc.cc:491:replace_alu$3442[7]
.sym 41364 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12760
.sym 41365 FSM_I2C_FIFO.FSM.r_counterConfig[3]
.sym 41368 $abc$13614$auto$wreduce.cc:455:run$3294[7]
.sym 41369 FSM_I2C_FIFO.FSM.r_counterConfig[2]
.sym 41371 $abc$13614$auto$wreduce.cc:455:run$3294[3]
.sym 41373 $abc$13614$auto$wreduce.cc:455:run$3296[1]_new_
.sym 41376 FSM_I2C_FIFO.FSM.r_counterConfig[7]
.sym 41378 FSM_I2C_FIFO.FSM.r_counterConfig[4]
.sym 41380 $abc$13614$new_n1259_
.sym 41381 FSM_I2C_FIFO.w_addr_ready
.sym 41382 FSM_I2C_FIFO.FSM.r_counterConfig[0]
.sym 41383 FSM_I2C_FIFO.FSM.r_counterConfig[5]
.sym 41384 FSM_I2C_FIFO.FSM.r_counterConfig[6]
.sym 41387 FSM_I2C_FIFO.FSM.r_counterConfig[3]
.sym 41392 FSM_I2C_FIFO.w_addr_ready
.sym 41393 $abc$13614$new_n1259_
.sym 41394 $abc$13614$auto$alumacc.cc:491:replace_alu$3442[7]
.sym 41395 $abc$13614$new_n1260_
.sym 41401 FSM_I2C_FIFO.FSM.r_counterConfig[1]
.sym 41404 FSM_I2C_FIFO.FSM.r_counterConfig[3]
.sym 41405 FSM_I2C_FIFO.FSM.r_counterConfig[6]
.sym 41406 FSM_I2C_FIFO.FSM.r_counterConfig[7]
.sym 41407 FSM_I2C_FIFO.FSM.r_counterConfig[4]
.sym 41410 $abc$13614$auto$wreduce.cc:455:run$3294[3]
.sym 41412 $abc$13614$auto$wreduce.cc:455:run$3296[1]_new_
.sym 41416 FSM_I2C_FIFO.FSM.r_counterConfig[7]
.sym 41422 FSM_I2C_FIFO.FSM.r_counterConfig[2]
.sym 41423 FSM_I2C_FIFO.FSM.r_counterConfig[1]
.sym 41424 FSM_I2C_FIFO.FSM.r_counterConfig[0]
.sym 41425 FSM_I2C_FIFO.FSM.r_counterConfig[5]
.sym 41429 $abc$13614$auto$wreduce.cc:455:run$3296[1]_new_
.sym 41431 $abc$13614$auto$wreduce.cc:455:run$3294[7]
.sym 41432 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12760
.sym 41433 i_clk$SB_IO_IN_$glb_clk
.sym 41434 i_rst$SB_IO_IN_$glb_sr
.sym 41435 $abc$13614$new_n1262_
.sym 41436 $abc$13614$new_n1750_
.sym 41437 $abc$13614$new_n1257_
.sym 41438 FSM_I2C_FIFO.FSM.r_nstate[0]
.sym 41439 FSM_I2C_FIFO.FSM.r_nstate[2]
.sym 41441 $abc$13614$new_n1737_
.sym 41442 $abc$13614$new_n1261_
.sym 41452 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12760
.sym 41459 $abc$13614$auto$wreduce.cc:455:run$3296[1]_new_
.sym 41461 $abc$13614$FSM_I2C_FIFO.FSM.i_ready_in_new_
.sym 41462 FSM_I2C_FIFO.w_data_in_valid
.sym 41467 FSM_I2C_FIFO.w_addr_ready
.sym 41469 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12760
.sym 41470 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$7759_new_inv_
.sym 41478 FSM_I2C_FIFO.w_data_in_valid
.sym 41480 FSM_I2C_FIFO.fifo.r_state_in[1]
.sym 41494 $abc$13614$FSM_I2C_FIFO.FSM.i_fifo_full_new_
.sym 41502 FSM_I2C_FIFO.fifo.r_state_in[0]
.sym 41504 FSM_I2C_FIFO.fifo.r_state_in[1]
.sym 41521 FSM_I2C_FIFO.w_data_in_valid
.sym 41522 FSM_I2C_FIFO.fifo.r_state_in[1]
.sym 41523 $abc$13614$FSM_I2C_FIFO.FSM.i_fifo_full_new_
.sym 41524 FSM_I2C_FIFO.fifo.r_state_in[0]
.sym 41533 FSM_I2C_FIFO.w_data_in_valid
.sym 41534 FSM_I2C_FIFO.fifo.r_state_in[0]
.sym 41535 FSM_I2C_FIFO.fifo.r_state_in[1]
.sym 41541 FSM_I2C_FIFO.fifo.r_state_in[0]
.sym 41542 FSM_I2C_FIFO.fifo.r_state_in[1]
.sym 41556 i_clk$SB_IO_IN_$glb_clk
.sym 41557 i_rst$SB_IO_IN_$glb_sr
.sym 41573 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 41584 $abc$13614$new_n1195_
.sym 41590 FSM_I2C_FIFO.FSM.r_state[1]
.sym 41593 $abc$13614$auto$rtlil.cc:1969:NotGate$13532
.sym 41600 $abc$13614$FSM_I2C_FIFO.FSM.i_fifo_full_new_
.sym 41612 $abc$13614$FSM_I2C_FIFO.FSM.i_ready_in_new_
.sym 41616 FSM_I2C_FIFO.w_data_in_valid
.sym 41644 $abc$13614$FSM_I2C_FIFO.FSM.i_ready_in_new_
.sym 41645 $abc$13614$FSM_I2C_FIFO.FSM.i_fifo_full_new_
.sym 41647 FSM_I2C_FIFO.w_data_in_valid
.sym 41681 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1481.$and$/usr/bin/../share/yosys/techmap.v:434$4750_Y_new_
.sym 41682 FSM_I2C_FIFO.w_data_in_valid
.sym 41684 $abc$13614$new_n984_
.sym 41685 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 41688 $abc$13614$new_n1195_
.sym 41699 $PACKER_VCC_NET
.sym 41705 FSM_I2C_FIFO.FSM.r_state[2]
.sym 41724 FSM_I2C_FIFO.fifo.fifo_internal.w_aux_write_en
.sym 41725 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$7954[1]_new_inv_
.sym 41726 $abc$13614$new_n982_
.sym 41728 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$7954[2]_new_inv_
.sym 41732 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$7942[7]_new_inv_
.sym 41733 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[7]
.sym 41740 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[2]
.sym 41744 $abc$13614$new_n978_
.sym 41745 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[7]
.sym 41748 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$7942[1]_new_inv_
.sym 41762 $abc$13614$new_n978_
.sym 41763 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$7942[1]_new_inv_
.sym 41767 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[7]
.sym 41768 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[7]
.sym 41781 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[2]
.sym 41791 $abc$13614$new_n982_
.sym 41792 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$7942[7]_new_inv_
.sym 41793 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$7954[2]_new_inv_
.sym 41794 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$7954[1]_new_inv_
.sym 41797 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[7]
.sym 41801 FSM_I2C_FIFO.fifo.fifo_internal.w_aux_write_en
.sym 41802 i_clk$SB_IO_IN_$glb_clk
.sym 41803 i_rst$SB_IO_IN_$glb_sr
.sym 41804 $abc$13614$new_n967_
.sym 41805 $abc$13614$new_n965_
.sym 41809 $abc$13614$auto$rtlil.cc:1969:NotGate$13532
.sym 41812 $abc$13614$auto$fsm_map.cc:102:implement_pattern_cache$3573_new_inv_
.sym 41813 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[4]
.sym 41821 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[7]
.sym 41834 FSM_I2C_FIFO.w_data_in[1]
.sym 41837 FSM_I2C_FIFO.w_data_in[2]
.sym 41838 FSM_I2C_FIFO.w_data_in[3]
.sym 41928 FSM_I2C_FIFO.w_data_in[1]
.sym 41930 FSM_I2C_FIFO.w_data_in[3]
.sym 41932 FSM_I2C_FIFO.w_data_in[4]
.sym 41934 FSM_I2C_FIFO.w_data_in[5]
.sym 41943 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12735
.sym 41951 $abc$13614$auto$wreduce.cc:455:run$3296[1]_new_
.sym 41952 FSM_I2C_FIFO.w_data_read_bits[1]
.sym 41954 FSM_I2C_FIFO.w_data_read_bits[6]
.sym 41956 FSM_I2C_FIFO.w_data_read_bits[4]
.sym 41958 FSM_I2C_FIFO.w_data_read_bits[7]
.sym 41960 FSM_I2C_FIFO.w_data_read_bits[0]
.sym 41962 FSM_I2C_FIFO.w_data_read_bits[5]
.sym 41968 $abc$13614$new_n967_
.sym 41969 $abc$13614$new_n965_
.sym 41974 FSM_I2C_FIFO.w_data_read_bits[7]
.sym 41976 $abc$13614$new_n967_
.sym 41977 $abc$13614$new_n965_
.sym 41978 FSM_I2C_FIFO.w_data_read_bits[6]
.sym 41981 $abc$13614$auto$rtlil.cc:1969:NotGate$13532
.sym 41984 FSM_I2C_FIFO.w_data_read_bits[0]
.sym 41990 FSM_I2C_FIFO.w_data_read_bits[2]
.sym 41994 FSM_I2C_FIFO.w_data_in[2]
.sym 41996 FSM_I2C_FIFO.w_data_in[7]
.sym 41997 FSM_I2C_FIFO.w_data_in[0]
.sym 41999 FSM_I2C_FIFO.w_data_in[6]
.sym 42013 $abc$13614$new_n965_
.sym 42014 $abc$13614$new_n967_
.sym 42015 FSM_I2C_FIFO.w_data_read_bits[2]
.sym 42016 FSM_I2C_FIFO.w_data_in[2]
.sym 42025 FSM_I2C_FIFO.w_data_read_bits[7]
.sym 42026 FSM_I2C_FIFO.w_data_in[7]
.sym 42027 $abc$13614$new_n965_
.sym 42028 $abc$13614$new_n967_
.sym 42031 $abc$13614$new_n967_
.sym 42032 FSM_I2C_FIFO.w_data_in[0]
.sym 42033 $abc$13614$new_n965_
.sym 42034 FSM_I2C_FIFO.w_data_read_bits[0]
.sym 42043 $abc$13614$new_n965_
.sym 42044 $abc$13614$new_n967_
.sym 42045 FSM_I2C_FIFO.w_data_read_bits[6]
.sym 42046 FSM_I2C_FIFO.w_data_in[6]
.sym 42048 i_clk$SB_IO_IN_$glb_clk
.sym 42049 $abc$13614$auto$rtlil.cc:1969:NotGate$13532
.sym 42055 $abc$13614$new_n1056_
.sym 42056 $abc$13614$auto$wreduce.cc:455:run$3296[1]_new_
.sym 42057 $abc$13614$new_n1055_
.sym 42074 FSM_I2C_FIFO.w_data_read_bits[3]
.sym 42076 FSM_I2C_FIFO.w_data_read_bits[2]
.sym 42078 FSM_I2C_FIFO.i2c_master.r_odata_latch[0]
.sym 42081 FSM_I2C_FIFO.i2c_master.r_odata_latch[1]
.sym 42084 FSM_I2C_FIFO.i2c_master.r_odata_latch[3]
.sym 42173 FSM_I2C_FIFO.w_data_read_bits[1]
.sym 42174 FSM_I2C_FIFO.w_data_read_bits[6]
.sym 42175 FSM_I2C_FIFO.w_data_read_bits[4]
.sym 42176 FSM_I2C_FIFO.w_data_read_bits[7]
.sym 42177 FSM_I2C_FIFO.w_data_read_bits[0]
.sym 42178 FSM_I2C_FIFO.w_data_read_bits[5]
.sym 42179 FSM_I2C_FIFO.w_data_read_bits[3]
.sym 42180 FSM_I2C_FIFO.w_data_read_bits[2]
.sym 42204 FSM_I2C_FIFO.i2c_master.r_odata_latch[6]
.sym 42340 w_uart_send_data[7]
.sym 42341 uart.inst_tx.r_bitcnt[2]
.sym 42342 $abc$13614$new_n1728_
.sym 42343 uart.inst_tx.r_bitcnt[1]
.sym 42345 w_uart_send_data[4]
.sym 42346 w_uart_send_data[3]
.sym 42348 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12079
.sym 42349 w_uart_send_data[0]
.sym 42350 w_uart_send_data[5]
.sym 42351 uart.inst_tx.r_bitcnt[1]
.sym 42355 w_uart_send_data[1]
.sym 42359 uart.inst_tx.r_txdata[7]
.sym 42362 uart.inst_tx.r_txdata[5]
.sym 42363 uart.inst_tx.r_txdata[3]
.sym 42365 uart.inst_tx.r_txdata[1]
.sym 42366 w_uart_send_valid
.sym 42370 uart.inst_tx.r_txdata[5]
.sym 42371 $abc$13614$new_n1728_
.sym 42372 uart.inst_tx.r_bitcnt[1]
.sym 42373 uart.inst_tx.r_txdata[1]
.sym 42377 w_uart_send_valid
.sym 42379 w_uart_send_data[5]
.sym 42382 w_uart_send_valid
.sym 42384 w_uart_send_data[3]
.sym 42388 w_uart_send_data[0]
.sym 42391 w_uart_send_valid
.sym 42394 w_uart_send_data[1]
.sym 42396 w_uart_send_valid
.sym 42400 uart.inst_tx.r_bitcnt[1]
.sym 42401 uart.inst_tx.r_bitcnt[2]
.sym 42402 uart.inst_tx.r_txdata[3]
.sym 42403 uart.inst_tx.r_txdata[7]
.sym 42406 w_uart_send_valid
.sym 42409 w_uart_send_data[7]
.sym 42412 w_uart_send_data[4]
.sym 42413 w_uart_send_valid
.sym 42416 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12079
.sym 42417 i_clk$SB_IO_IN_$glb_clk
.sym 42418 i_rst$SB_IO_IN_$glb_sr
.sym 42446 FSM_I2C_FIFO.i2c_master.r_odata_latch[5]
.sym 42452 w_uart_send_valid
.sym 42460 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12061
.sym 42463 $abc$13614$new_n903_
.sym 42464 uart.w_txpulse
.sym 42465 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7087_new_inv_
.sym 42466 $PACKER_VCC_NET
.sym 42467 $abc$13614$new_n1692_
.sym 42468 uart.inst_tx.r_bitcnt[0]
.sym 42471 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12061
.sym 42474 $PACKER_VCC_NET
.sym 42475 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5094_new_
.sym 42482 uart.inst_tx.r_bitcnt[1]
.sym 42483 uart.inst_tx.r_actstate[1]
.sym 42486 $abc$13614$techmap\uart.inst_tx.$sub$../../uart/uart_tx.v:80$264_Y[2]
.sym 42488 uart.inst_tx.r_bitcnt[2]
.sym 42492 $nextpnr_ICESTORM_LC_5$O
.sym 42494 uart.inst_tx.r_bitcnt[0]
.sym 42498 $auto$alumacc.cc:474:replace_alu$3513.C[2]
.sym 42500 uart.inst_tx.r_bitcnt[1]
.sym 42501 $PACKER_VCC_NET
.sym 42505 $PACKER_VCC_NET
.sym 42506 uart.inst_tx.r_bitcnt[2]
.sym 42508 $auto$alumacc.cc:474:replace_alu$3513.C[2]
.sym 42511 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7087_new_inv_
.sym 42512 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12061
.sym 42513 $abc$13614$techmap\uart.inst_tx.$sub$../../uart/uart_tx.v:80$264_Y[2]
.sym 42514 uart.w_txpulse
.sym 42517 uart.w_txpulse
.sym 42518 uart.inst_tx.r_bitcnt[2]
.sym 42519 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5094_new_
.sym 42520 $abc$13614$new_n903_
.sym 42523 uart.inst_tx.r_bitcnt[0]
.sym 42525 uart.inst_tx.r_bitcnt[2]
.sym 42526 uart.inst_tx.r_bitcnt[1]
.sym 42529 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12061
.sym 42530 $abc$13614$new_n1692_
.sym 42531 uart.w_txpulse
.sym 42532 uart.inst_tx.r_actstate[1]
.sym 42535 uart.inst_tx.r_bitcnt[2]
.sym 42536 uart.inst_tx.r_bitcnt[1]
.sym 42537 uart.inst_tx.r_bitcnt[0]
.sym 42538 uart.w_txpulse
.sym 42539 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12061
.sym 42540 i_clk$SB_IO_IN_$glb_clk
.sym 42541 i_rst$SB_IO_IN_$glb_sr
.sym 42560 uart.w_txpulse
.sym 42568 FSM_I2C_FIFO.i2c_master.r_odata_latch[3]
.sym 42569 FSM_I2C_FIFO.i2c_master.r_odata_latch[0]
.sym 42575 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 42577 FSM_I2C_FIFO.i2c_master.r_odata_latch[1]
.sym 42585 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12061
.sym 42586 $abc$13614$techmap\uart.inst_tx.$sub$../../uart/uart_tx.v:80$264_Y[0]
.sym 42588 $abc$13614$new_n909_
.sym 42594 $PACKER_VCC_NET
.sym 42595 uart.w_txpulse
.sym 42598 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5094_new_
.sym 42599 uart.inst_tx.r_bitcnt[0]
.sym 42602 uart.inst_tx.r_actstate[1]
.sym 42607 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12061
.sym 42608 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10192[0]_new_
.sym 42616 uart.inst_tx.r_bitcnt[0]
.sym 42617 uart.w_txpulse
.sym 42619 $abc$13614$new_n909_
.sym 42635 $PACKER_VCC_NET
.sym 42637 uart.inst_tx.r_bitcnt[0]
.sym 42646 $abc$13614$techmap\uart.inst_tx.$sub$../../uart/uart_tx.v:80$264_Y[0]
.sym 42647 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10192[0]_new_
.sym 42648 uart.w_txpulse
.sym 42649 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5094_new_
.sym 42658 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12061
.sym 42660 uart.inst_tx.r_actstate[1]
.sym 42662 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12061
.sym 42663 i_clk$SB_IO_IN_$glb_clk
.sym 42664 i_rst$SB_IO_IN_$glb_sr
.sym 42666 FSM_I2C_FIFO.i2c_master.r_odata_latch[5]
.sym 42667 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2117.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 42668 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2147.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 42669 FSM_I2C_FIFO.i2c_master.r_odata_latch[4]
.sym 42671 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2088.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 42672 FSM_I2C_FIFO.i2c_master.r_odata_latch[3]
.sym 42679 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12061
.sym 42680 $PACKER_VCC_NET
.sym 42681 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12253
.sym 42683 uart.w_txpulse
.sym 42691 FSM_I2C_FIFO.i2c_master.r_odata_latch[6]
.sym 42700 $abc$13614$new_n921_
.sym 42788 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2178.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 42789 FSM_I2C_FIFO.i2c_master.r_odata_latch[0]
.sym 42790 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2210.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 42791 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2277.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 42792 FSM_I2C_FIFO.i2c_master.r_odata_latch[2]
.sym 42793 FSM_I2C_FIFO.i2c_master.r_odata_latch[1]
.sym 42794 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2243.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 42795 FSM_I2C_FIFO.i2c_master.r_odata_latch[6]
.sym 42797 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6725_new_inv_
.sym 42833 w_uart_fsm_recived_data[4]
.sym 42834 $abc$13614$techmap\uart.inst_rx.$5\r_state[2:0][1]_new_inv_
.sym 42840 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11793
.sym 42843 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[4]_new_
.sym 42846 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7019_new_
.sym 42849 uart.inst_rx.r_data_bits[4]
.sym 42860 $abc$13614$new_n921_
.sym 42886 w_uart_fsm_recived_data[4]
.sym 42887 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[4]_new_
.sym 42888 $abc$13614$new_n921_
.sym 42898 w_uart_fsm_recived_data[4]
.sym 42899 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7019_new_
.sym 42900 uart.inst_rx.r_data_bits[4]
.sym 42901 $abc$13614$techmap\uart.inst_rx.$5\r_state[2:0][1]_new_inv_
.sym 42908 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11793
.sym 42909 i_clk$SB_IO_IN_$glb_clk
.sym 42910 i_rst$SB_IO_IN_$glb_sr
.sym 42925 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12253
.sym 42926 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11793
.sym 42927 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 42932 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12190
.sym 42945 $abc$13614$new_n1284_
.sym 42952 w_uart_fsm_recived_data[6]
.sym 42955 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[5]_new_
.sym 42960 uart.inst_rx.r_data_bits[5]
.sym 42961 uart.inst_rx.r_data_bits[6]
.sym 42965 $abc$13614$techmap\uart.inst_rx.$5\r_state[2:0][1]_new_inv_
.sym 42966 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[6]_new_
.sym 42970 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11793
.sym 42975 $abc$13614$new_n921_
.sym 42976 w_uart_fsm_recived_data[6]
.sym 42980 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7019_new_
.sym 42983 w_uart_fsm_recived_data[5]
.sym 42985 w_uart_fsm_recived_data[6]
.sym 42986 $abc$13614$new_n921_
.sym 42988 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[6]_new_
.sym 43003 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7019_new_
.sym 43004 w_uart_fsm_recived_data[5]
.sym 43005 uart.inst_rx.r_data_bits[5]
.sym 43006 $abc$13614$techmap\uart.inst_rx.$5\r_state[2:0][1]_new_inv_
.sym 43021 uart.inst_rx.r_data_bits[6]
.sym 43022 w_uart_fsm_recived_data[6]
.sym 43023 $abc$13614$techmap\uart.inst_rx.$5\r_state[2:0][1]_new_inv_
.sym 43024 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7019_new_
.sym 43027 $abc$13614$new_n921_
.sym 43029 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[5]_new_
.sym 43030 w_uart_fsm_recived_data[5]
.sym 43031 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11793
.sym 43032 i_clk$SB_IO_IN_$glb_clk
.sym 43033 i_rst$SB_IO_IN_$glb_sr
.sym 43053 $abc$13614$techmap\uart.inst_rx.$5\r_state[2:0][1]_new_inv_
.sym 43076 uart.inst_rx.r_data_bits[7]
.sym 43081 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1027.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[5]_new_
.sym 43082 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1027.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[4]_new_
.sym 43092 uart.inst_rx.r_data_bits[6]
.sym 43093 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 43097 $abc$13614$new_n921_
.sym 43099 uart.inst_rx.r_data_bits[5]
.sym 43100 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 43101 uart.inst_rx.r_data_bits[4]
.sym 43102 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10901
.sym 43103 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1027.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[6]_new_
.sym 43108 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1027.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[5]_new_
.sym 43109 uart.inst_rx.r_data_bits[5]
.sym 43110 $abc$13614$new_n921_
.sym 43114 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1027.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[6]_new_
.sym 43115 $abc$13614$new_n921_
.sym 43116 uart.inst_rx.r_data_bits[6]
.sym 43120 $abc$13614$new_n921_
.sym 43121 uart.inst_rx.r_data_bits[4]
.sym 43123 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1027.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[4]_new_
.sym 43132 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 43133 uart.inst_rx.r_data_bits[7]
.sym 43134 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 43135 uart.inst_rx.r_data_bits[6]
.sym 43144 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 43145 uart.inst_rx.r_data_bits[5]
.sym 43146 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 43147 uart.inst_rx.r_data_bits[6]
.sym 43150 uart.inst_rx.r_data_bits[5]
.sym 43151 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 43152 uart.inst_rx.r_data_bits[4]
.sym 43153 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 43154 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10901
.sym 43155 i_clk$SB_IO_IN_$glb_clk
.sym 43183 $abc$13614$new_n921_
.sym 45046 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12793
.sym 45312 FSM_I2C_FIFO.FSM.r_counterConfig[0]
.sym 45313 $abc$13614$auto$wreduce.cc:455:run$3296[1]_new_
.sym 45318 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12793
.sym 45322 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12760
.sym 45334 FSM_I2C_FIFO.FSM.r_counterConfig[1]
.sym 45359 $abc$13614$auto$wreduce.cc:455:run$3296[1]_new_
.sym 45361 FSM_I2C_FIFO.FSM.r_counterConfig[1]
.sym 45376 $abc$13614$auto$wreduce.cc:455:run$3296[1]_new_
.sym 45377 FSM_I2C_FIFO.FSM.r_counterConfig[0]
.sym 45378 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12760
.sym 45386 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12793
.sym 45387 i_clk$SB_IO_IN_$glb_clk
.sym 45388 i_rst$SB_IO_IN_$glb_sr
.sym 45392 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12961
.sym 45396 FSM_I2C_FIFO.FSM.r_state[1]
.sym 45409 $abc$13614$auto$wreduce.cc:455:run$3296[1]_new_
.sym 45421 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 45422 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 45430 $abc$13614$new_n1262_
.sym 45434 $abc$13614$new_n1267_
.sym 45438 $abc$13614$new_n1195_
.sym 45439 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$and$../../FSM_I2C_FIFO/../FSM/FSM.v:268$670_Y_new_
.sym 45440 $abc$13614$new_n1704_
.sym 45441 $abc$13614$new_n1734_
.sym 45446 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 45449 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 45451 FSM_I2C_FIFO.FSM.r_nstate[1]
.sym 45453 FSM_I2C_FIFO.FSM.r_state[1]
.sym 45454 $abc$13614$new_n1735_
.sym 45455 FSM_I2C_FIFO.FSM.r_state[2]
.sym 45456 FSM_I2C_FIFO.FSM.r_state[0]
.sym 45457 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12961
.sym 45459 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$and$../../FSM_I2C_FIFO/../FSM/FSM.v:182$639_Y_new_
.sym 45461 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$7759_new_inv_
.sym 45463 FSM_I2C_FIFO.FSM.r_state[2]
.sym 45464 FSM_I2C_FIFO.FSM.r_state[1]
.sym 45465 $abc$13614$new_n1734_
.sym 45466 $abc$13614$new_n1704_
.sym 45475 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$7759_new_inv_
.sym 45476 FSM_I2C_FIFO.FSM.r_nstate[1]
.sym 45477 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$and$../../FSM_I2C_FIFO/../FSM/FSM.v:268$670_Y_new_
.sym 45478 FSM_I2C_FIFO.FSM.r_state[0]
.sym 45481 FSM_I2C_FIFO.FSM.r_state[1]
.sym 45482 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$and$../../FSM_I2C_FIFO/../FSM/FSM.v:268$670_Y_new_
.sym 45483 FSM_I2C_FIFO.FSM.r_state[0]
.sym 45484 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$and$../../FSM_I2C_FIFO/../FSM/FSM.v:182$639_Y_new_
.sym 45487 $abc$13614$new_n1262_
.sym 45488 FSM_I2C_FIFO.FSM.r_nstate[1]
.sym 45490 $abc$13614$new_n1195_
.sym 45493 $abc$13614$new_n1735_
.sym 45494 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 45495 FSM_I2C_FIFO.FSM.r_state[1]
.sym 45496 $abc$13614$new_n1267_
.sym 45506 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$7759_new_inv_
.sym 45507 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 45509 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12961
.sym 45510 i_clk$SB_IO_IN_$glb_clk
.sym 45511 i_rst$SB_IO_IN_$glb_sr
.sym 45512 $abc$13614$auto$alumacc.cc:474:replace_alu$3449.BB[4]
.sym 45513 FSM_I2C_FIFO.FSM.r_state[2]
.sym 45514 FSM_I2C_FIFO.FSM.r_state[0]
.sym 45515 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 45516 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 45517 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$and$../../FSM_I2C_FIFO/../FSM/FSM.v:182$639_Y_new_
.sym 45529 FSM_I2C_FIFO.FSM.r_state[1]
.sym 45534 $abc$13614$new_n1195_
.sym 45537 FSM_I2C_FIFO.w_addr_ready
.sym 45541 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6712[0]_new_
.sym 45546 FSM_I2C_FIFO.FSM.r_state[1]
.sym 45547 FSM_I2C_FIFO.FSM.r_state[2]
.sym 45553 $abc$13614$new_n1262_
.sym 45555 $abc$13614$new_n1257_
.sym 45556 FSM_I2C_FIFO.FSM.r_nstate[0]
.sym 45559 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 45562 $abc$13614$new_n1750_
.sym 45564 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12961
.sym 45565 FSM_I2C_FIFO.FSM.r_nstate[2]
.sym 45567 $abc$13614$new_n1737_
.sym 45568 FSM_I2C_FIFO.FSM.r_state[1]
.sym 45570 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$and$../../FSM_I2C_FIFO/../FSM/FSM.v:268$670_Y_new_
.sym 45571 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$7759_new_inv_
.sym 45573 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 45574 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$and$../../FSM_I2C_FIFO/../FSM/FSM.v:182$639_Y_new_
.sym 45576 $abc$13614$new_n1261_
.sym 45577 $abc$13614$new_n1262_
.sym 45578 FSM_I2C_FIFO.FSM.r_state[2]
.sym 45579 FSM_I2C_FIFO.FSM.r_state[0]
.sym 45581 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 45582 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 45584 $abc$13614$auto$rtlil.cc:1969:NotGate$13532
.sym 45586 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 45588 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$7759_new_inv_
.sym 45592 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$and$../../FSM_I2C_FIFO/../FSM/FSM.v:268$670_Y_new_
.sym 45593 $abc$13614$new_n1262_
.sym 45594 FSM_I2C_FIFO.FSM.r_state[0]
.sym 45595 FSM_I2C_FIFO.FSM.r_state[1]
.sym 45598 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 45599 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$and$../../FSM_I2C_FIFO/../FSM/FSM.v:268$670_Y_new_
.sym 45601 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 45604 $abc$13614$new_n1737_
.sym 45605 $abc$13614$new_n1750_
.sym 45606 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$and$../../FSM_I2C_FIFO/../FSM/FSM.v:182$639_Y_new_
.sym 45607 FSM_I2C_FIFO.FSM.r_state[2]
.sym 45610 $abc$13614$auto$rtlil.cc:1969:NotGate$13532
.sym 45611 $abc$13614$new_n1261_
.sym 45612 $abc$13614$new_n1257_
.sym 45613 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$and$../../FSM_I2C_FIFO/../FSM/FSM.v:182$639_Y_new_
.sym 45622 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 45623 FSM_I2C_FIFO.FSM.r_nstate[0]
.sym 45624 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$7759_new_inv_
.sym 45625 FSM_I2C_FIFO.FSM.r_state[0]
.sym 45628 FSM_I2C_FIFO.FSM.r_nstate[2]
.sym 45629 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 45630 $abc$13614$new_n1262_
.sym 45631 FSM_I2C_FIFO.FSM.r_state[2]
.sym 45632 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12961
.sym 45633 i_clk$SB_IO_IN_$glb_clk
.sym 45634 i_rst$SB_IO_IN_$glb_sr
.sym 45642 $abc$13614$auto$alumacc.cc:491:replace_alu$3451[7]
.sym 45656 FSM_I2C_FIFO.FSM.r_state[2]
.sym 45658 FSM_I2C_FIFO.FSM.r_state[0]
.sym 45659 FSM_I2C_FIFO.FSM.r_state[0]
.sym 45660 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[0]
.sym 45661 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$7942[1]_new_inv_
.sym 45662 $abc$13614$new_n1195_
.sym 45663 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 45669 FSM_I2C_FIFO.FSM.r_counterAck[4]
.sym 45758 $abc$13614$auto$alumacc.cc:474:replace_alu$3449.BB[7]
.sym 45760 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6712[0]_new_
.sym 45761 $abc$13614$auto$alumacc.cc:474:replace_alu$3449.BB[6]
.sym 45762 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1501.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4011_Y_new_inv_
.sym 45763 $abc$13614$auto$alumacc.cc:474:replace_alu$3449.BB[5]
.sym 45764 $abc$13614$auto$alumacc.cc:474:replace_alu$3449.BB[2]
.sym 45765 $abc$13614$new_n1217_
.sym 45780 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12735
.sym 45781 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12741
.sym 45782 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 45785 FSM_I2C_FIFO.FSM.r_counterAck[2]
.sym 45788 $abc$13614$new_n1195_
.sym 45800 $abc$13614$FSM_I2C_FIFO.FSM.i_fifo_full_new_
.sym 45801 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[3]
.sym 45802 $abc$13614$FSM_I2C_FIFO.FSM.i_ready_in_new_
.sym 45804 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$7759_new_inv_
.sym 45805 $abc$13614$new_n978_
.sym 45807 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1481.$and$/usr/bin/../share/yosys/techmap.v:434$4750_Y_new_
.sym 45808 $abc$13614$auto$wreduce.cc:455:run$3296[1]_new_
.sym 45809 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[4]
.sym 45810 $abc$13614$auto$fsm_map.cc:102:implement_pattern_cache$3573_new_inv_
.sym 45812 $abc$13614$auto$rtlil.cc:1969:NotGate$13532
.sym 45816 FSM_I2C_FIFO.w_data_in_valid
.sym 45817 FSM_I2C_FIFO.FSM.r_state[2]
.sym 45818 FSM_I2C_FIFO.FSM.r_state[1]
.sym 45819 FSM_I2C_FIFO.FSM.r_state[0]
.sym 45821 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$7942[1]_new_inv_
.sym 45823 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 45826 $abc$13614$new_n984_
.sym 45832 FSM_I2C_FIFO.FSM.r_state[0]
.sym 45833 FSM_I2C_FIFO.FSM.r_state[1]
.sym 45834 FSM_I2C_FIFO.FSM.r_state[2]
.sym 45835 FSM_I2C_FIFO.w_data_in_valid
.sym 45838 $abc$13614$FSM_I2C_FIFO.FSM.i_fifo_full_new_
.sym 45839 $abc$13614$new_n984_
.sym 45840 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1481.$and$/usr/bin/../share/yosys/techmap.v:434$4750_Y_new_
.sym 45841 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[3]
.sym 45850 FSM_I2C_FIFO.w_data_in_valid
.sym 45851 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[3]
.sym 45852 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 45853 $abc$13614$auto$fsm_map.cc:102:implement_pattern_cache$3573_new_inv_
.sym 45856 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$7942[1]_new_inv_
.sym 45857 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[4]
.sym 45858 $abc$13614$new_n978_
.sym 45859 $abc$13614$FSM_I2C_FIFO.FSM.i_ready_in_new_
.sym 45874 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$7759_new_inv_
.sym 45875 $abc$13614$auto$wreduce.cc:455:run$3296[1]_new_
.sym 45879 i_clk$SB_IO_IN_$glb_clk
.sym 45880 $abc$13614$auto$rtlil.cc:1969:NotGate$13532
.sym 45881 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$procmux$1971_Y[6]_new_inv_
.sym 45884 FSM_I2C_FIFO.FSM.r_counterAck[6]
.sym 45885 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5718_Y[6]_new_
.sym 45887 $abc$13614$new_n1218_
.sym 45888 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5719_Y[6]_new_
.sym 45894 $abc$13614$auto$wreduce.cc:455:run$3296[1]_new_
.sym 45897 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[3]
.sym 45899 FSM_I2C_FIFO.w_addr_ready
.sym 45900 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$7759_new_inv_
.sym 45903 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 45904 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 45907 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 45908 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 45923 FSM_I2C_FIFO.FSM.r_state[1]
.sym 45926 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1501.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4011_Y_new_inv_
.sym 45930 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[4]
.sym 45931 FSM_I2C_FIFO.FSM.r_state[0]
.sym 45934 FSM_I2C_FIFO.FSM.r_state[2]
.sym 45935 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 45955 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 45956 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[4]
.sym 45961 FSM_I2C_FIFO.FSM.r_state[1]
.sym 45962 FSM_I2C_FIFO.FSM.r_state[0]
.sym 45963 FSM_I2C_FIFO.FSM.r_state[2]
.sym 45964 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1501.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4011_Y_new_inv_
.sym 45985 FSM_I2C_FIFO.FSM.r_state[1]
.sym 45986 FSM_I2C_FIFO.FSM.r_state[0]
.sym 45987 FSM_I2C_FIFO.FSM.r_state[2]
.sym 46004 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5719_Y[2]_new_
.sym 46005 FSM_I2C_FIFO.FSM.r_counterAck[2]
.sym 46006 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$procmux$1971_Y[2]_new_inv_
.sym 46010 $abc$13614$new_n1253_
.sym 46011 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5718_Y[2]_new_
.sym 46016 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[4]
.sym 46021 $abc$13614$new_n1045_
.sym 46027 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 46029 FSM_I2C_FIFO.w_addr_ready
.sym 46032 FSM_I2C_FIFO.i2c_master.r_odata_latch[4]
.sym 46036 FSM_I2C_FIFO.i2c_master.r_odata_latch[7]
.sym 46045 $abc$13614$new_n967_
.sym 46046 $abc$13614$new_n965_
.sym 46048 FSM_I2C_FIFO.w_data_in[3]
.sym 46052 FSM_I2C_FIFO.w_data_in[5]
.sym 46058 $abc$13614$auto$rtlil.cc:1969:NotGate$13532
.sym 46061 FSM_I2C_FIFO.w_data_read_bits[1]
.sym 46062 FSM_I2C_FIFO.w_data_in[1]
.sym 46063 FSM_I2C_FIFO.w_data_read_bits[5]
.sym 46065 FSM_I2C_FIFO.w_data_read_bits[3]
.sym 46073 FSM_I2C_FIFO.w_data_read_bits[4]
.sym 46074 FSM_I2C_FIFO.w_data_in[4]
.sym 46084 $abc$13614$new_n965_
.sym 46085 $abc$13614$new_n967_
.sym 46086 FSM_I2C_FIFO.w_data_in[1]
.sym 46087 FSM_I2C_FIFO.w_data_read_bits[1]
.sym 46096 FSM_I2C_FIFO.w_data_in[3]
.sym 46097 $abc$13614$new_n967_
.sym 46098 $abc$13614$new_n965_
.sym 46099 FSM_I2C_FIFO.w_data_read_bits[3]
.sym 46108 FSM_I2C_FIFO.w_data_read_bits[4]
.sym 46109 $abc$13614$new_n967_
.sym 46110 $abc$13614$new_n965_
.sym 46111 FSM_I2C_FIFO.w_data_in[4]
.sym 46120 $abc$13614$new_n965_
.sym 46121 $abc$13614$new_n967_
.sym 46122 FSM_I2C_FIFO.w_data_in[5]
.sym 46123 FSM_I2C_FIFO.w_data_read_bits[5]
.sym 46125 i_clk$SB_IO_IN_$glb_clk
.sym 46126 $abc$13614$auto$rtlil.cc:1969:NotGate$13532
.sym 46129 $abc$13614$new_n1120_
.sym 46155 FSM_I2C_FIFO.i2c_master.r_odata_latch[2]
.sym 46157 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 46169 FSM_I2C_FIFO.w_data_read_bits[6]
.sym 46170 FSM_I2C_FIFO.w_data_read_bits[4]
.sym 46172 FSM_I2C_FIFO.w_data_read_bits[0]
.sym 46173 FSM_I2C_FIFO.w_data_read_bits[5]
.sym 46176 FSM_I2C_FIFO.w_data_read_bits[1]
.sym 46179 FSM_I2C_FIFO.w_data_read_bits[7]
.sym 46181 $abc$13614$new_n1056_
.sym 46182 FSM_I2C_FIFO.w_data_read_bits[3]
.sym 46183 FSM_I2C_FIFO.w_data_read_bits[2]
.sym 46191 $abc$13614$new_n1055_
.sym 46231 FSM_I2C_FIFO.w_data_read_bits[1]
.sym 46232 FSM_I2C_FIFO.w_data_read_bits[0]
.sym 46233 FSM_I2C_FIFO.w_data_read_bits[3]
.sym 46234 FSM_I2C_FIFO.w_data_read_bits[4]
.sym 46239 $abc$13614$new_n1056_
.sym 46240 $abc$13614$new_n1055_
.sym 46243 FSM_I2C_FIFO.w_data_read_bits[6]
.sym 46244 FSM_I2C_FIFO.w_data_read_bits[7]
.sym 46245 FSM_I2C_FIFO.w_data_read_bits[5]
.sym 46246 FSM_I2C_FIFO.w_data_read_bits[2]
.sym 46251 FSM_I2C_FIFO.w_data_write_bits[0]
.sym 46254 $abc$13614$new_n1122_
.sym 46257 FSM_I2C_FIFO.w_data_write_bits[3]
.sym 46291 FSM_I2C_FIFO.i2c_master.r_odata_latch[0]
.sym 46294 FSM_I2C_FIFO.i2c_master.r_odata_latch[1]
.sym 46297 FSM_I2C_FIFO.i2c_master.r_odata_latch[3]
.sym 46302 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11056
.sym 46304 FSM_I2C_FIFO.i2c_master.r_odata_latch[4]
.sym 46306 FSM_I2C_FIFO.i2c_master.r_odata_latch[5]
.sym 46308 FSM_I2C_FIFO.i2c_master.r_odata_latch[7]
.sym 46313 FSM_I2C_FIFO.i2c_master.r_odata_latch[6]
.sym 46315 FSM_I2C_FIFO.i2c_master.r_odata_latch[2]
.sym 46327 FSM_I2C_FIFO.i2c_master.r_odata_latch[1]
.sym 46331 FSM_I2C_FIFO.i2c_master.r_odata_latch[6]
.sym 46338 FSM_I2C_FIFO.i2c_master.r_odata_latch[4]
.sym 46344 FSM_I2C_FIFO.i2c_master.r_odata_latch[7]
.sym 46348 FSM_I2C_FIFO.i2c_master.r_odata_latch[0]
.sym 46355 FSM_I2C_FIFO.i2c_master.r_odata_latch[5]
.sym 46362 FSM_I2C_FIFO.i2c_master.r_odata_latch[3]
.sym 46366 FSM_I2C_FIFO.i2c_master.r_odata_latch[2]
.sym 46370 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11056
.sym 46371 i_clk$SB_IO_IN_$glb_clk
.sym 46373 $abc$13614$new_n1183_
.sym 46377 $abc$13614$new_n1185_
.sym 46379 FSM_I2C_FIFO.w_addr_bits[4]
.sym 46380 FSM_I2C_FIFO.w_addr_bits[3]
.sym 46390 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11056
.sym 46394 FSM_I2C_FIFO.i2c_master.r_odata_latch[5]
.sym 46407 FSM_I2C_FIFO.w_data_write_bits[3]
.sym 46496 FSM_I2C_FIFO.i2c_master.r_addr_latch[1]
.sym 46499 FSM_I2C_FIFO.i2c_master.r_addr_latch[3]
.sym 46500 FSM_I2C_FIFO.i2c_master.r_addr_latch[4]
.sym 46502 $abc$13614$new_n1717_
.sym 46511 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 46521 $abc$13614$new_n1171_
.sym 46522 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12190
.sym 46523 FSM_I2C_FIFO.w_data_write_bits[0]
.sym 46527 FSM_I2C_FIFO.i2c_master.r_odata_latch[7]
.sym 46528 FSM_I2C_FIFO.i2c_master.r_odata_latch[4]
.sym 46619 $abc$13614$new_n1339_
.sym 46622 FSM_I2C_FIFO.i2c_master.r_idata_latch[3]
.sym 46624 FSM_I2C_FIFO.i2c_master.r_idata_latch[0]
.sym 46628 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12453
.sym 46640 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12079
.sym 46651 FSM_I2C_FIFO.i2c_master.r_odata_latch[2]
.sym 46652 FSM_I2C_FIFO.w_sda_i
.sym 46743 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2061.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 46744 $abc$13614$new_n1291_
.sym 46745 FSM_I2C_FIFO.i2c_master.r_odata_latch[7]
.sym 46746 $abc$13614$new_n1298_
.sym 46748 $abc$13614$new_n1286_
.sym 46769 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 46784 FSM_I2C_FIFO.i2c_master.r_odata_latch[5]
.sym 46787 FSM_I2C_FIFO.i2c_master.r_odata_latch[4]
.sym 46788 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 46790 FSM_I2C_FIFO.i2c_master.r_odata_latch[3]
.sym 46794 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12190
.sym 46796 $abc$13614$new_n1284_
.sym 46797 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2088.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 46798 FSM_I2C_FIFO.i2c_master.r_odata_latch[3]
.sym 46801 $abc$13614$new_n1291_
.sym 46808 FSM_I2C_FIFO.i2c_master.r_odata_latch[5]
.sym 46809 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2117.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 46810 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2147.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 46811 $abc$13614$new_n1298_
.sym 46812 FSM_I2C_FIFO.w_sda_i
.sym 46813 $abc$13614$new_n1294_
.sym 46822 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2088.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 46823 FSM_I2C_FIFO.i2c_master.r_odata_latch[5]
.sym 46825 $abc$13614$new_n1284_
.sym 46828 FSM_I2C_FIFO.i2c_master.r_odata_latch[4]
.sym 46829 $abc$13614$new_n1294_
.sym 46830 FSM_I2C_FIFO.w_sda_i
.sym 46831 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 46834 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 46835 FSM_I2C_FIFO.w_sda_i
.sym 46836 $abc$13614$new_n1298_
.sym 46837 FSM_I2C_FIFO.i2c_master.r_odata_latch[3]
.sym 46840 FSM_I2C_FIFO.i2c_master.r_odata_latch[4]
.sym 46841 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2117.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 46842 $abc$13614$new_n1284_
.sym 46852 $abc$13614$new_n1291_
.sym 46853 FSM_I2C_FIFO.i2c_master.r_odata_latch[5]
.sym 46854 FSM_I2C_FIFO.w_sda_i
.sym 46855 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 46859 $abc$13614$new_n1284_
.sym 46860 FSM_I2C_FIFO.i2c_master.r_odata_latch[3]
.sym 46861 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2147.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 46862 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12190
.sym 46863 i_clk$SB_IO_IN_$glb_clk
.sym 46864 i_rst$SB_IO_IN_$glb_sr
.sym 46865 $abc$13614$new_n1311_
.sym 46866 FSM_I2C_FIFO.i2c_master.r_idata_latch[7]
.sym 46867 $abc$13614$new_n1302_
.sym 46868 $abc$13614$new_n1308_
.sym 46869 $abc$13614$new_n1305_
.sym 46870 FSM_I2C_FIFO.i2c_master.r_idata_latch[5]
.sym 46871 $abc$13614$new_n1294_
.sym 46872 $abc$13614$new_n1741_
.sym 46884 $abc$13614$new_n1284_
.sym 46892 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 46896 FSM_I2C_FIFO.w_sda_i
.sym 46908 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12190
.sym 46909 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2277.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 46912 FSM_I2C_FIFO.w_sda_i
.sym 46913 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 46914 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2178.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 46916 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2210.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 46918 FSM_I2C_FIFO.i2c_master.r_odata_latch[2]
.sym 46920 FSM_I2C_FIFO.w_sda_i
.sym 46921 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 46922 FSM_I2C_FIFO.w_sda_i
.sym 46925 $abc$13614$new_n1308_
.sym 46928 $abc$13614$new_n1284_
.sym 46929 FSM_I2C_FIFO.i2c_master.r_odata_latch[6]
.sym 46930 $abc$13614$new_n1311_
.sym 46931 FSM_I2C_FIFO.i2c_master.r_odata_latch[0]
.sym 46932 $abc$13614$new_n1302_
.sym 46934 $abc$13614$new_n1305_
.sym 46935 FSM_I2C_FIFO.i2c_master.r_odata_latch[1]
.sym 46936 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2243.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 46939 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 46940 FSM_I2C_FIFO.i2c_master.r_odata_latch[2]
.sym 46941 FSM_I2C_FIFO.w_sda_i
.sym 46942 $abc$13614$new_n1302_
.sym 46945 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2243.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 46946 $abc$13614$new_n1284_
.sym 46948 FSM_I2C_FIFO.i2c_master.r_odata_latch[0]
.sym 46951 FSM_I2C_FIFO.w_sda_i
.sym 46952 $abc$13614$new_n1305_
.sym 46953 FSM_I2C_FIFO.i2c_master.r_odata_latch[1]
.sym 46954 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 46957 FSM_I2C_FIFO.i2c_master.r_odata_latch[6]
.sym 46958 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 46959 $abc$13614$new_n1311_
.sym 46960 FSM_I2C_FIFO.w_sda_i
.sym 46963 $abc$13614$new_n1284_
.sym 46964 FSM_I2C_FIFO.i2c_master.r_odata_latch[2]
.sym 46966 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2178.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 46970 $abc$13614$new_n1284_
.sym 46971 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2210.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 46972 FSM_I2C_FIFO.i2c_master.r_odata_latch[1]
.sym 46975 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 46976 $abc$13614$new_n1308_
.sym 46977 FSM_I2C_FIFO.i2c_master.r_odata_latch[0]
.sym 46978 FSM_I2C_FIFO.w_sda_i
.sym 46981 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2277.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 46983 FSM_I2C_FIFO.i2c_master.r_odata_latch[6]
.sym 46984 $abc$13614$new_n1284_
.sym 46985 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12190
.sym 46986 i_clk$SB_IO_IN_$glb_clk
.sym 46987 i_rst$SB_IO_IN_$glb_sr
.sym 46989 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 46990 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6110[1]_new_
.sym 46994 $abc$13614$auto$wreduce.cc:455:run$3304[0]
.sym 46995 $abc$13614$new_n1372_
.sym 47010 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 47993 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 48739 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 48882 FSM_I2C_FIFO.FSM.r_state[2]
.sym 49252 $PACKER_VCC_NET
.sym 49254 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12735
.sym 49353 FSM_I2C_FIFO.FSM.r_state[2]
.sym 49369 FSM_I2C_FIFO.FSM.r_state[2]
.sym 49466 FSM_I2C_FIFO.FSM.r_counterAck[4]
.sym 49467 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$procmux$1971_Y[4]_new_inv_
.sym 49468 $abc$13614$new_n1200_
.sym 49470 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 49471 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5719_Y[4]_new_
.sym 49472 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5718_Y[4]_new_
.sym 49491 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 49497 FSM_I2C_FIFO.FSM.r_state[2]
.sym 49499 FSM_I2C_FIFO.FSM.r_state[0]
.sym 49508 FSM_I2C_FIFO.FSM.r_state[2]
.sym 49512 FSM_I2C_FIFO.FSM.r_nstate[1]
.sym 49530 FSM_I2C_FIFO.FSM.r_state[1]
.sym 49534 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12961
.sym 49558 FSM_I2C_FIFO.FSM.r_state[1]
.sym 49560 FSM_I2C_FIFO.FSM.r_state[2]
.sym 49582 FSM_I2C_FIFO.FSM.r_nstate[1]
.sym 49585 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12961
.sym 49587 i_clk$SB_IO_IN_$glb_clk
.sym 49588 i_rst$SB_IO_IN_$glb_sr
.sym 49589 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5719_Y[3]_new_
.sym 49590 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5718_Y[3]_new_
.sym 49592 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$procmux$1971_Y[3]_new_inv_
.sym 49593 $abc$13614$new_n1199_
.sym 49594 $abc$13614$new_n1193_
.sym 49595 FSM_I2C_FIFO.FSM.r_counterAck[3]
.sym 49596 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 49608 FSM_I2C_FIFO.FSM.r_counterAck[4]
.sym 49610 $abc$13614$new_n1195_
.sym 49613 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 49620 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 49622 $abc$13614$auto$wreduce.cc:455:run$3293[4]
.sym 49623 FSM_I2C_FIFO.FSM.r_state[2]
.sym 49624 FSM_I2C_FIFO.FSM.r_state[1]
.sym 49631 FSM_I2C_FIFO.FSM.r_state[2]
.sym 49633 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12961
.sym 49634 FSM_I2C_FIFO.FSM.r_nstate[2]
.sym 49637 $abc$13614$auto$alumacc.cc:491:replace_alu$3451[7]
.sym 49638 FSM_I2C_FIFO.FSM.r_counterAck[4]
.sym 49640 FSM_I2C_FIFO.FSM.r_state[0]
.sym 49641 FSM_I2C_FIFO.FSM.r_nstate[0]
.sym 49645 FSM_I2C_FIFO.FSM.r_state[1]
.sym 49646 FSM_I2C_FIFO.w_addr_ready
.sym 49648 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 49650 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6712[0]_new_
.sym 49653 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6712[1]_new_
.sym 49666 FSM_I2C_FIFO.FSM.r_counterAck[4]
.sym 49671 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12961
.sym 49672 FSM_I2C_FIFO.FSM.r_nstate[2]
.sym 49675 FSM_I2C_FIFO.FSM.r_nstate[0]
.sym 49676 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12961
.sym 49684 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 49688 FSM_I2C_FIFO.FSM.r_state[2]
.sym 49689 FSM_I2C_FIFO.FSM.r_state[1]
.sym 49690 FSM_I2C_FIFO.FSM.r_state[0]
.sym 49693 $abc$13614$auto$alumacc.cc:491:replace_alu$3451[7]
.sym 49694 FSM_I2C_FIFO.w_addr_ready
.sym 49695 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6712[1]_new_
.sym 49696 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6712[0]_new_
.sym 49710 i_clk$SB_IO_IN_$glb_clk
.sym 49711 i_rst$SB_IO_IN_$glb_sr
.sym 49712 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12735
.sym 49714 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 49715 $auto$alumacc.cc:474:replace_alu$3449.C[2]
.sym 49716 $abc$13614$new_n1192_
.sym 49717 $abc$13614$auto$alumacc.cc:474:replace_alu$3449.BB[3]
.sym 49718 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 49719 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6712[1]_new_
.sym 49724 $abc$13614$new_n1195_
.sym 49725 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 49729 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 49732 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 49734 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 49737 FSM_I2C_FIFO.FSM.r_state[0]
.sym 49739 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 49741 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 49743 FSM_I2C_FIFO.FSM.r_counterAck[4]
.sym 49744 FSM_I2C_FIFO.FSM.r_counterAck[3]
.sym 49745 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12735
.sym 49746 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 49753 $abc$13614$auto$alumacc.cc:474:replace_alu$3449.BB[4]
.sym 49756 $abc$13614$auto$alumacc.cc:474:replace_alu$3449.BB[6]
.sym 49758 $abc$13614$auto$alumacc.cc:474:replace_alu$3449.BB[5]
.sym 49761 $abc$13614$auto$alumacc.cc:474:replace_alu$3449.BB[7]
.sym 49767 $abc$13614$auto$alumacc.cc:474:replace_alu$3449.BB[2]
.sym 49772 $auto$alumacc.cc:474:replace_alu$3449.C[2]
.sym 49781 $PACKER_VCC_NET
.sym 49782 $abc$13614$auto$alumacc.cc:474:replace_alu$3449.BB[3]
.sym 49785 $nextpnr_ICESTORM_LC_9$O
.sym 49787 $auto$alumacc.cc:474:replace_alu$3449.C[2]
.sym 49791 $auto$alumacc.cc:474:replace_alu$3449.C[3]
.sym 49794 $abc$13614$auto$alumacc.cc:474:replace_alu$3449.BB[2]
.sym 49797 $auto$alumacc.cc:474:replace_alu$3449.C[4]
.sym 49799 $PACKER_VCC_NET
.sym 49800 $abc$13614$auto$alumacc.cc:474:replace_alu$3449.BB[3]
.sym 49803 $auto$alumacc.cc:474:replace_alu$3449.C[5]
.sym 49805 $abc$13614$auto$alumacc.cc:474:replace_alu$3449.BB[4]
.sym 49806 $PACKER_VCC_NET
.sym 49809 $auto$alumacc.cc:474:replace_alu$3449.C[6]
.sym 49811 $abc$13614$auto$alumacc.cc:474:replace_alu$3449.BB[5]
.sym 49815 $auto$alumacc.cc:474:replace_alu$3449.C[7]
.sym 49818 $abc$13614$auto$alumacc.cc:474:replace_alu$3449.BB[6]
.sym 49821 $nextpnr_ICESTORM_LC_10$I3
.sym 49823 $abc$13614$auto$alumacc.cc:474:replace_alu$3449.BB[7]
.sym 49831 $nextpnr_ICESTORM_LC_10$I3
.sym 49837 $abc$13614$auto$wreduce.cc:455:run$3293[2]
.sym 49838 $abc$13614$auto$wreduce.cc:455:run$3293[3]
.sym 49839 $abc$13614$auto$wreduce.cc:455:run$3293[4]
.sym 49840 $abc$13614$auto$wreduce.cc:455:run$3293[5]
.sym 49841 $abc$13614$auto$wreduce.cc:455:run$3293[6]
.sym 49842 $abc$13614$auto$wreduce.cc:455:run$3293[7]
.sym 49857 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 49858 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 49859 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 49861 FSM_I2C_FIFO.FSM.r_counterAck[2]
.sym 49862 FSM_I2C_FIFO.FSM.r_counterAck[7]
.sym 49869 FSM_I2C_FIFO.FSM.r_state[2]
.sym 49879 FSM_I2C_FIFO.FSM.r_counterAck[6]
.sym 49880 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 49881 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[0]
.sym 49886 FSM_I2C_FIFO.FSM.r_counterAck[7]
.sym 49887 FSM_I2C_FIFO.FSM.r_counterAck[6]
.sym 49889 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[4]
.sym 49890 FSM_I2C_FIFO.FSM.r_counterAck[4]
.sym 49894 FSM_I2C_FIFO.FSM.r_counterAck[5]
.sym 49902 FSM_I2C_FIFO.FSM.r_counterAck[2]
.sym 49906 $abc$13614$auto$wreduce.cc:455:run$3293[6]
.sym 49910 FSM_I2C_FIFO.FSM.r_counterAck[7]
.sym 49921 FSM_I2C_FIFO.FSM.r_counterAck[6]
.sym 49922 FSM_I2C_FIFO.FSM.r_counterAck[7]
.sym 49923 FSM_I2C_FIFO.FSM.r_counterAck[5]
.sym 49924 FSM_I2C_FIFO.FSM.r_counterAck[4]
.sym 49927 FSM_I2C_FIFO.FSM.r_counterAck[6]
.sym 49933 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[4]
.sym 49936 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[0]
.sym 49942 FSM_I2C_FIFO.FSM.r_counterAck[5]
.sym 49948 FSM_I2C_FIFO.FSM.r_counterAck[2]
.sym 49952 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 49953 $abc$13614$auto$wreduce.cc:455:run$3293[6]
.sym 49958 $abc$13614$new_n1223_
.sym 49959 $abc$13614$new_n1212_
.sym 49960 FSM_I2C_FIFO.FSM.r_counterAck[5]
.sym 49961 $abc$13614$new_n1252_
.sym 49962 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5718_Y[5]_new_
.sym 49963 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5719_Y[5]_new_
.sym 49964 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$procmux$1971_Y[5]_new_inv_
.sym 49965 $abc$13614$new_n1211_
.sym 49984 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 49986 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12711
.sym 49988 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 49989 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12735
.sym 49990 FSM_I2C_FIFO.FSM.r_state[2]
.sym 49991 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 49992 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 50002 FSM_I2C_FIFO.FSM.r_counterAck[6]
.sym 50003 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5718_Y[6]_new_
.sym 50005 $abc$13614$new_n1218_
.sym 50006 $abc$13614$new_n1217_
.sym 50007 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$procmux$1971_Y[6]_new_inv_
.sym 50009 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 50010 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 50011 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 50012 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 50013 $abc$13614$new_n1045_
.sym 50014 $abc$13614$new_n1217_
.sym 50017 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12735
.sym 50019 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 50022 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5719_Y[6]_new_
.sym 50026 FSM_I2C_FIFO.FSM.r_counterAck[6]
.sym 50027 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 50029 $abc$13614$new_n1218_
.sym 50030 $abc$13614$new_n1195_
.sym 50032 $abc$13614$new_n1217_
.sym 50033 $abc$13614$new_n1045_
.sym 50034 $abc$13614$new_n1218_
.sym 50035 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 50050 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5719_Y[6]_new_
.sym 50051 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 50052 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$procmux$1971_Y[6]_new_inv_
.sym 50053 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5718_Y[6]_new_
.sym 50056 $abc$13614$new_n1195_
.sym 50057 $abc$13614$new_n1217_
.sym 50058 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 50059 $abc$13614$new_n1218_
.sym 50069 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 50071 FSM_I2C_FIFO.FSM.r_counterAck[6]
.sym 50074 $abc$13614$new_n1217_
.sym 50075 FSM_I2C_FIFO.FSM.r_counterAck[6]
.sym 50076 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 50077 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 50078 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12735
.sym 50079 i_clk$SB_IO_IN_$glb_clk
.sym 50080 i_rst$SB_IO_IN_$glb_sr
.sym 50081 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12711
.sym 50082 FSM_I2C_FIFO.FSM.r_counterAck[7]
.sym 50083 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5719_Y[7]_new_
.sym 50085 $abc$13614$new_n1224_
.sym 50086 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5718_Y[7]_new_
.sym 50088 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$procmux$1971_Y[7]_new_inv_
.sym 50093 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[0]
.sym 50097 $abc$13614$new_n1195_
.sym 50102 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 50106 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 50109 $abc$13614$new_n1045_
.sym 50110 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 50111 FSM_I2C_FIFO.FSM.r_state[2]
.sym 50123 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 50124 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$procmux$1971_Y[2]_new_inv_
.sym 50125 $abc$13614$new_n1252_
.sym 50128 $abc$13614$new_n1253_
.sym 50129 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 50130 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5719_Y[2]_new_
.sym 50131 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 50135 $abc$13614$new_n1045_
.sym 50137 $abc$13614$new_n1195_
.sym 50138 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 50139 FSM_I2C_FIFO.FSM.r_counterAck[2]
.sym 50144 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 50145 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5718_Y[2]_new_
.sym 50147 FSM_I2C_FIFO.FSM.r_counterAck[2]
.sym 50149 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12735
.sym 50151 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 50152 $abc$13614$new_n1253_
.sym 50155 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 50156 FSM_I2C_FIFO.FSM.r_counterAck[2]
.sym 50157 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 50158 $abc$13614$new_n1252_
.sym 50161 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5719_Y[2]_new_
.sym 50162 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$procmux$1971_Y[2]_new_inv_
.sym 50163 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5718_Y[2]_new_
.sym 50164 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 50167 $abc$13614$new_n1253_
.sym 50168 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 50169 $abc$13614$new_n1045_
.sym 50170 $abc$13614$new_n1252_
.sym 50192 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 50193 FSM_I2C_FIFO.FSM.r_counterAck[2]
.sym 50197 $abc$13614$new_n1253_
.sym 50198 $abc$13614$new_n1195_
.sym 50199 $abc$13614$new_n1252_
.sym 50200 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 50201 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12735
.sym 50202 i_clk$SB_IO_IN_$glb_clk
.sym 50203 i_rst$SB_IO_IN_$glb_sr
.sym 50204 $abc$13614$new_n1115_
.sym 50207 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 50211 FSM_I2C_FIFO.FSM.r_get_decimal_fraction
.sym 50217 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 50225 $abc$13614$new_n1195_
.sym 50238 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 50256 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 50260 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 50269 $abc$13614$new_n1115_
.sym 50290 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 50292 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 50293 $abc$13614$new_n1115_
.sym 50327 FSM_I2C_FIFO.w_data_write_bits[1]
.sym 50328 $abc$13614$new_n1179_
.sym 50329 $abc$13614$new_n1180_
.sym 50330 $abc$13614$new_n1177_
.sym 50331 FSM_I2C_FIFO.w_addr_bits[7]
.sym 50333 FSM_I2C_FIFO.w_addr_bits[0]
.sym 50334 $abc$13614$new_n1174_
.sym 50354 FSM_I2C_FIFO.FSM.r_state[2]
.sym 50368 $abc$13614$new_n1115_
.sym 50370 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 50372 $abc$13614$new_n1122_
.sym 50376 $abc$13614$new_n1117_
.sym 50378 $abc$13614$new_n1120_
.sym 50391 FSM_I2C_FIFO.w_data_write_bits[3]
.sym 50393 FSM_I2C_FIFO.w_data_write_bits[0]
.sym 50398 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 50407 $abc$13614$new_n1117_
.sym 50408 FSM_I2C_FIFO.w_data_write_bits[0]
.sym 50409 $abc$13614$new_n1120_
.sym 50410 $abc$13614$new_n1122_
.sym 50425 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 50428 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 50443 $abc$13614$new_n1117_
.sym 50444 $abc$13614$new_n1115_
.sym 50445 FSM_I2C_FIFO.w_data_write_bits[3]
.sym 50446 $abc$13614$new_n1122_
.sym 50448 i_clk$SB_IO_IN_$glb_clk
.sym 50449 FSM_I2C_FIFO.FSM.r_state[2]_$glb_sr
.sym 50450 FSM_I2C_FIFO.w_addr_bits[2]
.sym 50451 FSM_I2C_FIFO.w_addr_bits[1]
.sym 50452 $abc$13614$new_n1187_
.sym 50453 FSM_I2C_FIFO.w_addr_bits[5]
.sym 50454 FSM_I2C_FIFO.w_addr_bits[6]
.sym 50462 $abc$13614$new_n1171_
.sym 50466 FSM_I2C_FIFO.w_data_write_bits[0]
.sym 50471 FSM_I2C_FIFO.w_addr_ready
.sym 50472 $abc$13614$new_n1117_
.sym 50479 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 50480 $PACKER_VCC_NET
.sym 50481 FSM_I2C_FIFO.i2c_master.r_bit_cntr[2]
.sym 50482 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 50498 FSM_I2C_FIFO.w_addr_bits[3]
.sym 50505 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 50506 $abc$13614$new_n1174_
.sym 50512 FSM_I2C_FIFO.FSM.r_state[2]
.sym 50515 $abc$13614$new_n1183_
.sym 50519 $abc$13614$new_n1185_
.sym 50520 $abc$13614$new_n1171_
.sym 50521 FSM_I2C_FIFO.w_addr_bits[4]
.sym 50524 $abc$13614$new_n1174_
.sym 50525 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 50527 FSM_I2C_FIFO.w_addr_bits[4]
.sym 50548 $abc$13614$new_n1174_
.sym 50549 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 50551 FSM_I2C_FIFO.w_addr_bits[3]
.sym 50561 FSM_I2C_FIFO.FSM.r_state[2]
.sym 50562 $abc$13614$new_n1171_
.sym 50563 $abc$13614$new_n1183_
.sym 50566 FSM_I2C_FIFO.FSM.r_state[2]
.sym 50567 $abc$13614$new_n1171_
.sym 50568 $abc$13614$new_n1185_
.sym 50571 i_clk$SB_IO_IN_$glb_clk
.sym 50572 FSM_I2C_FIFO.FSM.r_state[2]_$glb_sr
.sym 50573 FSM_I2C_FIFO.i2c_master.r_addr_latch[7]
.sym 50574 FSM_I2C_FIFO.i2c_master.r_addr_latch[2]
.sym 50575 $abc$13614$new_n1718_
.sym 50576 FSM_I2C_FIFO.i2c_master.r_addr_latch[0]
.sym 50577 FSM_I2C_FIFO.i2c_master.r_addr_latch[5]
.sym 50578 $abc$13614$new_n1713_
.sym 50579 FSM_I2C_FIFO.i2c_master.r_addr_latch[6]
.sym 50580 $abc$13614$new_n1712_
.sym 50581 FSM_I2C_FIFO.w_sda_i
.sym 50584 FSM_I2C_FIFO.w_sda_i
.sym 50604 FSM_I2C_FIFO.w_data_write_bits[1]
.sym 50614 FSM_I2C_FIFO.i2c_master.r_addr_latch[1]
.sym 50615 FSM_I2C_FIFO.w_addr_bits[1]
.sym 50616 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12453
.sym 50617 FSM_I2C_FIFO.i2c_master.r_addr_latch[3]
.sym 50621 FSM_I2C_FIFO.w_addr_bits[3]
.sym 50628 FSM_I2C_FIFO.w_addr_bits[4]
.sym 50629 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 50642 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 50648 FSM_I2C_FIFO.w_addr_bits[1]
.sym 50667 FSM_I2C_FIFO.w_addr_bits[3]
.sym 50674 FSM_I2C_FIFO.w_addr_bits[4]
.sym 50683 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 50684 FSM_I2C_FIFO.i2c_master.r_addr_latch[3]
.sym 50685 FSM_I2C_FIFO.i2c_master.r_addr_latch[1]
.sym 50686 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 50693 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12453
.sym 50694 i_clk$SB_IO_IN_$glb_clk
.sym 50695 i_rst$SB_IO_IN_$glb_sr
.sym 50696 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$shiftx$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:350$589.buffer[0]_new_
.sym 50697 $abc$13614$new_n1714_
.sym 50700 FSM_I2C_FIFO.i2c_master.r_idata_latch[1]
.sym 50703 $abc$13614$new_n1740_
.sym 50711 FSM_I2C_FIFO.i2c_master.r_addr_latch[0]
.sym 50716 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12453
.sym 50717 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 50728 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6725_new_inv_
.sym 50740 FSM_I2C_FIFO.w_data_write_bits[3]
.sym 50744 FSM_I2C_FIFO.w_data_write_bits[0]
.sym 50748 FSM_I2C_FIFO.i2c_master.r_idata_latch[3]
.sym 50754 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 50755 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12253
.sym 50760 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 50766 FSM_I2C_FIFO.i2c_master.r_idata_latch[0]
.sym 50770 FSM_I2C_FIFO.i2c_master.r_idata_latch[3]
.sym 50771 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 50772 FSM_I2C_FIFO.i2c_master.r_idata_latch[0]
.sym 50773 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 50790 FSM_I2C_FIFO.w_data_write_bits[3]
.sym 50800 FSM_I2C_FIFO.w_data_write_bits[0]
.sym 50816 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12253
.sym 50817 i_clk$SB_IO_IN_$glb_clk
.sym 50818 i_rst$SB_IO_IN_$glb_sr
.sym 50819 $abc$13614$new_n1299_
.sym 50821 $abc$13614$new_n1742_
.sym 50823 FSM_I2C_FIFO.i2c_master.r_idata_latch[4]
.sym 50825 FSM_I2C_FIFO.i2c_master.r_idata_latch[6]
.sym 50831 $abc$13614$new_n1716_
.sym 50835 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 50845 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 50848 FSM_I2C_FIFO.i2c_master.r_bit_cntr[3]
.sym 50862 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12190
.sym 50863 FSM_I2C_FIFO.i2c_master.r_odata_latch[7]
.sym 50865 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6725_new_inv_
.sym 50868 $abc$13614$new_n1284_
.sym 50869 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2061.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 50878 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 50879 FSM_I2C_FIFO.w_sda_i
.sym 50880 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 50882 $abc$13614$new_n1286_
.sym 50883 $abc$13614$new_n1287_
.sym 50884 $abc$13614$new_n1299_
.sym 50891 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 50899 FSM_I2C_FIFO.w_sda_i
.sym 50900 $abc$13614$new_n1286_
.sym 50901 FSM_I2C_FIFO.i2c_master.r_odata_latch[7]
.sym 50902 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 50905 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 50906 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6725_new_inv_
.sym 50907 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 50908 $abc$13614$new_n1287_
.sym 50911 $abc$13614$new_n1284_
.sym 50913 FSM_I2C_FIFO.i2c_master.r_odata_latch[7]
.sym 50914 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2061.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 50917 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 50918 $abc$13614$new_n1299_
.sym 50919 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 50920 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6725_new_inv_
.sym 50929 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 50930 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6725_new_inv_
.sym 50931 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 50932 $abc$13614$new_n1287_
.sym 50939 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12190
.sym 50940 i_clk$SB_IO_IN_$glb_clk
.sym 50941 i_rst$SB_IO_IN_$glb_sr
.sym 50944 $abc$13614$auto$wreduce.cc:455:run$3304[2]
.sym 50945 $abc$13614$auto$wreduce.cc:455:run$3304[3]
.sym 50946 $abc$13614$auto$wreduce.cc:455:run$3301[1]_new_
.sym 50947 FSM_I2C_FIFO.w_data_write_bits[7]
.sym 50948 FSM_I2C_FIFO.w_data_write_bits[5]
.sym 50949 $abc$13614$new_n1287_
.sym 50956 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12190
.sym 50966 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 50968 FSM_I2C_FIFO.i2c_master.r_bit_cntr[2]
.sym 50975 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6924_new_
.sym 50976 $PACKER_VCC_NET
.sym 50983 $abc$13614$new_n1299_
.sym 50984 FSM_I2C_FIFO.i2c_master.r_idata_latch[7]
.sym 50985 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6110[1]_new_
.sym 50988 FSM_I2C_FIFO.i2c_master.r_idata_latch[5]
.sym 50991 $abc$13614$new_n1299_
.sym 50992 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 51000 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6725_new_inv_
.sym 51001 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12253
.sym 51005 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 51006 $abc$13614$new_n1287_
.sym 51012 FSM_I2C_FIFO.w_data_write_bits[7]
.sym 51013 FSM_I2C_FIFO.w_data_write_bits[5]
.sym 51016 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 51017 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6725_new_inv_
.sym 51018 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 51019 $abc$13614$new_n1287_
.sym 51025 FSM_I2C_FIFO.w_data_write_bits[7]
.sym 51028 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 51029 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6725_new_inv_
.sym 51030 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 51031 $abc$13614$new_n1299_
.sym 51034 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6725_new_inv_
.sym 51035 $abc$13614$new_n1299_
.sym 51037 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6110[1]_new_
.sym 51040 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 51041 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6725_new_inv_
.sym 51042 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 51043 $abc$13614$new_n1299_
.sym 51046 FSM_I2C_FIFO.w_data_write_bits[5]
.sym 51052 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6110[1]_new_
.sym 51053 $abc$13614$new_n1287_
.sym 51055 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6725_new_inv_
.sym 51058 FSM_I2C_FIFO.i2c_master.r_idata_latch[7]
.sym 51059 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 51060 FSM_I2C_FIFO.i2c_master.r_idata_latch[5]
.sym 51061 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 51062 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12253
.sym 51063 i_clk$SB_IO_IN_$glb_clk
.sym 51064 i_rst$SB_IO_IN_$glb_sr
.sym 51065 $abc$13614$new_n1366_
.sym 51066 $abc$13614$new_n1365_
.sym 51067 FSM_I2C_FIFO.i2c_master.r_bit_cntr[3]
.sym 51068 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10967
.sym 51069 $abc$13614$new_n1368_
.sym 51070 $abc$13614$new_n1370_
.sym 51071 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 51072 FSM_I2C_FIFO.i2c_master.r_bit_cntr[2]
.sym 51112 $abc$13614$auto$wreduce.cc:455:run$3304[0]
.sym 51117 $abc$13614$new_n991_
.sym 51123 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 51125 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10967
.sym 51128 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 51130 $abc$13614$new_n1366_
.sym 51133 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10967
.sym 51135 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6924_new_
.sym 51136 $PACKER_VCC_NET
.sym 51137 $abc$13614$new_n1372_
.sym 51146 $abc$13614$new_n991_
.sym 51147 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 51148 $abc$13614$new_n1372_
.sym 51153 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 51154 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 51176 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 51178 $PACKER_VCC_NET
.sym 51181 $abc$13614$new_n1366_
.sym 51182 $abc$13614$auto$wreduce.cc:455:run$3304[0]
.sym 51183 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10967
.sym 51184 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6924_new_
.sym 51185 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10967
.sym 51186 i_clk$SB_IO_IN_$glb_clk
.sym 51203 $abc$13614$new_n991_
.sym 52057 FSM_I2C_FIFO.w_sda_i
.sym 52419 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12735
.sym 52693 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 52825 FSM_I2C_FIFO.FSM.r_state[2]
.sym 53061 $PACKER_VCC_NET
.sym 53184 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 53544 $abc$13614$new_n1700_
.sym 53545 $abc$13614$new_n1702_
.sym 53546 $abc$13614$new_n1701_
.sym 53547 $abc$13614$new_n1249_
.sym 53549 FSM_I2C_FIFO.FSM.r_counterAck[1]
.sym 53568 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 53570 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 53572 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 53578 $PACKER_VCC_NET
.sym 53584 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 53586 $abc$13614$new_n1195_
.sym 53588 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 53592 FSM_I2C_FIFO.FSM.r_counterAck[4]
.sym 53593 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$procmux$1971_Y[4]_new_inv_
.sym 53595 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12735
.sym 53596 $abc$13614$new_n1199_
.sym 53597 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5719_Y[4]_new_
.sym 53599 FSM_I2C_FIFO.FSM.r_state[1]
.sym 53601 FSM_I2C_FIFO.FSM.r_state[2]
.sym 53602 $abc$13614$new_n1200_
.sym 53603 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 53604 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 53610 $abc$13614$new_n1200_
.sym 53611 $abc$13614$new_n1045_
.sym 53612 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 53613 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 53614 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5718_Y[4]_new_
.sym 53617 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5719_Y[4]_new_
.sym 53618 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5718_Y[4]_new_
.sym 53619 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$procmux$1971_Y[4]_new_inv_
.sym 53620 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 53623 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 53624 $abc$13614$new_n1200_
.sym 53625 $abc$13614$new_n1199_
.sym 53626 $abc$13614$new_n1045_
.sym 53629 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 53630 FSM_I2C_FIFO.FSM.r_counterAck[4]
.sym 53643 FSM_I2C_FIFO.FSM.r_state[1]
.sym 53644 FSM_I2C_FIFO.FSM.r_state[2]
.sym 53647 FSM_I2C_FIFO.FSM.r_counterAck[4]
.sym 53648 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 53649 $abc$13614$new_n1199_
.sym 53650 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 53653 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 53654 $abc$13614$new_n1199_
.sym 53655 $abc$13614$new_n1195_
.sym 53656 $abc$13614$new_n1200_
.sym 53663 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12735
.sym 53664 i_clk$SB_IO_IN_$glb_clk
.sym 53665 i_rst$SB_IO_IN_$glb_sr
.sym 53666 $abc$13614$auto$wreduce.cc:455:run$3293[0]
.sym 53667 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$procmux$1971_Y[0]_new_inv_
.sym 53668 $abc$13614$new_n1205_
.sym 53669 $abc$13614$new_n1111_
.sym 53670 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5719_Y[0]_new_
.sym 53671 FSM_I2C_FIFO.FSM.r_counterAck[0]
.sym 53672 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5718_Y[0]_new_
.sym 53673 $abc$13614$new_n1095_
.sym 53678 FSM_I2C_FIFO.FSM.r_counterAck[4]
.sym 53688 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 53692 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12735
.sym 53695 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12735
.sym 53696 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 53697 $abc$13614$new_n1045_
.sym 53698 FSM_I2C_FIFO.FSM.r_counterAck[1]
.sym 53699 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 53708 FSM_I2C_FIFO.FSM.r_state[2]
.sym 53709 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 53710 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 53711 $abc$13614$new_n1192_
.sym 53712 $abc$13614$new_n1195_
.sym 53715 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5719_Y[3]_new_
.sym 53717 FSM_I2C_FIFO.FSM.r_state[0]
.sym 53718 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$procmux$1971_Y[3]_new_inv_
.sym 53719 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 53720 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 53721 $abc$13614$new_n1045_
.sym 53723 $abc$13614$auto$wreduce.cc:455:run$3293[4]
.sym 53728 $abc$13614$new_n1193_
.sym 53729 FSM_I2C_FIFO.FSM.r_counterAck[3]
.sym 53731 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 53732 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5718_Y[3]_new_
.sym 53733 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 53734 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12735
.sym 53736 $abc$13614$new_n1193_
.sym 53737 FSM_I2C_FIFO.FSM.r_counterAck[3]
.sym 53738 FSM_I2C_FIFO.FSM.r_state[1]
.sym 53740 $abc$13614$new_n1192_
.sym 53741 FSM_I2C_FIFO.FSM.r_counterAck[3]
.sym 53742 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 53743 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 53746 $abc$13614$new_n1193_
.sym 53747 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 53748 $abc$13614$new_n1195_
.sym 53749 $abc$13614$new_n1192_
.sym 53758 $abc$13614$new_n1045_
.sym 53759 $abc$13614$new_n1192_
.sym 53760 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 53761 $abc$13614$new_n1193_
.sym 53764 $abc$13614$auto$wreduce.cc:455:run$3293[4]
.sym 53765 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 53771 FSM_I2C_FIFO.FSM.r_counterAck[3]
.sym 53772 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 53776 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$procmux$1971_Y[3]_new_inv_
.sym 53777 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 53778 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5718_Y[3]_new_
.sym 53779 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5719_Y[3]_new_
.sym 53782 FSM_I2C_FIFO.FSM.r_state[2]
.sym 53783 FSM_I2C_FIFO.FSM.r_state[1]
.sym 53784 FSM_I2C_FIFO.FSM.r_state[0]
.sym 53786 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12735
.sym 53787 i_clk$SB_IO_IN_$glb_clk
.sym 53788 i_rst$SB_IO_IN_$glb_sr
.sym 53789 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 53791 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 53792 $abc$13614$new_n1206_
.sym 53794 FSM_I2C_FIFO.FSM.r_prev_nak
.sym 53795 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12741
.sym 53819 FSM_I2C_FIFO.FSM.r_counterAck[0]
.sym 53821 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12735
.sym 53822 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 53824 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 53836 FSM_I2C_FIFO.FSM.r_counterAck[3]
.sym 53837 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 53841 $abc$13614$auto$wreduce.cc:455:run$3293[3]
.sym 53843 FSM_I2C_FIFO.FSM.r_counterAck[0]
.sym 53845 FSM_I2C_FIFO.FSM.r_state[1]
.sym 53854 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 53855 FSM_I2C_FIFO.FSM.r_state[2]
.sym 53856 FSM_I2C_FIFO.FSM.r_state[0]
.sym 53858 FSM_I2C_FIFO.FSM.r_counterAck[1]
.sym 53860 FSM_I2C_FIFO.FSM.r_counterAck[2]
.sym 53863 FSM_I2C_FIFO.FSM.r_state[2]
.sym 53875 FSM_I2C_FIFO.FSM.r_state[1]
.sym 53877 FSM_I2C_FIFO.FSM.r_state[2]
.sym 53878 FSM_I2C_FIFO.FSM.r_state[0]
.sym 53883 FSM_I2C_FIFO.FSM.r_counterAck[1]
.sym 53887 $abc$13614$auto$wreduce.cc:455:run$3293[3]
.sym 53888 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 53894 FSM_I2C_FIFO.FSM.r_counterAck[3]
.sym 53900 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 53905 FSM_I2C_FIFO.FSM.r_counterAck[2]
.sym 53906 FSM_I2C_FIFO.FSM.r_counterAck[3]
.sym 53907 FSM_I2C_FIFO.FSM.r_counterAck[1]
.sym 53908 FSM_I2C_FIFO.FSM.r_counterAck[0]
.sym 53912 $abc$13614$auto$fsm_map.cc:102:implement_pattern_cache$3573_new_inv_
.sym 53913 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[8]
.sym 53914 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 53915 $abc$13614$new_n1045_
.sym 53916 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$7759_new_inv_
.sym 53918 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4623[0]_new_inv_
.sym 53919 $abc$13614$new_n1099_
.sym 53924 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12735
.sym 53931 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 53932 FSM_I2C_FIFO.FSM.r_state[2]
.sym 53933 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 53934 FSM_I2C_FIFO.FSM.r_state[0]
.sym 53935 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 53936 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 53939 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[2]
.sym 53944 FSM_I2C_FIFO.w_data_write_ready
.sym 53956 FSM_I2C_FIFO.FSM.r_counterAck[4]
.sym 53963 FSM_I2C_FIFO.FSM.r_counterAck[5]
.sym 53965 FSM_I2C_FIFO.FSM.r_counterAck[3]
.sym 53970 FSM_I2C_FIFO.FSM.r_counterAck[1]
.sym 53971 FSM_I2C_FIFO.FSM.r_counterAck[7]
.sym 53972 FSM_I2C_FIFO.FSM.r_counterAck[6]
.sym 53979 FSM_I2C_FIFO.FSM.r_counterAck[0]
.sym 53980 FSM_I2C_FIFO.FSM.r_counterAck[2]
.sym 53985 $nextpnr_ICESTORM_LC_19$O
.sym 53987 FSM_I2C_FIFO.FSM.r_counterAck[0]
.sym 53991 $auto$alumacc.cc:474:replace_alu$3474.C[2]
.sym 53994 FSM_I2C_FIFO.FSM.r_counterAck[1]
.sym 53997 $auto$alumacc.cc:474:replace_alu$3474.C[3]
.sym 54000 FSM_I2C_FIFO.FSM.r_counterAck[2]
.sym 54001 $auto$alumacc.cc:474:replace_alu$3474.C[2]
.sym 54003 $auto$alumacc.cc:474:replace_alu$3474.C[4]
.sym 54006 FSM_I2C_FIFO.FSM.r_counterAck[3]
.sym 54007 $auto$alumacc.cc:474:replace_alu$3474.C[3]
.sym 54009 $auto$alumacc.cc:474:replace_alu$3474.C[5]
.sym 54011 FSM_I2C_FIFO.FSM.r_counterAck[4]
.sym 54013 $auto$alumacc.cc:474:replace_alu$3474.C[4]
.sym 54015 $auto$alumacc.cc:474:replace_alu$3474.C[6]
.sym 54018 FSM_I2C_FIFO.FSM.r_counterAck[5]
.sym 54019 $auto$alumacc.cc:474:replace_alu$3474.C[5]
.sym 54021 $auto$alumacc.cc:474:replace_alu$3474.C[7]
.sym 54023 FSM_I2C_FIFO.FSM.r_counterAck[6]
.sym 54025 $auto$alumacc.cc:474:replace_alu$3474.C[6]
.sym 54029 FSM_I2C_FIFO.FSM.r_counterAck[7]
.sym 54031 $auto$alumacc.cc:474:replace_alu$3474.C[7]
.sym 54041 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3262_new_inv_
.sym 54047 $abc$13614$new_n1062_
.sym 54048 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 54050 $abc$13614$new_n1045_
.sym 54058 FSM_I2C_FIFO.w_nbytes_ready
.sym 54059 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 54061 $abc$13614$new_n1045_
.sym 54063 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 54078 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12735
.sym 54079 $abc$13614$new_n1045_
.sym 54080 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 54081 $abc$13614$auto$wreduce.cc:455:run$3293[5]
.sym 54083 $abc$13614$new_n1195_
.sym 54085 $abc$13614$new_n1212_
.sym 54086 $abc$13614$auto$wreduce.cc:455:run$3293[2]
.sym 54088 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 54089 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5719_Y[5]_new_
.sym 54091 $abc$13614$auto$wreduce.cc:455:run$3293[7]
.sym 54092 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 54096 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 54097 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 54100 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 54102 FSM_I2C_FIFO.FSM.r_counterAck[5]
.sym 54104 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5718_Y[5]_new_
.sym 54106 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$procmux$1971_Y[5]_new_inv_
.sym 54107 $abc$13614$new_n1211_
.sym 54109 $abc$13614$auto$wreduce.cc:455:run$3293[7]
.sym 54111 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 54117 FSM_I2C_FIFO.FSM.r_counterAck[5]
.sym 54118 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 54121 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5719_Y[5]_new_
.sym 54122 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5718_Y[5]_new_
.sym 54123 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 54124 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$procmux$1971_Y[5]_new_inv_
.sym 54129 $abc$13614$auto$wreduce.cc:455:run$3293[2]
.sym 54130 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 54133 $abc$13614$new_n1211_
.sym 54134 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 54135 $abc$13614$new_n1212_
.sym 54136 $abc$13614$new_n1195_
.sym 54139 FSM_I2C_FIFO.FSM.r_counterAck[5]
.sym 54140 $abc$13614$new_n1211_
.sym 54141 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 54142 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 54145 $abc$13614$new_n1211_
.sym 54146 $abc$13614$new_n1045_
.sym 54147 $abc$13614$new_n1212_
.sym 54148 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 54151 $abc$13614$auto$wreduce.cc:455:run$3293[5]
.sym 54154 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 54155 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12735
.sym 54156 i_clk$SB_IO_IN_$glb_clk
.sym 54157 i_rst$SB_IO_IN_$glb_sr
.sym 54160 $abc$13614$new_n1113_
.sym 54163 FSM_I2C_FIFO.w_data_write_bits[2]
.sym 54170 FSM_I2C_FIFO.FSM.r_state[0]
.sym 54174 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12735
.sym 54187 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 54190 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3262_new_inv_
.sym 54193 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 54199 $abc$13614$new_n1223_
.sym 54200 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 54201 $abc$13614$new_n1195_
.sym 54203 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 54204 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 54205 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 54207 $abc$13614$new_n1223_
.sym 54208 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 54210 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12735
.sym 54211 $abc$13614$new_n1224_
.sym 54216 FSM_I2C_FIFO.FSM.r_counterAck[7]
.sym 54217 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5719_Y[7]_new_
.sym 54219 $abc$13614$new_n1224_
.sym 54221 $abc$13614$new_n1045_
.sym 54222 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$procmux$1971_Y[7]_new_inv_
.sym 54227 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 54228 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5718_Y[7]_new_
.sym 54232 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 54233 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 54234 $abc$13614$new_n1045_
.sym 54238 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 54239 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5718_Y[7]_new_
.sym 54240 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$procmux$1971_Y[7]_new_inv_
.sym 54241 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5719_Y[7]_new_
.sym 54244 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 54245 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 54246 $abc$13614$new_n1223_
.sym 54247 FSM_I2C_FIFO.FSM.r_counterAck[7]
.sym 54257 FSM_I2C_FIFO.FSM.r_counterAck[7]
.sym 54258 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 54262 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 54263 $abc$13614$new_n1195_
.sym 54264 $abc$13614$new_n1223_
.sym 54265 $abc$13614$new_n1224_
.sym 54274 $abc$13614$new_n1224_
.sym 54275 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 54276 $abc$13614$new_n1223_
.sym 54277 $abc$13614$new_n1045_
.sym 54278 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12735
.sym 54279 i_clk$SB_IO_IN_$glb_clk
.sym 54280 i_rst$SB_IO_IN_$glb_sr
.sym 54281 FSM_I2C_FIFO.w_start
.sym 54282 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11399
.sym 54285 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3192_new_inv_
.sym 54286 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3184_new_inv_
.sym 54287 $abc$13614$new_n1118_
.sym 54288 $abc$13614$new_n1125_
.sym 54296 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 54301 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12390
.sym 54305 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 54309 $abc$13614$new_n1117_
.sym 54323 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 54333 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12711
.sym 54337 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 54353 FSM_I2C_FIFO.FSM.r_get_decimal_fraction
.sym 54355 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 54356 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 54357 FSM_I2C_FIFO.FSM.r_get_decimal_fraction
.sym 54374 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 54398 FSM_I2C_FIFO.FSM.r_get_decimal_fraction
.sym 54401 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12711
.sym 54402 i_clk$SB_IO_IN_$glb_clk
.sym 54403 i_rst$SB_IO_IN_$glb_sr
.sym 54404 $abc$13614$new_n1117_
.sym 54405 $abc$13614$new_n1169_
.sym 54406 FSM_I2C_FIFO.w_data_write_valid
.sym 54407 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$0\r_addr_ready[0:0]
.sym 54408 $abc$13614$new_n1171_
.sym 54409 $abc$13614$new_n1173_
.sym 54410 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1519.$and$/usr/bin/../share/yosys/techmap.v:434$4751_Y_new_
.sym 54411 FSM_I2C_FIFO.w_addr_valid
.sym 54416 $PACKER_VCC_NET
.sym 54419 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12711
.sym 54421 FSM_I2C_FIFO.FSM.r_state[2]
.sym 54425 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 54428 FSM_I2C_FIFO.w_addr_bits[7]
.sym 54433 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 54434 FSM_I2C_FIFO.i2c_master.r_addr_latch[0]
.sym 54436 FSM_I2C_FIFO.w_data_write_ready
.sym 54437 $abc$13614$new_n1117_
.sym 54439 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[2]
.sym 54449 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3192_new_inv_
.sym 54452 FSM_I2C_FIFO.FSM.r_state[2]
.sym 54455 $abc$13614$new_n1180_
.sym 54457 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 54458 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3184_new_inv_
.sym 54460 $abc$13614$new_n1125_
.sym 54461 FSM_I2C_FIFO.w_data_write_bits[1]
.sym 54463 $abc$13614$new_n1120_
.sym 54465 FSM_I2C_FIFO.w_addr_bits[7]
.sym 54467 FSM_I2C_FIFO.w_addr_bits[0]
.sym 54469 $abc$13614$new_n1117_
.sym 54471 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 54472 $abc$13614$new_n1177_
.sym 54473 $abc$13614$new_n1171_
.sym 54478 FSM_I2C_FIFO.w_data_write_bits[1]
.sym 54479 $abc$13614$new_n1117_
.sym 54480 $abc$13614$new_n1120_
.sym 54485 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3184_new_inv_
.sym 54486 $abc$13614$new_n1180_
.sym 54487 $abc$13614$new_n1125_
.sym 54490 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3192_new_inv_
.sym 54491 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 54493 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 54496 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 54497 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3192_new_inv_
.sym 54499 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3184_new_inv_
.sym 54502 $abc$13614$new_n1177_
.sym 54503 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 54504 FSM_I2C_FIFO.w_addr_bits[7]
.sym 54505 FSM_I2C_FIFO.FSM.r_state[2]
.sym 54514 $abc$13614$new_n1125_
.sym 54515 $abc$13614$new_n1171_
.sym 54516 FSM_I2C_FIFO.w_addr_bits[0]
.sym 54517 $abc$13614$new_n1180_
.sym 54521 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3192_new_inv_
.sym 54522 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 54525 i_clk$SB_IO_IN_$glb_clk
.sym 54526 FSM_I2C_FIFO.FSM.r_state[2]_$glb_sr
.sym 54527 FSM_I2C_FIFO.i2c_master.r_addr_latch[0]
.sym 54529 FSM_I2C_FIFO.w_data_write_ready
.sym 54530 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10991
.sym 54533 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2528.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 54536 $PACKER_VCC_NET
.sym 54539 FSM_I2C_FIFO.w_data_write_bits[1]
.sym 54544 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[6]
.sym 54545 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[2]
.sym 54548 FSM_I2C_FIFO.FSM.r_state[2]
.sym 54551 FSM_I2C_FIFO.w_data_write_valid
.sym 54559 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12253
.sym 54560 FSM_I2C_FIFO.w_addr_bits[0]
.sym 54569 FSM_I2C_FIFO.w_addr_bits[1]
.sym 54575 $abc$13614$new_n1174_
.sym 54577 $abc$13614$new_n1179_
.sym 54580 $abc$13614$new_n1171_
.sym 54583 FSM_I2C_FIFO.FSM.r_state[2]
.sym 54584 FSM_I2C_FIFO.w_addr_bits[2]
.sym 54586 $abc$13614$new_n1187_
.sym 54587 FSM_I2C_FIFO.w_addr_bits[5]
.sym 54593 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 54596 FSM_I2C_FIFO.w_addr_bits[6]
.sym 54601 $abc$13614$new_n1187_
.sym 54602 $abc$13614$new_n1171_
.sym 54603 FSM_I2C_FIFO.FSM.r_state[2]
.sym 54607 FSM_I2C_FIFO.w_addr_bits[1]
.sym 54610 $abc$13614$new_n1179_
.sym 54613 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 54614 $abc$13614$new_n1174_
.sym 54615 FSM_I2C_FIFO.w_addr_bits[2]
.sym 54620 $abc$13614$new_n1179_
.sym 54621 FSM_I2C_FIFO.w_addr_bits[5]
.sym 54625 $abc$13614$new_n1179_
.sym 54626 FSM_I2C_FIFO.w_addr_bits[6]
.sym 54648 i_clk$SB_IO_IN_$glb_clk
.sym 54649 FSM_I2C_FIFO.FSM.r_state[2]_$glb_sr
.sym 54650 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11056
.sym 54651 $abc$13614$new_n1128_
.sym 54652 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12253
.sym 54653 $abc$13614$new_n1375_
.sym 54654 FSM_I2C_FIFO.i2c_master.r_idata_latch[2]
.sym 54655 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3286_new_inv_
.sym 54656 $abc$13614$new_n1374_
.sym 54657 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12453
.sym 54673 FSM_I2C_FIFO.w_data_write_ready
.sym 54677 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 54678 $abc$13614$new_n1742_
.sym 54683 FSM_I2C_FIFO.w_scl_i
.sym 54684 $abc$13614$new_n991_
.sym 54691 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 54692 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 54694 FSM_I2C_FIFO.w_addr_bits[5]
.sym 54695 FSM_I2C_FIFO.w_addr_bits[6]
.sym 54697 FSM_I2C_FIFO.i2c_master.r_addr_latch[6]
.sym 54698 $abc$13614$new_n1712_
.sym 54699 FSM_I2C_FIFO.w_addr_bits[2]
.sym 54700 FSM_I2C_FIFO.w_addr_bits[7]
.sym 54702 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12453
.sym 54703 FSM_I2C_FIFO.i2c_master.r_addr_latch[4]
.sym 54705 $abc$13614$new_n1717_
.sym 54707 FSM_I2C_FIFO.i2c_master.r_addr_latch[7]
.sym 54708 FSM_I2C_FIFO.i2c_master.r_addr_latch[2]
.sym 54718 FSM_I2C_FIFO.i2c_master.r_addr_latch[0]
.sym 54719 FSM_I2C_FIFO.i2c_master.r_addr_latch[5]
.sym 54720 FSM_I2C_FIFO.w_addr_bits[0]
.sym 54726 FSM_I2C_FIFO.w_addr_bits[7]
.sym 54730 FSM_I2C_FIFO.w_addr_bits[2]
.sym 54736 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 54737 $abc$13614$new_n1717_
.sym 54738 FSM_I2C_FIFO.i2c_master.r_addr_latch[0]
.sym 54739 FSM_I2C_FIFO.i2c_master.r_addr_latch[2]
.sym 54743 FSM_I2C_FIFO.w_addr_bits[0]
.sym 54749 FSM_I2C_FIFO.w_addr_bits[5]
.sym 54754 $abc$13614$new_n1712_
.sym 54755 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 54756 FSM_I2C_FIFO.i2c_master.r_addr_latch[4]
.sym 54757 FSM_I2C_FIFO.i2c_master.r_addr_latch[6]
.sym 54762 FSM_I2C_FIFO.w_addr_bits[6]
.sym 54766 FSM_I2C_FIFO.i2c_master.r_addr_latch[5]
.sym 54767 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 54768 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 54769 FSM_I2C_FIFO.i2c_master.r_addr_latch[7]
.sym 54770 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12453
.sym 54771 i_clk$SB_IO_IN_$glb_clk
.sym 54772 i_rst$SB_IO_IN_$glb_sr
.sym 54774 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10021[3]_new_
.sym 54775 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12253
.sym 54776 $abc$13614$new_n1326_
.sym 54777 $abc$13614$new_n1716_
.sym 54778 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 54780 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 54790 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 54795 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 54797 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12253
.sym 54800 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 54801 $abc$13614$new_n1117_
.sym 54803 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12190
.sym 54805 $abc$13614$auto$wreduce.cc:455:run$3301[1]_new_
.sym 54814 $abc$13614$new_n1339_
.sym 54816 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12253
.sym 54818 FSM_I2C_FIFO.i2c_master.r_idata_latch[1]
.sym 54820 FSM_I2C_FIFO.i2c_master.r_bit_cntr[2]
.sym 54821 $abc$13614$new_n1740_
.sym 54823 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 54824 $abc$13614$new_n1718_
.sym 54825 FSM_I2C_FIFO.w_data_write_bits[1]
.sym 54826 FSM_I2C_FIFO.i2c_master.r_idata_latch[2]
.sym 54827 $abc$13614$new_n1713_
.sym 54833 $abc$13614$new_n1326_
.sym 54838 $abc$13614$new_n1742_
.sym 54844 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 54847 $abc$13614$new_n1339_
.sym 54848 $abc$13614$new_n1740_
.sym 54849 FSM_I2C_FIFO.i2c_master.r_bit_cntr[2]
.sym 54850 $abc$13614$new_n1742_
.sym 54853 $abc$13614$new_n1326_
.sym 54854 FSM_I2C_FIFO.i2c_master.r_bit_cntr[2]
.sym 54855 $abc$13614$new_n1718_
.sym 54856 $abc$13614$new_n1713_
.sym 54873 FSM_I2C_FIFO.w_data_write_bits[1]
.sym 54889 FSM_I2C_FIFO.i2c_master.r_idata_latch[2]
.sym 54890 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 54891 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 54892 FSM_I2C_FIFO.i2c_master.r_idata_latch[1]
.sym 54893 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12253
.sym 54894 i_clk$SB_IO_IN_$glb_clk
.sym 54895 i_rst$SB_IO_IN_$glb_sr
.sym 54896 $abc$13614$new_n1411_
.sym 54897 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12190
.sym 54898 FSM_I2C_FIFO.w_data_write_bits[4]
.sym 54899 $abc$13614$auto$wreduce.cc:455:run$3301[1]_new_
.sym 54900 $abc$13614$new_n1284_
.sym 54901 $abc$13614$new_n1412_
.sym 54902 $abc$13614$new_n1413_
.sym 54903 FSM_I2C_FIFO.w_data_write_bits[6]
.sym 54909 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 54911 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 54912 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6924_new_
.sym 54913 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 54921 FSM_I2C_FIFO.w_scl_i
.sym 54929 $abc$13614$new_n1117_
.sym 54930 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 54939 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12253
.sym 54947 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 54949 FSM_I2C_FIFO.i2c_master.r_idata_latch[4]
.sym 54953 FSM_I2C_FIFO.w_scl_i
.sym 54955 FSM_I2C_FIFO.w_data_write_bits[4]
.sym 54959 FSM_I2C_FIFO.i2c_master.r_bit_cntr[2]
.sym 54960 FSM_I2C_FIFO.w_data_write_bits[6]
.sym 54964 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 54965 FSM_I2C_FIFO.i2c_master.r_bit_cntr[3]
.sym 54967 FSM_I2C_FIFO.i2c_master.r_idata_latch[6]
.sym 54968 $abc$13614$new_n1741_
.sym 54970 FSM_I2C_FIFO.w_scl_i
.sym 54971 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 54972 FSM_I2C_FIFO.i2c_master.r_bit_cntr[2]
.sym 54973 FSM_I2C_FIFO.i2c_master.r_bit_cntr[3]
.sym 54982 $abc$13614$new_n1741_
.sym 54983 FSM_I2C_FIFO.i2c_master.r_idata_latch[4]
.sym 54984 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 54985 FSM_I2C_FIFO.i2c_master.r_idata_latch[6]
.sym 54994 FSM_I2C_FIFO.w_data_write_bits[4]
.sym 55007 FSM_I2C_FIFO.w_data_write_bits[6]
.sym 55016 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12253
.sym 55017 i_clk$SB_IO_IN_$glb_clk
.sym 55018 i_rst$SB_IO_IN_$glb_sr
.sym 55037 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 55041 $abc$13614$new_n1353_
.sym 55048 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 55049 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 55062 FSM_I2C_FIFO.i2c_master.r_bit_cntr[3]
.sym 55066 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 55067 FSM_I2C_FIFO.i2c_master.r_bit_cntr[2]
.sym 55073 FSM_I2C_FIFO.w_data_write_bits[7]
.sym 55074 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 55079 $PACKER_VCC_NET
.sym 55081 FSM_I2C_FIFO.w_scl_i
.sym 55085 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 55087 $PACKER_VCC_NET
.sym 55089 $abc$13614$new_n1117_
.sym 55090 FSM_I2C_FIFO.w_data_write_bits[5]
.sym 55092 $nextpnr_ICESTORM_LC_2$O
.sym 55095 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 55098 $auto$alumacc.cc:474:replace_alu$3489.C[2]
.sym 55100 $PACKER_VCC_NET
.sym 55101 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 55104 $auto$alumacc.cc:474:replace_alu$3489.C[3]
.sym 55106 FSM_I2C_FIFO.i2c_master.r_bit_cntr[2]
.sym 55107 $PACKER_VCC_NET
.sym 55108 $auto$alumacc.cc:474:replace_alu$3489.C[2]
.sym 55111 $PACKER_VCC_NET
.sym 55112 FSM_I2C_FIFO.i2c_master.r_bit_cntr[3]
.sym 55114 $auto$alumacc.cc:474:replace_alu$3489.C[3]
.sym 55117 FSM_I2C_FIFO.i2c_master.r_bit_cntr[3]
.sym 55118 FSM_I2C_FIFO.i2c_master.r_bit_cntr[2]
.sym 55119 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 55120 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 55124 FSM_I2C_FIFO.w_data_write_bits[7]
.sym 55126 $abc$13614$new_n1117_
.sym 55131 $abc$13614$new_n1117_
.sym 55132 FSM_I2C_FIFO.w_data_write_bits[5]
.sym 55135 FSM_I2C_FIFO.w_scl_i
.sym 55136 FSM_I2C_FIFO.i2c_master.r_bit_cntr[3]
.sym 55137 FSM_I2C_FIFO.i2c_master.r_bit_cntr[2]
.sym 55138 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 55140 i_clk$SB_IO_IN_$glb_clk
.sym 55141 FSM_I2C_FIFO.FSM.r_state[2]_$glb_sr
.sym 55148 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3288_new_inv_
.sym 55160 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6725_new_inv_
.sym 55162 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 55183 $abc$13614$new_n1366_
.sym 55184 $abc$13614$new_n1365_
.sym 55186 $abc$13614$auto$wreduce.cc:455:run$3304[3]
.sym 55187 $abc$13614$auto$wreduce.cc:455:run$3301[1]_new_
.sym 55188 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6924_new_
.sym 55189 $abc$13614$new_n991_
.sym 55192 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 55193 $abc$13614$auto$wreduce.cc:455:run$3304[2]
.sym 55194 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10967
.sym 55195 $abc$13614$new_n1368_
.sym 55197 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 55204 $abc$13614$new_n1370_
.sym 55209 FSM_I2C_FIFO.i2c_master.r_bit_cntr[3]
.sym 55213 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3288_new_inv_
.sym 55214 FSM_I2C_FIFO.i2c_master.r_bit_cntr[2]
.sym 55216 $abc$13614$new_n991_
.sym 55218 $abc$13614$auto$wreduce.cc:455:run$3301[1]_new_
.sym 55222 $abc$13614$auto$wreduce.cc:455:run$3304[3]
.sym 55223 $abc$13614$new_n1366_
.sym 55224 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3288_new_inv_
.sym 55228 $abc$13614$new_n991_
.sym 55229 $abc$13614$new_n1365_
.sym 55230 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10967
.sym 55231 FSM_I2C_FIFO.i2c_master.r_bit_cntr[3]
.sym 55234 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3288_new_inv_
.sym 55236 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6924_new_
.sym 55240 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10967
.sym 55241 $abc$13614$auto$wreduce.cc:455:run$3304[2]
.sym 55242 $abc$13614$new_n1366_
.sym 55243 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6924_new_
.sym 55246 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6924_new_
.sym 55247 $abc$13614$new_n991_
.sym 55248 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 55249 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 55253 $abc$13614$new_n1370_
.sym 55254 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10967
.sym 55259 FSM_I2C_FIFO.i2c_master.r_bit_cntr[2]
.sym 55260 $abc$13614$new_n1368_
.sym 55261 $abc$13614$new_n991_
.sym 55262 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10967
.sym 55263 i_clk$SB_IO_IN_$glb_clk
.sym 57507 FSM_I2C_FIFO.w_data_write_bits[2]
.sym 57521 FSM_I2C_FIFO.FSM.r_state[2]
.sym 57523 FSM_I2C_FIFO.FSM.r_state[0]
.sym 57646 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12741
.sym 57647 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12735
.sym 57648 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[1]
.sym 57663 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12735
.sym 57665 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 57667 FSM_I2C_FIFO.FSM.r_counterAck[1]
.sym 57670 $abc$13614$new_n1700_
.sym 57673 $abc$13614$new_n1249_
.sym 57674 FSM_I2C_FIFO.FSM.r_counterAck[0]
.sym 57675 FSM_I2C_FIFO.FSM.r_counterAck[1]
.sym 57679 $abc$13614$new_n1702_
.sym 57680 $abc$13614$new_n1045_
.sym 57681 FSM_I2C_FIFO.FSM.r_state[2]
.sym 57683 FSM_I2C_FIFO.FSM.r_state[0]
.sym 57684 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 57685 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 57688 $abc$13614$new_n1701_
.sym 57689 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 57691 FSM_I2C_FIFO.FSM.r_state[1]
.sym 57692 $abc$13614$new_n1195_
.sym 57700 $abc$13614$new_n1045_
.sym 57701 $abc$13614$new_n1195_
.sym 57702 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 57703 FSM_I2C_FIFO.FSM.r_state[0]
.sym 57706 $abc$13614$new_n1701_
.sym 57707 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 57708 FSM_I2C_FIFO.FSM.r_counterAck[0]
.sym 57709 FSM_I2C_FIFO.FSM.r_counterAck[1]
.sym 57712 FSM_I2C_FIFO.FSM.r_state[1]
.sym 57713 FSM_I2C_FIFO.FSM.r_state[2]
.sym 57714 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 57715 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 57718 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 57719 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 57720 FSM_I2C_FIFO.FSM.r_counterAck[1]
.sym 57730 $abc$13614$new_n1700_
.sym 57731 $abc$13614$new_n1249_
.sym 57732 $abc$13614$new_n1702_
.sym 57733 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 57740 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12735
.sym 57741 i_clk$SB_IO_IN_$glb_clk
.sym 57742 i_rst$SB_IO_IN_$glb_sr
.sym 57743 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[1]
.sym 57745 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[0]
.sym 57748 $abc$13614$new_n1094_
.sym 57767 $abc$13614$auto$fsm_map.cc:102:implement_pattern_cache$3573_new_inv_
.sym 57770 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 57772 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 57774 FSM_I2C_FIFO.w_addr_ready
.sym 57775 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[3]
.sym 57776 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 57784 $abc$13614$auto$wreduce.cc:455:run$3293[0]
.sym 57786 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 57791 $PACKER_VCC_NET
.sym 57792 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 57794 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 57795 $abc$13614$new_n1206_
.sym 57796 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5719_Y[0]_new_
.sym 57798 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5718_Y[0]_new_
.sym 57800 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 57801 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 57802 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 57804 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 57806 $abc$13614$new_n1045_
.sym 57807 $abc$13614$new_n1095_
.sym 57808 $abc$13614$new_n1195_
.sym 57809 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$procmux$1971_Y[0]_new_inv_
.sym 57810 $abc$13614$new_n1205_
.sym 57811 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12735
.sym 57812 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 57813 FSM_I2C_FIFO.FSM.r_counterAck[0]
.sym 57817 FSM_I2C_FIFO.FSM.r_counterAck[0]
.sym 57820 $PACKER_VCC_NET
.sym 57823 $abc$13614$new_n1205_
.sym 57824 $abc$13614$new_n1045_
.sym 57825 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 57826 $abc$13614$new_n1206_
.sym 57830 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 57831 $abc$13614$auto$wreduce.cc:455:run$3293[0]
.sym 57835 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 57836 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 57837 $abc$13614$new_n1095_
.sym 57838 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 57841 FSM_I2C_FIFO.FSM.r_counterAck[0]
.sym 57842 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 57843 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 57844 $abc$13614$new_n1205_
.sym 57847 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5719_Y[0]_new_
.sym 57848 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$procmux$1971_Y[0]_new_inv_
.sym 57849 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5718_Y[0]_new_
.sym 57850 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 57853 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 57854 $abc$13614$new_n1195_
.sym 57855 $abc$13614$new_n1206_
.sym 57856 $abc$13614$new_n1205_
.sym 57859 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 57860 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 57863 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12735
.sym 57864 i_clk$SB_IO_IN_$glb_clk
.sym 57865 i_rst$SB_IO_IN_$glb_sr
.sym 57866 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12704[1]_new_inv_
.sym 57867 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3546_new_
.sym 57868 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[3]
.sym 57869 $abc$13614$new_n1103_
.sym 57870 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$12603[1]_new_inv_
.sym 57871 $abc$13614$new_n1104_
.sym 57872 $abc$13614$new_n1072_
.sym 57873 $abc$13614$new_n1063_
.sym 57877 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 57882 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[2]
.sym 57889 FSM_I2C_FIFO.w_data_write_ready
.sym 57890 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[0]
.sym 57891 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4623[0]_new_inv_
.sym 57892 FSM_I2C_FIFO.FSM.r_state[1]
.sym 57893 FSM_I2C_FIFO.w_nak
.sym 57894 FSM_I2C_FIFO.w_data_write_ready
.sym 57896 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[4]
.sym 57898 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 57899 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 57901 $abc$13614$new_n1045_
.sym 57910 FSM_I2C_FIFO.FSM.r_state[2]
.sym 57912 FSM_I2C_FIFO.FSM.r_counterAck[0]
.sym 57915 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 57917 FSM_I2C_FIFO.w_nak
.sym 57918 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12741
.sym 57925 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[3]
.sym 57928 FSM_I2C_FIFO.FSM.r_prev_nak
.sym 57934 FSM_I2C_FIFO.w_addr_ready
.sym 57936 FSM_I2C_FIFO.FSM.r_prev_nak
.sym 57941 FSM_I2C_FIFO.FSM.r_prev_nak
.sym 57943 FSM_I2C_FIFO.w_nak
.sym 57952 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[3]
.sym 57953 FSM_I2C_FIFO.FSM.r_prev_nak
.sym 57954 FSM_I2C_FIFO.w_addr_ready
.sym 57955 FSM_I2C_FIFO.w_nak
.sym 57958 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 57960 FSM_I2C_FIFO.FSM.r_counterAck[0]
.sym 57970 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 57976 FSM_I2C_FIFO.FSM.r_prev_nak
.sym 57977 FSM_I2C_FIFO.w_nak
.sym 57979 FSM_I2C_FIFO.FSM.r_state[2]
.sym 57986 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12741
.sym 57987 i_clk$SB_IO_IN_$glb_clk
.sym 57988 i_rst$SB_IO_IN_$glb_sr
.sym 57989 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3631_new_
.sym 57990 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[4]
.sym 57991 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6471[1]_new_inv_
.sym 57992 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[5]
.sym 57993 $abc$13614$new_n1071_
.sym 57994 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12655[4]_new_inv_
.sym 57995 $abc$13614$new_n1081_
.sym 57996 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3654_new_
.sym 58005 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3611_new_
.sym 58007 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 58019 FSM_I2C_FIFO.FSM.r_state[2]
.sym 58021 FSM_I2C_FIFO.FSM.r_state[0]
.sym 58030 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 58031 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[8]
.sym 58032 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[3]
.sym 58034 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$7759_new_inv_
.sym 58037 $abc$13614$new_n1099_
.sym 58042 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 58043 $abc$13614$new_n1062_
.sym 58044 FSM_I2C_FIFO.w_addr_ready
.sym 58048 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6471[1]_new_inv_
.sym 58050 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[0]
.sym 58051 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 58052 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 58053 FSM_I2C_FIFO.w_nak
.sym 58055 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[8]
.sym 58056 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6471[1]_new_inv_
.sym 58063 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[8]
.sym 58065 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[0]
.sym 58069 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[8]
.sym 58070 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$7759_new_inv_
.sym 58071 $abc$13614$new_n1099_
.sym 58072 $abc$13614$new_n1062_
.sym 58075 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[3]
.sym 58077 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[0]
.sym 58081 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6471[1]_new_inv_
.sym 58082 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 58084 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$7759_new_inv_
.sym 58087 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[3]
.sym 58088 FSM_I2C_FIFO.w_nak
.sym 58090 FSM_I2C_FIFO.w_addr_ready
.sym 58100 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 58101 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 58105 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 58107 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 58108 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6471[1]_new_inv_
.sym 58110 i_clk$SB_IO_IN_$glb_clk
.sym 58111 i_rst$SB_IO_IN_$glb_sr
.sym 58119 $abc$13614$new_n1132_
.sym 58126 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12735
.sym 58130 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 58138 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[5]
.sym 58140 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3262_new_inv_
.sym 58145 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[1]
.sym 58158 FSM_I2C_FIFO.FSM.r_state[0]
.sym 58164 FSM_I2C_FIFO.FSM.r_state[1]
.sym 58179 FSM_I2C_FIFO.FSM.r_state[2]
.sym 58223 FSM_I2C_FIFO.FSM.r_state[0]
.sym 58224 FSM_I2C_FIFO.FSM.r_state[1]
.sym 58225 FSM_I2C_FIFO.FSM.r_state[2]
.sym 58235 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2780.$and$/usr/bin/../share/yosys/techmap.v:434$5717_Y[5]_new_
.sym 58236 FSM_I2C_FIFO.w_nbytes_bits[6]
.sym 58238 FSM_I2C_FIFO.w_nbytes_bits[2]
.sym 58239 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2780.$and$/usr/bin/../share/yosys/techmap.v:434$5717_Y[2]_new_
.sym 58240 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2780.$and$/usr/bin/../share/yosys/techmap.v:434$5717_Y[6]_new_
.sym 58241 FSM_I2C_FIFO.w_nbytes_bits[5]
.sym 58242 FSM_I2C_FIFO.w_nbytes_bits[4]
.sym 58249 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 58252 $abc$13614$new_n1132_
.sym 58270 FSM_I2C_FIFO.w_addr_ready
.sym 58278 $abc$13614$new_n1113_
.sym 58280 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 58281 FSM_I2C_FIFO.w_data_write_bits[2]
.sym 58284 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 58286 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[2]
.sym 58290 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 58291 FSM_I2C_FIFO.FSM.r_state[2]
.sym 58292 $abc$13614$new_n1115_
.sym 58321 FSM_I2C_FIFO.FSM.r_state[2]
.sym 58322 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 58323 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 58324 FSM_I2C_FIFO.w_data_write_bits[2]
.sym 58339 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[2]
.sym 58340 $abc$13614$new_n1115_
.sym 58341 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 58342 $abc$13614$new_n1113_
.sym 58356 i_clk$SB_IO_IN_$glb_clk
.sym 58357 FSM_I2C_FIFO.FSM.r_state[2]_$glb_sr
.sym 58360 $abc$13614$new_n1124_
.sym 58365 FSM_I2C_FIFO.w_nbytes_valid
.sym 58375 FSM_I2C_FIFO.w_nbytes_bits[4]
.sym 58385 FSM_I2C_FIFO.w_nak
.sym 58386 FSM_I2C_FIFO.w_data_write_ready
.sym 58391 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 58392 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 58393 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$0\r_addr_ready[0:0]
.sym 58401 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11399
.sym 58405 FSM_I2C_FIFO.FSM.r_state[2]
.sym 58406 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 58408 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 58409 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 58410 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[5]
.sym 58411 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3262_new_inv_
.sym 58415 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[1]
.sym 58430 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[2]
.sym 58434 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[1]
.sym 58438 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 58439 FSM_I2C_FIFO.FSM.r_state[2]
.sym 58441 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[1]
.sym 58456 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[1]
.sym 58458 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[2]
.sym 58463 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[5]
.sym 58465 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[1]
.sym 58468 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 58469 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 58470 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[2]
.sym 58471 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3262_new_inv_
.sym 58474 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3262_new_inv_
.sym 58477 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 58478 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11399
.sym 58479 i_clk$SB_IO_IN_$glb_clk
.sym 58480 FSM_I2C_FIFO.FSM.r_state[2]_$glb_sr
.sym 58481 $abc$13614$new_n1140_
.sym 58486 FSM_I2C_FIFO.w_addr_ready
.sym 58488 $abc$13614$new_n1361_
.sym 58497 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11399
.sym 58500 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 58514 $abc$13614$new_n1140_
.sym 58523 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[2]
.sym 58524 FSM_I2C_FIFO.FSM.r_state[2]
.sym 58526 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 58527 $abc$13614$new_n1173_
.sym 58528 $abc$13614$new_n1118_
.sym 58529 $abc$13614$new_n1174_
.sym 58530 FSM_I2C_FIFO.w_start
.sym 58531 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3262_new_inv_
.sym 58534 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 58535 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3184_new_inv_
.sym 58536 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[6]
.sym 58539 $abc$13614$new_n1169_
.sym 58540 FSM_I2C_FIFO.w_data_write_valid
.sym 58542 $abc$13614$new_n1171_
.sym 58545 FSM_I2C_FIFO.w_addr_valid
.sym 58547 $abc$13614$new_n1169_
.sym 58549 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 58551 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 58552 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1519.$and$/usr/bin/../share/yosys/techmap.v:434$4751_Y_new_
.sym 58555 $abc$13614$new_n1118_
.sym 58557 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 58561 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[6]
.sym 58562 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 58564 FSM_I2C_FIFO.w_data_write_valid
.sym 58567 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 58568 $abc$13614$new_n1169_
.sym 58569 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3262_new_inv_
.sym 58570 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1519.$and$/usr/bin/../share/yosys/techmap.v:434$4751_Y_new_
.sym 58573 FSM_I2C_FIFO.w_start
.sym 58575 FSM_I2C_FIFO.w_addr_valid
.sym 58579 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3262_new_inv_
.sym 58581 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3184_new_inv_
.sym 58585 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[6]
.sym 58586 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 58587 FSM_I2C_FIFO.w_addr_valid
.sym 58591 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 58592 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[2]
.sym 58593 $abc$13614$new_n1169_
.sym 58594 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 58597 $abc$13614$new_n1173_
.sym 58598 FSM_I2C_FIFO.FSM.r_state[2]
.sym 58599 $abc$13614$new_n1174_
.sym 58600 $abc$13614$new_n1171_
.sym 58602 i_clk$SB_IO_IN_$glb_clk
.sym 58603 FSM_I2C_FIFO.FSM.r_state[2]_$glb_sr
.sym 58604 $abc$13614$new_n1129_
.sym 58605 $abc$13614$new_n1127_
.sym 58606 FSM_I2C_FIFO.i2c_master.r_nsaftack[3]
.sym 58607 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12157
.sym 58608 $abc$13614$new_n1160_
.sym 58609 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10991
.sym 58610 FSM_I2C_FIFO.i2c_master.r_nsaftack[2]
.sym 58611 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 58615 FSM_I2C_FIFO.w_scl_i
.sym 58629 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5272_new_
.sym 58631 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$0\r_addr_ready[0:0]
.sym 58635 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12163
.sym 58638 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 58647 FSM_I2C_FIFO.w_data_write_valid
.sym 58650 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3286_new_inv_
.sym 58655 FSM_I2C_FIFO.w_data_write_ready
.sym 58664 FSM_I2C_FIFO.i2c_master.r_addr_latch[0]
.sym 58665 $abc$13614$new_n989_
.sym 58666 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10991
.sym 58667 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2528.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 58672 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12157
.sym 58676 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 58679 FSM_I2C_FIFO.i2c_master.r_addr_latch[0]
.sym 58690 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2528.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 58691 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3286_new_inv_
.sym 58692 $abc$13614$new_n989_
.sym 58693 FSM_I2C_FIFO.w_data_write_ready
.sym 58698 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10991
.sym 58714 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 58715 FSM_I2C_FIFO.w_data_write_ready
.sym 58716 FSM_I2C_FIFO.w_data_write_valid
.sym 58724 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12157
.sym 58725 i_clk$SB_IO_IN_$glb_clk
.sym 58726 i_rst$SB_IO_IN_$glb_sr
.sym 58727 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6943_new_
.sym 58728 FSM_I2C_FIFO.i2c_master.r_nsaftack[1]
.sym 58729 $abc$13614$new_n1163_
.sym 58730 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10148_new_
.sym 58731 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2923.$ternary$/usr/bin/../share/yosys/techmap.v:445$5453_Y[1]_new_inv_
.sym 58732 $abc$13614$new_n1420_
.sym 58733 $abc$13614$new_n1164_
.sym 58734 FSM_I2C_FIFO.i2c_master.r_nsaftack[0]
.sym 58751 $abc$13614$new_n989_
.sym 58754 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 58759 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11056
.sym 58761 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 58770 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12253
.sym 58772 FSM_I2C_FIFO.w_data_write_valid
.sym 58775 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 58778 FSM_I2C_FIFO.w_data_write_ready
.sym 58779 $abc$13614$new_n1375_
.sym 58781 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 58782 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 58783 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 58784 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5272_new_
.sym 58785 $abc$13614$new_n1128_
.sym 58787 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12163
.sym 58791 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$0\r_addr_ready[0:0]
.sym 58794 FSM_I2C_FIFO.w_data_write_bits[2]
.sym 58795 $abc$13614$new_n991_
.sym 58796 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[1]_new_
.sym 58797 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6787_new_
.sym 58798 $abc$13614$new_n989_
.sym 58803 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 58804 $abc$13614$new_n989_
.sym 58807 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 58808 $abc$13614$new_n991_
.sym 58814 FSM_I2C_FIFO.w_data_write_ready
.sym 58815 FSM_I2C_FIFO.w_data_write_valid
.sym 58816 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 58819 $abc$13614$new_n989_
.sym 58820 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5272_new_
.sym 58821 $abc$13614$new_n1128_
.sym 58822 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6787_new_
.sym 58826 FSM_I2C_FIFO.w_data_write_bits[2]
.sym 58832 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 58833 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[1]_new_
.sym 58834 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5272_new_
.sym 58837 $abc$13614$new_n1375_
.sym 58838 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[1]_new_
.sym 58839 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 58840 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 58843 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12163
.sym 58845 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$0\r_addr_ready[0:0]
.sym 58847 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12253
.sym 58848 i_clk$SB_IO_IN_$glb_clk
.sym 58849 i_rst$SB_IO_IN_$glb_sr
.sym 58850 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5272_new_
.sym 58851 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2870.$and$/usr/bin/../share/yosys/techmap.v:434$5534_Y[2]_new_
.sym 58852 $abc$13614$new_n1745_
.sym 58853 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12163
.sym 58854 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[1]_new_
.sym 58855 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6787_new_
.sym 58856 $abc$13614$new_n989_
.sym 58857 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12438_new_inv_
.sym 58862 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11056
.sym 58863 FSM_I2C_FIFO.i2c_master.r_addr_latch[0]
.sym 58867 FSM_I2C_FIFO.w_data_write_ready
.sym 58870 FSM_I2C_FIFO.w_scl_i
.sym 58875 FSM_I2C_FIFO.i2c_master.r_nstate[1]
.sym 58876 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 58880 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 58881 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 58891 FSM_I2C_FIFO.i2c_master.r_nstate[1]
.sym 58893 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12253
.sym 58899 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$shiftx$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:350$589.buffer[0]_new_
.sym 58900 $abc$13614$new_n1714_
.sym 58905 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 58907 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5272_new_
.sym 58908 $abc$13614$auto$wreduce.cc:455:run$3301[1]_new_
.sym 58911 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[1]_new_
.sym 58912 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6787_new_
.sym 58914 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 58916 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10021[3]_new_
.sym 58930 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 58931 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[1]_new_
.sym 58936 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12253
.sym 58942 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6787_new_
.sym 58944 $abc$13614$auto$wreduce.cc:455:run$3301[1]_new_
.sym 58945 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5272_new_
.sym 58948 $abc$13614$new_n1714_
.sym 58950 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10021[3]_new_
.sym 58951 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$shiftx$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:350$589.buffer[0]_new_
.sym 58954 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 58955 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[1]_new_
.sym 58956 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 58967 FSM_I2C_FIFO.i2c_master.r_nstate[1]
.sym 58971 i_clk$SB_IO_IN_$glb_clk
.sym 58973 $abc$13614$new_n1424_
.sym 58974 $abc$13614$new_n1408_
.sym 58975 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6746_new_
.sym 58976 $abc$13614$new_n1416_
.sym 58977 FSM_I2C_FIFO.i2c_master.r_nstate[2]
.sym 58978 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2870.$and$/usr/bin/../share/yosys/techmap.v:434$5534_Y[1]_new_
.sym 58979 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2927.$and$/usr/bin/../share/yosys/techmap.v:434$4041_Y[1]_new_
.sym 58980 $abc$13614$new_n1423_
.sym 58981 $PACKER_GND_NET
.sym 58985 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 58987 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 58994 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 59001 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 59007 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12438_new_inv_
.sym 59014 $abc$13614$new_n1117_
.sym 59015 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10021[3]_new_
.sym 59019 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 59020 $abc$13614$new_n991_
.sym 59021 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 59023 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 59024 FSM_I2C_FIFO.w_data_write_bits[4]
.sym 59026 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[1]_new_
.sym 59027 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6787_new_
.sym 59028 $abc$13614$new_n989_
.sym 59029 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 59032 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6746_new_
.sym 59035 $abc$13614$new_n1412_
.sym 59036 $abc$13614$new_n1413_
.sym 59037 FSM_I2C_FIFO.w_data_write_bits[6]
.sym 59038 FSM_I2C_FIFO.i2c_master.r_nstate[1]
.sym 59039 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 59040 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6746_new_
.sym 59042 $abc$13614$auto$wreduce.cc:455:run$3301[1]_new_
.sym 59047 $abc$13614$new_n991_
.sym 59048 $abc$13614$new_n1412_
.sym 59049 $abc$13614$new_n1413_
.sym 59050 FSM_I2C_FIFO.i2c_master.r_nstate[1]
.sym 59053 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 59054 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6746_new_
.sym 59055 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[1]_new_
.sym 59059 $abc$13614$new_n1117_
.sym 59062 FSM_I2C_FIFO.w_data_write_bits[4]
.sym 59065 $abc$13614$auto$wreduce.cc:455:run$3301[1]_new_
.sym 59071 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6787_new_
.sym 59072 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6746_new_
.sym 59073 $abc$13614$new_n991_
.sym 59074 $abc$13614$new_n989_
.sym 59077 $abc$13614$auto$wreduce.cc:455:run$3301[1]_new_
.sym 59078 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 59079 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10021[3]_new_
.sym 59080 $abc$13614$new_n991_
.sym 59083 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 59084 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 59085 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 59086 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 59089 FSM_I2C_FIFO.w_data_write_bits[6]
.sym 59090 $abc$13614$new_n1117_
.sym 59094 i_clk$SB_IO_IN_$glb_clk
.sym 59095 FSM_I2C_FIFO.FSM.r_state[2]_$glb_sr
.sym 59096 FSM_I2C_FIFO.i2c_master.r_nstate[1]
.sym 59097 $abc$13614$new_n1415_
.sym 59101 $abc$13614$new_n1414_
.sym 59113 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6725_new_inv_
.sym 59114 FSM_I2C_FIFO.w_scl_i
.sym 59116 $abc$13614$new_n991_
.sym 59119 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 59222 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12151
.sym 59240 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12253
.sym 59263 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 59269 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 59270 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 59273 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 59329 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 59330 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 59331 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 59332 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 60088 FSM_I2C_FIFO.w_scl_i
.sym 60351 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 61699 $abc$13614$new_n1087_
.sym 61704 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6329[1]_new_inv_
.sym 61732 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 61820 $abc$13614$auto$simplemap.cc:256:simplemap_eqne$4889_new_inv_
.sym 61821 $abc$13614$auto$fsm_map.cc:118:implement_pattern_cache$3706_new_
.sym 61822 $abc$13614$new_n1110_
.sym 61823 $abc$13614$new_n1078_
.sym 61824 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$4633[3]_new_
.sym 61825 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[2]
.sym 61826 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3702_new_
.sym 61827 $abc$13614$new_n1062_
.sym 61861 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[1]
.sym 61862 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3546_new_
.sym 61866 $abc$13614$new_n1094_
.sym 61869 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12704[1]_new_inv_
.sym 61872 $abc$13614$new_n1111_
.sym 61876 $abc$13614$new_n1095_
.sym 61879 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 61882 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4623[0]_new_inv_
.sym 61886 $abc$13614$auto$fsm_map.cc:102:implement_pattern_cache$3573_new_inv_
.sym 61887 $abc$13614$new_n1110_
.sym 61892 $abc$13614$new_n1062_
.sym 61894 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[1]
.sym 61895 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3546_new_
.sym 61896 $abc$13614$new_n1062_
.sym 61897 $abc$13614$new_n1094_
.sym 61906 $abc$13614$auto$fsm_map.cc:102:implement_pattern_cache$3573_new_inv_
.sym 61907 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3546_new_
.sym 61908 $abc$13614$new_n1111_
.sym 61909 $abc$13614$new_n1110_
.sym 61924 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12704[1]_new_inv_
.sym 61925 $abc$13614$new_n1095_
.sym 61926 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4623[0]_new_inv_
.sym 61927 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 61941 i_clk$SB_IO_IN_$glb_clk
.sym 61942 i_rst$SB_IO_IN_$glb_sr
.sym 61944 $abc$13614$new_n1089_
.sym 61947 $abc$13614$new_n1076_
.sym 61948 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 61950 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[6]
.sym 61968 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[0]
.sym 61970 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 61974 FSM_I2C_FIFO.w_data_read_valid
.sym 61977 $abc$13614$new_n1062_
.sym 61984 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3631_new_
.sym 61985 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 61986 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6471[1]_new_inv_
.sym 61989 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 61991 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3611_new_
.sym 61992 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[1]
.sym 61994 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[0]
.sym 61995 FSM_I2C_FIFO.w_addr_ready
.sym 61997 $abc$13614$new_n1104_
.sym 61999 $abc$13614$new_n1062_
.sym 62001 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3546_new_
.sym 62002 FSM_I2C_FIFO.FSM.r_state[2]
.sym 62004 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 62006 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4623[0]_new_inv_
.sym 62008 FSM_I2C_FIFO.FSM.r_state[0]
.sym 62010 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[3]
.sym 62011 $abc$13614$new_n1103_
.sym 62013 FSM_I2C_FIFO.w_data_write_ready
.sym 62018 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[0]
.sym 62019 FSM_I2C_FIFO.w_addr_ready
.sym 62023 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 62024 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 62025 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 62026 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6471[1]_new_inv_
.sym 62029 $abc$13614$new_n1062_
.sym 62030 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3546_new_
.sym 62031 $abc$13614$new_n1103_
.sym 62032 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[3]
.sym 62035 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3611_new_
.sym 62036 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3631_new_
.sym 62037 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 62038 $abc$13614$new_n1104_
.sym 62041 FSM_I2C_FIFO.w_addr_ready
.sym 62042 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[1]
.sym 62043 FSM_I2C_FIFO.w_data_write_ready
.sym 62044 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[0]
.sym 62048 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4623[0]_new_inv_
.sym 62050 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6471[1]_new_inv_
.sym 62053 FSM_I2C_FIFO.FSM.r_state[2]
.sym 62054 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 62055 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4623[0]_new_inv_
.sym 62056 FSM_I2C_FIFO.FSM.r_state[0]
.sym 62059 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 62060 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6471[1]_new_inv_
.sym 62061 FSM_I2C_FIFO.FSM.r_state[0]
.sym 62062 FSM_I2C_FIFO.FSM.r_state[2]
.sym 62064 i_clk$SB_IO_IN_$glb_clk
.sym 62065 i_rst$SB_IO_IN_$glb_sr
.sym 62090 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 62093 $abc$13614$new_n1132_
.sym 62108 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3546_new_
.sym 62111 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$12603[1]_new_inv_
.sym 62113 $abc$13614$new_n1072_
.sym 62116 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[4]
.sym 62118 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[5]
.sym 62121 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4623[0]_new_inv_
.sym 62122 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[6]
.sym 62124 FSM_I2C_FIFO.w_nbytes_ready
.sym 62126 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[5]
.sym 62127 $abc$13614$new_n1071_
.sym 62128 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12655[4]_new_inv_
.sym 62129 $abc$13614$new_n1081_
.sym 62130 FSM_I2C_FIFO.FSM.r_state[2]
.sym 62132 FSM_I2C_FIFO.FSM.r_state[0]
.sym 62133 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 62134 FSM_I2C_FIFO.w_data_read_valid
.sym 62137 $abc$13614$new_n1062_
.sym 62138 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3654_new_
.sym 62140 $abc$13614$new_n1081_
.sym 62141 FSM_I2C_FIFO.FSM.r_state[2]
.sym 62142 FSM_I2C_FIFO.FSM.r_state[0]
.sym 62143 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 62146 $abc$13614$new_n1062_
.sym 62147 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3654_new_
.sym 62148 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3546_new_
.sym 62149 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[4]
.sym 62152 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$12603[1]_new_inv_
.sym 62153 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12655[4]_new_inv_
.sym 62154 FSM_I2C_FIFO.w_data_read_valid
.sym 62155 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[5]
.sym 62158 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3546_new_
.sym 62159 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[5]
.sym 62160 $abc$13614$new_n1062_
.sym 62161 $abc$13614$new_n1071_
.sym 62164 $abc$13614$new_n1072_
.sym 62166 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$12603[1]_new_inv_
.sym 62167 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12655[4]_new_inv_
.sym 62171 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[6]
.sym 62172 FSM_I2C_FIFO.w_nbytes_ready
.sym 62176 FSM_I2C_FIFO.w_data_read_valid
.sym 62177 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12655[4]_new_inv_
.sym 62178 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$12603[1]_new_inv_
.sym 62179 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[5]
.sym 62184 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4623[0]_new_inv_
.sym 62185 $abc$13614$new_n1081_
.sym 62187 i_clk$SB_IO_IN_$glb_clk
.sym 62188 i_rst$SB_IO_IN_$glb_sr
.sym 62191 $abc$13614$auto$wreduce.cc:455:run$3305[2]
.sym 62192 $abc$13614$auto$wreduce.cc:455:run$3305[3]
.sym 62193 $abc$13614$auto$wreduce.cc:455:run$3305[4]
.sym 62194 $abc$13614$auto$wreduce.cc:455:run$3305[5]
.sym 62195 $abc$13614$auto$wreduce.cc:455:run$3305[6]
.sym 62196 $abc$13614$auto$wreduce.cc:455:run$3305[7]
.sym 62216 $abc$13614$auto$wreduce.cc:455:run$3305[5]
.sym 62232 FSM_I2C_FIFO.FSM.r_state[2]
.sym 62237 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 62241 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[5]
.sym 62256 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 62305 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 62306 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[5]
.sym 62307 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 62308 FSM_I2C_FIFO.FSM.r_state[2]
.sym 62312 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6267[0]_new_inv_
.sym 62313 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[5]
.sym 62314 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[6]
.sym 62315 $abc$13614$new_n1238_
.sym 62316 $abc$13614$new_n1153_
.sym 62317 $abc$13614$new_n1149_
.sym 62318 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[2]
.sym 62319 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6267[1]_new_inv_
.sym 62345 $abc$13614$new_n989_
.sym 62354 FSM_I2C_FIFO.w_nbytes_bits[6]
.sym 62360 $abc$13614$new_n1132_
.sym 62364 FSM_I2C_FIFO.w_nbytes_bits[2]
.sym 62367 FSM_I2C_FIFO.w_nbytes_bits[5]
.sym 62371 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[6]
.sym 62376 FSM_I2C_FIFO.w_nbytes_bits[4]
.sym 62378 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[5]
.sym 62379 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$logic_and$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:593$615_Y_new_
.sym 62382 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 62383 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[2]
.sym 62386 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 62387 FSM_I2C_FIFO.w_nbytes_bits[5]
.sym 62388 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[5]
.sym 62389 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$logic_and$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:593$615_Y_new_
.sym 62392 FSM_I2C_FIFO.w_nbytes_bits[6]
.sym 62394 $abc$13614$new_n1132_
.sym 62405 FSM_I2C_FIFO.w_nbytes_bits[2]
.sym 62406 $abc$13614$new_n1132_
.sym 62410 FSM_I2C_FIFO.w_nbytes_bits[2]
.sym 62411 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[2]
.sym 62412 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 62413 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$logic_and$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:593$615_Y_new_
.sym 62416 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$logic_and$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:593$615_Y_new_
.sym 62417 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[6]
.sym 62418 FSM_I2C_FIFO.w_nbytes_bits[6]
.sym 62419 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 62423 $abc$13614$new_n1132_
.sym 62425 FSM_I2C_FIFO.w_nbytes_bits[5]
.sym 62428 $abc$13614$new_n1132_
.sym 62430 FSM_I2C_FIFO.w_nbytes_bits[4]
.sym 62433 i_clk$SB_IO_IN_$glb_clk
.sym 62434 FSM_I2C_FIFO.FSM.r_state[2]_$glb_sr
.sym 62435 $abc$13614$auto$wreduce.cc:455:run$3299[0]_new_
.sym 62437 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$logic_and$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:593$615_Y_new_
.sym 62438 $abc$13614$new_n1139_
.sym 62440 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12390
.sym 62442 $abc$13614$new_n1142_
.sym 62468 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 62470 FSM_I2C_FIFO.w_data_read_valid
.sym 62481 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3262_new_inv_
.sym 62484 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 62487 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[5]
.sym 62491 $abc$13614$new_n1125_
.sym 62502 $abc$13614$new_n1124_
.sym 62507 FSM_I2C_FIFO.w_nbytes_valid
.sym 62521 FSM_I2C_FIFO.w_nbytes_valid
.sym 62523 $abc$13614$new_n1125_
.sym 62524 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 62551 $abc$13614$new_n1124_
.sym 62553 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3262_new_inv_
.sym 62554 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[5]
.sym 62556 i_clk$SB_IO_IN_$glb_clk
.sym 62557 FSM_I2C_FIFO.FSM.r_state[2]_$glb_sr
.sym 62560 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12127
.sym 62562 FSM_I2C_FIFO.w_nbytes_ready
.sym 62576 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 62582 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5867_new_
.sym 62585 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 62588 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12390
.sym 62592 FSM_I2C_FIFO.i2c_master.r_addr_latch[0]
.sym 62608 $abc$13614$new_n989_
.sym 62610 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$0\r_addr_ready[0:0]
.sym 62615 FSM_I2C_FIFO.i2c_master.r_addr_latch[0]
.sym 62626 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12163
.sym 62627 FSM_I2C_FIFO.w_nbytes_ready
.sym 62629 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5867_new_
.sym 62632 FSM_I2C_FIFO.i2c_master.r_addr_latch[0]
.sym 62634 $abc$13614$new_n989_
.sym 62635 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5867_new_
.sym 62663 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$0\r_addr_ready[0:0]
.sym 62674 FSM_I2C_FIFO.w_nbytes_ready
.sym 62675 $abc$13614$new_n989_
.sym 62676 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5867_new_
.sym 62677 FSM_I2C_FIFO.i2c_master.r_addr_latch[0]
.sym 62678 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12163
.sym 62679 i_clk$SB_IO_IN_$glb_clk
.sym 62680 i_rst$SB_IO_IN_$glb_sr
.sym 62683 FSM_I2C_FIFO.w_nak
.sym 62684 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12133
.sym 62685 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 62686 $abc$13614$new_n1747_
.sym 62687 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5867_new_
.sym 62688 $abc$13614$new_n1397_
.sym 62694 $abc$13614$new_n989_
.sym 62705 $abc$13614$new_n1135_
.sym 62708 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 62709 FSM_I2C_FIFO.w_nbytes_ready
.sym 62711 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12163
.sym 62713 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[1]_new_
.sym 62722 $abc$13614$new_n1140_
.sym 62724 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10991
.sym 62728 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 62730 $abc$13614$new_n1129_
.sym 62731 $abc$13614$new_n1127_
.sym 62732 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 62734 $abc$13614$new_n1160_
.sym 62736 FSM_I2C_FIFO.i2c_master.r_nsaftack[2]
.sym 62739 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[1]_new_
.sym 62740 FSM_I2C_FIFO.i2c_master.r_nsaftack[3]
.sym 62741 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12133
.sym 62742 $abc$13614$new_n989_
.sym 62743 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3286_new_inv_
.sym 62744 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5867_new_
.sym 62745 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 62746 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5272_new_
.sym 62747 $abc$13614$new_n1128_
.sym 62749 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 62750 $abc$13614$new_n989_
.sym 62752 FSM_I2C_FIFO.i2c_master.r_addr_latch[0]
.sym 62755 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 62756 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 62757 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 62758 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 62762 $abc$13614$new_n1128_
.sym 62763 $abc$13614$new_n1129_
.sym 62764 FSM_I2C_FIFO.i2c_master.r_nsaftack[3]
.sym 62767 $abc$13614$new_n1127_
.sym 62768 $abc$13614$new_n989_
.sym 62769 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5867_new_
.sym 62770 FSM_I2C_FIFO.i2c_master.r_addr_latch[0]
.sym 62773 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12133
.sym 62775 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3286_new_inv_
.sym 62779 $abc$13614$new_n1140_
.sym 62780 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5272_new_
.sym 62781 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 62782 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[1]_new_
.sym 62785 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 62786 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 62787 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 62788 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 62791 $abc$13614$new_n1128_
.sym 62792 FSM_I2C_FIFO.i2c_master.r_nsaftack[2]
.sym 62793 $abc$13614$new_n989_
.sym 62794 $abc$13614$new_n1160_
.sym 62797 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 62798 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 62799 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 62800 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 62801 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10991
.sym 62802 i_clk$SB_IO_IN_$glb_clk
.sym 62804 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2927.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$4042_Y_new_inv_
.sym 62805 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2927.$and$/usr/bin/../share/yosys/techmap.v:434$4040_Y[3]_new_
.sym 62806 $abc$13614$new_n1431_
.sym 62807 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 62808 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2927.$and$/usr/bin/../share/yosys/techmap.v:434$4041_Y[0]_new_
.sym 62809 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2923.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$5458_Y_new_inv_
.sym 62810 $abc$13614$new_n1135_
.sym 62811 $abc$13614$new_n1434_
.sym 62818 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10991
.sym 62822 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$0\r_addr_ready[0:0]
.sym 62824 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 62825 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 62827 FSM_I2C_FIFO.w_nak
.sym 62829 $abc$13614$new_n989_
.sym 62831 FSM_I2C_FIFO.w_nbytes_ready
.sym 62832 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 62836 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6943_new_
.sym 62839 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 62845 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6943_new_
.sym 62846 $abc$13614$new_n1128_
.sym 62847 FSM_I2C_FIFO.i2c_master.r_nsaftack[3]
.sym 62850 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6787_new_
.sym 62851 $abc$13614$new_n1374_
.sym 62852 FSM_I2C_FIFO.i2c_master.r_nsaftack[0]
.sym 62853 $abc$13614$new_n1140_
.sym 62854 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5867_new_
.sym 62855 $abc$13614$new_n1163_
.sym 62856 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10148_new_
.sym 62857 FSM_I2C_FIFO.i2c_master.r_addr_latch[0]
.sym 62858 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3286_new_inv_
.sym 62859 FSM_I2C_FIFO.i2c_master.r_nsaftack[2]
.sym 62860 FSM_I2C_FIFO.i2c_master.r_nsaftack[0]
.sym 62862 FSM_I2C_FIFO.i2c_master.r_nsaftack[1]
.sym 62863 FSM_I2C_FIFO.w_data_write_ready
.sym 62867 $abc$13614$new_n991_
.sym 62869 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6943_new_
.sym 62870 $abc$13614$new_n989_
.sym 62871 FSM_I2C_FIFO.w_data_write_ready
.sym 62872 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10991
.sym 62874 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2923.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$5458_Y_new_inv_
.sym 62875 $abc$13614$new_n1164_
.sym 62878 FSM_I2C_FIFO.i2c_master.r_nsaftack[3]
.sym 62879 FSM_I2C_FIFO.i2c_master.r_nsaftack[2]
.sym 62880 FSM_I2C_FIFO.i2c_master.r_nsaftack[0]
.sym 62881 FSM_I2C_FIFO.i2c_master.r_nsaftack[1]
.sym 62884 $abc$13614$new_n1163_
.sym 62885 $abc$13614$new_n989_
.sym 62886 FSM_I2C_FIFO.i2c_master.r_addr_latch[0]
.sym 62887 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5867_new_
.sym 62891 FSM_I2C_FIFO.i2c_master.r_nsaftack[1]
.sym 62892 $abc$13614$new_n989_
.sym 62893 $abc$13614$new_n1164_
.sym 62896 FSM_I2C_FIFO.i2c_master.r_nsaftack[2]
.sym 62897 FSM_I2C_FIFO.i2c_master.r_nsaftack[3]
.sym 62898 FSM_I2C_FIFO.i2c_master.r_nsaftack[1]
.sym 62899 FSM_I2C_FIFO.w_data_write_ready
.sym 62902 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6943_new_
.sym 62903 FSM_I2C_FIFO.i2c_master.r_nsaftack[1]
.sym 62904 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10148_new_
.sym 62905 FSM_I2C_FIFO.w_data_write_ready
.sym 62908 FSM_I2C_FIFO.i2c_master.r_nsaftack[2]
.sym 62909 $abc$13614$new_n991_
.sym 62910 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6943_new_
.sym 62911 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2923.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$5458_Y_new_inv_
.sym 62914 $abc$13614$new_n989_
.sym 62915 $abc$13614$new_n1128_
.sym 62916 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3286_new_inv_
.sym 62917 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6787_new_
.sym 62920 FSM_I2C_FIFO.i2c_master.r_nsaftack[0]
.sym 62921 $abc$13614$new_n989_
.sym 62922 $abc$13614$new_n1140_
.sym 62923 $abc$13614$new_n1374_
.sym 62924 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10991
.sym 62925 i_clk$SB_IO_IN_$glb_clk
.sym 62927 $abc$13614$new_n1404_
.sym 62928 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 62929 $abc$13614$new_n1432_
.sym 62930 $abc$13614$new_n1346_
.sym 62931 $abc$13614$new_n1746_
.sym 62932 $abc$13614$new_n1399_
.sym 62933 $abc$13614$new_n1422_
.sym 62934 $abc$13614$new_n1722_
.sym 62942 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 62951 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$11023[1]_new_
.sym 62952 FSM_I2C_FIFO.w_sda_i
.sym 62953 $abc$13614$new_n991_
.sym 62955 $abc$13614$new_n989_
.sym 62956 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2923.$ternary$/usr/bin/../share/yosys/techmap.v:445$5453_Y[1]_new_inv_
.sym 62959 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 62962 FSM_I2C_FIFO.w_data_read_valid
.sym 62970 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$0\r_addr_ready[0:0]
.sym 62971 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 62972 FSM_I2C_FIFO.i2c_master.r_nstate[2]
.sym 62973 $abc$13614$new_n1420_
.sym 62974 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 62975 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 62978 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6924_new_
.sym 62981 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 62984 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5272_new_
.sym 62987 $abc$13614$auto$wreduce.cc:455:run$3301[1]_new_
.sym 62991 $abc$13614$new_n991_
.sym 62993 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 62995 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12163
.sym 62998 $abc$13614$new_n1422_
.sym 62999 $abc$13614$new_n991_
.sym 63001 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 63002 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 63003 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 63004 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 63007 $abc$13614$new_n1420_
.sym 63008 FSM_I2C_FIFO.i2c_master.r_nstate[2]
.sym 63009 $abc$13614$new_n1422_
.sym 63010 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 63013 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5272_new_
.sym 63014 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6924_new_
.sym 63015 $abc$13614$new_n991_
.sym 63016 $abc$13614$auto$wreduce.cc:455:run$3301[1]_new_
.sym 63019 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 63020 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 63021 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 63022 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 63026 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 63027 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 63031 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 63032 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 63033 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 63034 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 63038 $abc$13614$auto$wreduce.cc:455:run$3301[1]_new_
.sym 63040 $abc$13614$new_n991_
.sym 63044 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$0\r_addr_ready[0:0]
.sym 63046 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12163
.sym 63050 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6891_new_
.sym 63051 $abc$13614$new_n1345_
.sym 63052 $abc$13614$new_n1425_
.sym 63053 $abc$13614$new_n1340_
.sym 63054 $abc$13614$new_n1341_
.sym 63055 FSM_I2C_FIFO.w_sda_o
.sym 63056 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$11023[1]_new_
.sym 63057 $abc$13614$new_n991_
.sym 63064 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6924_new_
.sym 63076 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12139
.sym 63077 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12163
.sym 63078 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 63081 $abc$13614$new_n991_
.sym 63091 FSM_I2C_FIFO.i2c_master.r_nstate[1]
.sym 63092 FSM_I2C_FIFO.w_scl_i
.sym 63093 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6746_new_
.sym 63094 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 63095 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[1]_new_
.sym 63097 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6725_new_inv_
.sym 63099 $abc$13614$new_n1404_
.sym 63100 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2870.$and$/usr/bin/../share/yosys/techmap.v:434$5534_Y[2]_new_
.sym 63101 FSM_I2C_FIFO.w_nbytes_ready
.sym 63102 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 63103 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 63104 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 63105 $abc$13614$new_n989_
.sym 63106 $abc$13614$new_n1423_
.sym 63107 $abc$13614$new_n1424_
.sym 63108 $abc$13614$new_n1408_
.sym 63109 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[0]_new_
.sym 63112 FSM_I2C_FIFO.w_sda_i
.sym 63113 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2927.$and$/usr/bin/../share/yosys/techmap.v:434$4041_Y[1]_new_
.sym 63114 $abc$13614$new_n991_
.sym 63115 $abc$13614$new_n1353_
.sym 63116 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2923.$ternary$/usr/bin/../share/yosys/techmap.v:445$5453_Y[1]_new_inv_
.sym 63117 $abc$13614$new_n1425_
.sym 63119 FSM_I2C_FIFO.i2c_master.r_nstate[2]
.sym 63121 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$11023[1]_new_
.sym 63122 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 63124 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[1]_new_
.sym 63126 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6746_new_
.sym 63127 $abc$13614$new_n989_
.sym 63130 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 63131 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2923.$ternary$/usr/bin/../share/yosys/techmap.v:445$5453_Y[1]_new_inv_
.sym 63132 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$11023[1]_new_
.sym 63133 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2927.$and$/usr/bin/../share/yosys/techmap.v:434$4041_Y[1]_new_
.sym 63136 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[0]_new_
.sym 63137 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 63138 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 63142 $abc$13614$new_n991_
.sym 63143 FSM_I2C_FIFO.i2c_master.r_nstate[1]
.sym 63144 FSM_I2C_FIFO.w_nbytes_ready
.sym 63145 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 63148 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2870.$and$/usr/bin/../share/yosys/techmap.v:434$5534_Y[2]_new_
.sym 63149 $abc$13614$new_n1425_
.sym 63150 $abc$13614$new_n1423_
.sym 63151 $abc$13614$new_n1404_
.sym 63154 $abc$13614$new_n1408_
.sym 63155 FSM_I2C_FIFO.i2c_master.r_nstate[1]
.sym 63156 $abc$13614$new_n1353_
.sym 63157 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 63160 FSM_I2C_FIFO.i2c_master.r_nstate[1]
.sym 63161 FSM_I2C_FIFO.w_scl_i
.sym 63162 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6725_new_inv_
.sym 63163 FSM_I2C_FIFO.w_sda_i
.sym 63166 $abc$13614$new_n991_
.sym 63167 $abc$13614$new_n1424_
.sym 63168 FSM_I2C_FIFO.i2c_master.r_nstate[2]
.sym 63171 i_clk$SB_IO_IN_$glb_clk
.sym 63172 i_rst$SB_IO_IN_$glb_sr
.sym 63173 $abc$13614$new_n1347_
.sym 63174 $abc$13614$new_n1344_
.sym 63175 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[0]_new_
.sym 63176 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2428_Y_new_
.sym 63177 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12151
.sym 63178 FSM_I2C_FIFO.w_data_read_valid
.sym 63179 $abc$13614$new_n1349_
.sym 63180 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12139
.sym 63182 FSM_I2C_FIFO.w_sda_o
.sym 63189 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 63198 $abc$13614$new_n1716_
.sym 63203 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 63219 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2870.$and$/usr/bin/../share/yosys/techmap.v:434$5534_Y[1]_new_
.sym 63222 FSM_I2C_FIFO.i2c_master.r_nstate[1]
.sym 63225 $abc$13614$new_n1416_
.sym 63227 $abc$13614$new_n1414_
.sym 63228 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12438_new_inv_
.sym 63230 $abc$13614$new_n1411_
.sym 63239 $abc$13614$new_n1415_
.sym 63240 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[0]_new_
.sym 63247 $abc$13614$new_n1414_
.sym 63249 $abc$13614$new_n1411_
.sym 63250 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2870.$and$/usr/bin/../share/yosys/techmap.v:434$5534_Y[1]_new_
.sym 63255 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[0]_new_
.sym 63256 $abc$13614$new_n1416_
.sym 63277 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12438_new_inv_
.sym 63279 FSM_I2C_FIFO.i2c_master.r_nstate[1]
.sym 63280 $abc$13614$new_n1415_
.sym 63294 i_clk$SB_IO_IN_$glb_clk
.sym 63295 i_rst$SB_IO_IN_$glb_sr
.sym 63296 FSM_I2C_FIFO.w_sda_oe
.sym 63298 FSM_I2C_FIFO.w_scl_oe
.sym 63309 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 63313 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12139
.sym 63317 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 63319 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 63349 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12151
.sym 63390 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12151
.sym 64597 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 64801 FSM_I2C_FIFO.FSM.r_state[2]
.sym 65773 $abc$13614$new_n1086_
.sym 65774 $abc$13614$new_n1083_
.sym 65775 FSM_I2C_FIFO.FSM.r_prev_contr[3]
.sym 65776 FSM_I2C_FIFO.FSM.r_prev_contr[2]
.sym 65777 FSM_I2C_FIFO.FSM.r_prev_contr[1]
.sym 65778 $abc$13614$new_n1092_
.sym 65780 FSM_I2C_FIFO.FSM.r_prev_contr[0]
.sym 65799 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 65826 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$4633[3]_new_
.sym 65827 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[2]
.sym 65840 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 65859 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[2]
.sym 65860 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 65862 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$4633[3]_new_
.sym 65889 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$4633[3]_new_
.sym 65890 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[2]
.sym 65891 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 65896 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3617_new_
.sym 65898 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$6388[1]_new_inv_
.sym 65899 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3592_new_
.sym 65900 FSM_I2C_FIFO.FSM.r_prev_data_write_ready
.sym 65901 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$7534[1]_new_inv_
.sym 65903 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3611_new_
.sym 65922 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[2]
.sym 65923 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[6]
.sym 65926 $abc$13614$new_n1062_
.sym 65939 $abc$13614$new_n1087_
.sym 65940 $abc$13614$new_n1078_
.sym 65945 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[1]
.sym 65947 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[0]
.sym 65950 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[2]
.sym 65951 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 65953 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3617_new_
.sym 65954 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3546_new_
.sym 65957 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$4633[3]_new_
.sym 65959 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 65960 $abc$13614$new_n1063_
.sym 65961 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12704[1]_new_inv_
.sym 65962 FSM_I2C_FIFO.w_data_write_ready
.sym 65964 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3592_new_
.sym 65965 FSM_I2C_FIFO.FSM.r_prev_data_write_ready
.sym 65966 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$7534[1]_new_inv_
.sym 65970 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 65972 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$4633[3]_new_
.sym 65973 $abc$13614$new_n1078_
.sym 65976 $abc$13614$new_n1078_
.sym 65977 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 65979 $abc$13614$new_n1087_
.sym 65982 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3617_new_
.sym 65983 $abc$13614$new_n1063_
.sym 65984 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$7534[1]_new_inv_
.sym 65985 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[0]
.sym 65988 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 65990 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12704[1]_new_inv_
.sym 65994 FSM_I2C_FIFO.w_data_write_ready
.sym 65995 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[1]
.sym 65997 FSM_I2C_FIFO.FSM.r_prev_data_write_ready
.sym 66000 $abc$13614$new_n1063_
.sym 66001 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3592_new_
.sym 66002 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3546_new_
.sym 66003 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[2]
.sym 66006 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 66007 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12704[1]_new_inv_
.sym 66008 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$4633[3]_new_
.sym 66009 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 66012 $abc$13614$new_n1063_
.sym 66013 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3617_new_
.sym 66015 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$7534[1]_new_inv_
.sym 66017 i_clk$SB_IO_IN_$glb_clk
.sym 66018 i_rst$SB_IO_IN_$glb_sr
.sym 66039 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 66045 FSM_I2C_FIFO.w_data_write_ready
.sym 66060 $abc$13614$auto$simplemap.cc:256:simplemap_eqne$4889_new_inv_
.sym 66061 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3546_new_
.sym 66065 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 66067 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[6]
.sym 66068 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12704[1]_new_inv_
.sym 66069 $abc$13614$auto$fsm_map.cc:118:implement_pattern_cache$3706_new_
.sym 66071 FSM_I2C_FIFO.w_data_write_ready
.sym 66072 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$12603[1]_new_inv_
.sym 66074 $abc$13614$new_n1072_
.sym 66075 $abc$13614$new_n1062_
.sym 66076 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[1]
.sym 66085 $abc$13614$new_n1089_
.sym 66087 FSM_I2C_FIFO.FSM.r_state[2]
.sym 66088 $abc$13614$new_n1076_
.sym 66089 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 66099 $abc$13614$new_n1072_
.sym 66100 $abc$13614$auto$fsm_map.cc:118:implement_pattern_cache$3706_new_
.sym 66101 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$12603[1]_new_inv_
.sym 66102 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 66117 FSM_I2C_FIFO.w_data_write_ready
.sym 66118 $abc$13614$new_n1072_
.sym 66119 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[1]
.sym 66120 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12704[1]_new_inv_
.sym 66123 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 66124 $abc$13614$auto$simplemap.cc:256:simplemap_eqne$4889_new_inv_
.sym 66125 $abc$13614$new_n1076_
.sym 66126 FSM_I2C_FIFO.FSM.r_state[2]
.sym 66135 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3546_new_
.sym 66136 $abc$13614$new_n1062_
.sym 66137 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[6]
.sym 66138 $abc$13614$new_n1089_
.sym 66140 i_clk$SB_IO_IN_$glb_clk
.sym 66141 i_rst$SB_IO_IN_$glb_sr
.sym 66153 $abc$13614$auto$wreduce.cc:455:run$3299[0]_new_
.sym 66173 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 66265 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2780.$and$/usr/bin/../share/yosys/techmap.v:434$5717_Y[3]_new_
.sym 66266 $abc$13614$new_n1235_
.sym 66267 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2780.$and$/usr/bin/../share/yosys/techmap.v:434$5717_Y[0]_new_
.sym 66268 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2780.$and$/usr/bin/../share/yosys/techmap.v:434$5717_Y[7]_new_
.sym 66269 $abc$13614$new_n1241_
.sym 66270 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[3]
.sym 66271 $abc$13614$new_n1232_
.sym 66272 $abc$13614$auto$wreduce.cc:455:run$3305[0]
.sym 66290 $PACKER_VCC_NET
.sym 66293 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$logic_and$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:593$615_Y_new_
.sym 66295 $abc$13614$new_n1139_
.sym 66299 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12390
.sym 66306 $PACKER_VCC_NET
.sym 66307 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[5]
.sym 66308 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[6]
.sym 66314 $PACKER_VCC_NET
.sym 66320 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[2]
.sym 66323 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[1]
.sym 66324 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[7]
.sym 66327 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[3]
.sym 66328 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[0]
.sym 66335 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[4]
.sym 66338 $nextpnr_ICESTORM_LC_16$O
.sym 66341 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[0]
.sym 66344 $auto$alumacc.cc:474:replace_alu$3492.C[2]
.sym 66346 $PACKER_VCC_NET
.sym 66347 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[1]
.sym 66350 $auto$alumacc.cc:474:replace_alu$3492.C[3]
.sym 66352 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[2]
.sym 66353 $PACKER_VCC_NET
.sym 66354 $auto$alumacc.cc:474:replace_alu$3492.C[2]
.sym 66356 $auto$alumacc.cc:474:replace_alu$3492.C[4]
.sym 66358 $PACKER_VCC_NET
.sym 66359 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[3]
.sym 66360 $auto$alumacc.cc:474:replace_alu$3492.C[3]
.sym 66362 $auto$alumacc.cc:474:replace_alu$3492.C[5]
.sym 66364 $PACKER_VCC_NET
.sym 66365 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[4]
.sym 66366 $auto$alumacc.cc:474:replace_alu$3492.C[4]
.sym 66368 $auto$alumacc.cc:474:replace_alu$3492.C[6]
.sym 66370 $PACKER_VCC_NET
.sym 66371 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[5]
.sym 66372 $auto$alumacc.cc:474:replace_alu$3492.C[5]
.sym 66374 $auto$alumacc.cc:474:replace_alu$3492.C[7]
.sym 66376 $PACKER_VCC_NET
.sym 66377 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[6]
.sym 66378 $auto$alumacc.cc:474:replace_alu$3492.C[6]
.sym 66382 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[7]
.sym 66383 $PACKER_VCC_NET
.sym 66384 $auto$alumacc.cc:474:replace_alu$3492.C[7]
.sym 66388 $abc$13614$new_n1229_
.sym 66389 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[1]
.sym 66390 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[7]
.sym 66391 $abc$13614$new_n1141_
.sym 66392 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2780.$and$/usr/bin/../share/yosys/techmap.v:434$5717_Y[4]_new_
.sym 66393 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[4]
.sym 66394 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[0]
.sym 66395 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2780.$and$/usr/bin/../share/yosys/techmap.v:434$5717_Y[1]_new_
.sym 66415 $abc$13614$new_n1142_
.sym 66420 FSM_I2C_FIFO.w_nbytes_ready
.sym 66422 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[2]
.sym 66423 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[6]
.sym 66431 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[6]
.sym 66432 $abc$13614$new_n1139_
.sym 66433 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2780.$and$/usr/bin/../share/yosys/techmap.v:434$5717_Y[2]_new_
.sym 66434 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2780.$and$/usr/bin/../share/yosys/techmap.v:434$5717_Y[6]_new_
.sym 66435 $abc$13614$auto$wreduce.cc:455:run$3305[6]
.sym 66436 $abc$13614$new_n1142_
.sym 66437 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2780.$and$/usr/bin/../share/yosys/techmap.v:434$5717_Y[5]_new_
.sym 66439 $abc$13614$auto$wreduce.cc:455:run$3305[2]
.sym 66441 $abc$13614$new_n1153_
.sym 66442 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[3]
.sym 66444 $abc$13614$auto$wreduce.cc:455:run$3305[5]
.sym 66446 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[1]
.sym 66447 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[7]
.sym 66448 $abc$13614$new_n1238_
.sym 66450 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[4]
.sym 66451 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[2]
.sym 66454 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[5]
.sym 66455 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[6]
.sym 66456 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12390
.sym 66458 $abc$13614$new_n1149_
.sym 66459 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[0]
.sym 66462 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[2]
.sym 66463 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[1]
.sym 66464 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[3]
.sym 66465 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[0]
.sym 66468 $abc$13614$new_n1139_
.sym 66470 $abc$13614$new_n1238_
.sym 66471 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[5]
.sym 66474 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[6]
.sym 66475 $abc$13614$new_n1139_
.sym 66477 $abc$13614$new_n1153_
.sym 66480 $abc$13614$new_n1142_
.sym 66482 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2780.$and$/usr/bin/../share/yosys/techmap.v:434$5717_Y[5]_new_
.sym 66483 $abc$13614$auto$wreduce.cc:455:run$3305[5]
.sym 66486 $abc$13614$auto$wreduce.cc:455:run$3305[6]
.sym 66487 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2780.$and$/usr/bin/../share/yosys/techmap.v:434$5717_Y[6]_new_
.sym 66489 $abc$13614$new_n1142_
.sym 66492 $abc$13614$new_n1142_
.sym 66494 $abc$13614$auto$wreduce.cc:455:run$3305[2]
.sym 66495 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2780.$and$/usr/bin/../share/yosys/techmap.v:434$5717_Y[2]_new_
.sym 66498 $abc$13614$new_n1149_
.sym 66499 $abc$13614$new_n1139_
.sym 66500 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[2]
.sym 66504 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[4]
.sym 66505 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[7]
.sym 66506 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[6]
.sym 66507 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[5]
.sym 66508 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12390
.sym 66509 i_clk$SB_IO_IN_$glb_clk
.sym 66510 i_rst$SB_IO_IN_$glb_sr
.sym 66527 $abc$13614$new_n1132_
.sym 66532 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12390
.sym 66537 FSM_I2C_FIFO.w_data_write_ready
.sym 66543 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 66552 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6267[0]_new_inv_
.sym 66553 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 66556 FSM_I2C_FIFO.w_nbytes_ready
.sym 66559 FSM_I2C_FIFO.w_nbytes_valid
.sym 66560 $abc$13614$auto$wreduce.cc:455:run$3299[0]_new_
.sym 66565 $abc$13614$new_n989_
.sym 66566 $abc$13614$new_n1135_
.sym 66567 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6267[1]_new_inv_
.sym 66568 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 66576 $abc$13614$new_n1140_
.sym 66585 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6267[1]_new_inv_
.sym 66587 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6267[0]_new_inv_
.sym 66599 FSM_I2C_FIFO.w_nbytes_ready
.sym 66600 FSM_I2C_FIFO.w_nbytes_valid
.sym 66603 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 66604 $abc$13614$new_n989_
.sym 66605 $abc$13614$new_n1140_
.sym 66615 $abc$13614$new_n1135_
.sym 66616 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 66627 $abc$13614$auto$wreduce.cc:455:run$3299[0]_new_
.sym 66628 $abc$13614$new_n989_
.sym 66629 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 66654 $abc$13614$new_n1135_
.sym 66660 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 66664 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 66665 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12390
.sym 66687 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 66689 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5867_new_
.sym 66690 $abc$13614$new_n1361_
.sym 66693 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12127
.sym 66706 FSM_I2C_FIFO.w_nbytes_valid
.sym 66721 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 66723 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5867_new_
.sym 66732 $abc$13614$new_n1361_
.sym 66733 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 66734 FSM_I2C_FIFO.w_nbytes_valid
.sym 66735 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5867_new_
.sym 66754 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12127
.sym 66755 i_clk$SB_IO_IN_$glb_clk
.sym 66756 i_rst$SB_IO_IN_$glb_sr
.sym 66759 FSM_I2C_FIFO.w_sda_i
.sym 66764 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 66767 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 66779 FSM_I2C_FIFO.w_nbytes_ready
.sym 66783 FSM_I2C_FIFO.i2c_master.r_nstate[0]
.sym 66788 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 66800 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 66801 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 66804 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5867_new_
.sym 66805 $abc$13614$new_n1397_
.sym 66807 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$0\r_addr_ready[0:0]
.sym 66809 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 66812 $abc$13614$new_n1135_
.sym 66813 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 66815 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[1]_new_
.sym 66816 FSM_I2C_FIFO.w_nak
.sym 66817 $abc$13614$new_n1575_
.sym 66818 $abc$13614$auto$wreduce.cc:455:run$3299[0]_new_
.sym 66819 $abc$13614$new_n989_
.sym 66821 FSM_I2C_FIFO.i2c_master.r_nstate[0]
.sym 66824 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 66825 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12133
.sym 66829 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12163
.sym 66843 FSM_I2C_FIFO.w_nak
.sym 66844 $abc$13614$new_n1575_
.sym 66845 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 66850 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 66852 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12163
.sym 66855 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 66856 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 66857 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 66858 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 66861 FSM_I2C_FIFO.i2c_master.r_nstate[0]
.sym 66862 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12163
.sym 66863 $abc$13614$new_n1397_
.sym 66864 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$0\r_addr_ready[0:0]
.sym 66867 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 66869 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 66870 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[1]_new_
.sym 66873 $abc$13614$new_n1135_
.sym 66874 $abc$13614$auto$wreduce.cc:455:run$3299[0]_new_
.sym 66875 $abc$13614$new_n989_
.sym 66876 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5867_new_
.sym 66877 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12133
.sym 66878 i_clk$SB_IO_IN_$glb_clk
.sym 66879 i_rst$SB_IO_IN_$glb_sr
.sym 66881 FSM_I2C_FIFO.i2c_master.r_nstate[3]
.sym 66883 $abc$13614$new_n1575_
.sym 66884 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2927.$and$/usr/bin/../share/yosys/techmap.v:434$4041_Y[3]_new_
.sym 66885 $abc$13614$new_n1428_
.sym 66886 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2935_Y[0]_new_
.sym 66887 FSM_I2C_FIFO.i2c_master.r_nstate[0]
.sym 66897 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 66909 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 66910 FSM_I2C_FIFO.w_scl_i
.sym 66911 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6725_new_inv_
.sym 66914 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 66923 FSM_I2C_FIFO.w_sda_i
.sym 66924 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10148_new_
.sym 66925 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2927.$and$/usr/bin/../share/yosys/techmap.v:434$4041_Y[0]_new_
.sym 66926 $abc$13614$new_n1399_
.sym 66928 FSM_I2C_FIFO.i2c_master.r_nsaftack[0]
.sym 66929 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6943_new_
.sym 66931 $abc$13614$new_n1432_
.sym 66932 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10148_new_
.sym 66935 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6725_new_inv_
.sym 66936 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 66937 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11056
.sym 66940 FSM_I2C_FIFO.w_data_write_ready
.sym 66941 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$11023[1]_new_
.sym 66943 FSM_I2C_FIFO.w_scl_i
.sym 66944 FSM_I2C_FIFO.i2c_master.r_nstate[0]
.sym 66946 FSM_I2C_FIFO.i2c_master.r_nstate[3]
.sym 66947 FSM_I2C_FIFO.i2c_master.r_nsaftack[3]
.sym 66948 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 66949 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[1]_new_
.sym 66950 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2923.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$5458_Y_new_inv_
.sym 66951 $abc$13614$new_n991_
.sym 66952 $abc$13614$new_n1434_
.sym 66954 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2927.$and$/usr/bin/../share/yosys/techmap.v:434$4041_Y[0]_new_
.sym 66955 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10148_new_
.sym 66956 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$11023[1]_new_
.sym 66957 FSM_I2C_FIFO.i2c_master.r_nsaftack[0]
.sym 66960 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6943_new_
.sym 66961 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$11023[1]_new_
.sym 66962 FSM_I2C_FIFO.i2c_master.r_nsaftack[3]
.sym 66963 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2923.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$5458_Y_new_inv_
.sym 66966 $abc$13614$new_n1434_
.sym 66967 $abc$13614$new_n1432_
.sym 66968 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11056
.sym 66975 FSM_I2C_FIFO.i2c_master.r_nstate[3]
.sym 66978 FSM_I2C_FIFO.w_scl_i
.sym 66979 FSM_I2C_FIFO.i2c_master.r_nstate[0]
.sym 66980 FSM_I2C_FIFO.w_sda_i
.sym 66981 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6725_new_inv_
.sym 66984 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6943_new_
.sym 66985 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10148_new_
.sym 66986 FSM_I2C_FIFO.w_data_write_ready
.sym 66990 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 66991 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[1]_new_
.sym 66996 $abc$13614$new_n1399_
.sym 66998 $abc$13614$new_n991_
.sym 66999 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 67001 i_clk$SB_IO_IN_$glb_clk
.sym 67003 $abc$13614$new_n1436_
.sym 67004 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6924_new_
.sym 67010 $abc$13614$new_n1352_
.sym 67019 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 67027 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 67030 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 67036 FSM_I2C_FIFO.i2c_master.r_proc_cntr[1]
.sym 67037 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6725_new_inv_
.sym 67044 $abc$13614$new_n1404_
.sym 67046 FSM_I2C_FIFO.w_sda_i
.sym 67047 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 67049 $abc$13614$new_n1399_
.sym 67050 $abc$13614$new_n989_
.sym 67051 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12438_new_inv_
.sym 67052 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 67053 FSM_I2C_FIFO.i2c_master.r_nstate[3]
.sym 67054 $abc$13614$new_n1745_
.sym 67055 FSM_I2C_FIFO.i2c_master.r_nstate[0]
.sym 67057 FSM_I2C_FIFO.w_nbytes_ready
.sym 67058 $abc$13614$new_n1135_
.sym 67059 $abc$13614$new_n991_
.sym 67064 FSM_I2C_FIFO.i2c_master.r_proc_cntr[0]
.sym 67065 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$9806_new_inv_
.sym 67066 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 67067 $abc$13614$new_n1722_
.sym 67068 $abc$13614$new_n1353_
.sym 67069 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 67070 FSM_I2C_FIFO.w_scl_i
.sym 67072 FSM_I2C_FIFO.i2c_master.r_nstate[2]
.sym 67074 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 67077 FSM_I2C_FIFO.w_nbytes_ready
.sym 67079 $abc$13614$new_n991_
.sym 67080 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 67083 FSM_I2C_FIFO.i2c_master.r_nstate[2]
.sym 67089 FSM_I2C_FIFO.i2c_master.r_nstate[3]
.sym 67090 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$9806_new_inv_
.sym 67091 $abc$13614$new_n991_
.sym 67092 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12438_new_inv_
.sym 67095 $abc$13614$new_n1135_
.sym 67098 $abc$13614$new_n989_
.sym 67101 FSM_I2C_FIFO.i2c_master.r_nstate[0]
.sym 67102 $abc$13614$new_n1745_
.sym 67103 $abc$13614$new_n991_
.sym 67104 $abc$13614$new_n1722_
.sym 67107 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 67108 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 67109 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 67110 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 67113 FSM_I2C_FIFO.w_sda_i
.sym 67114 $abc$13614$new_n1353_
.sym 67115 FSM_I2C_FIFO.i2c_master.r_proc_cntr[0]
.sym 67116 FSM_I2C_FIFO.w_scl_i
.sym 67119 $abc$13614$new_n1399_
.sym 67120 $abc$13614$new_n1404_
.sym 67121 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$9806_new_inv_
.sym 67122 $abc$13614$new_n991_
.sym 67124 i_clk$SB_IO_IN_$glb_clk
.sym 67126 $abc$13614$new_n1353_
.sym 67127 $abc$13614$new_n1350_
.sym 67129 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6725_new_inv_
.sym 67130 $abc$13614$new_n1354_
.sym 67131 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$9806_new_inv_
.sym 67132 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 67133 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2495_Y_new_
.sym 67140 FSM_I2C_FIFO.w_sda_i
.sym 67150 FSM_I2C_FIFO.i2c_master.r_proc_cntr[0]
.sym 67153 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$9806_new_inv_
.sym 67157 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 67161 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 67168 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6943_new_
.sym 67169 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[0]_new_
.sym 67170 $abc$13614$new_n1340_
.sym 67174 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 67175 $abc$13614$new_n1347_
.sym 67176 $abc$13614$new_n1344_
.sym 67177 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 67178 $abc$13614$new_n1346_
.sym 67179 FSM_I2C_FIFO.i2c_master.r_nstate[2]
.sym 67180 FSM_I2C_FIFO.w_sda_o
.sym 67182 $abc$13614$new_n991_
.sym 67183 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6891_new_
.sym 67184 $abc$13614$new_n1345_
.sym 67186 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 67187 FSM_I2C_FIFO.i2c_master.r_proc_cntr[1]
.sym 67188 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$9806_new_inv_
.sym 67189 FSM_I2C_FIFO.i2c_master.r_proc_cntr[0]
.sym 67192 $abc$13614$new_n1350_
.sym 67193 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 67194 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12139
.sym 67195 $abc$13614$new_n1341_
.sym 67196 $abc$13614$new_n1716_
.sym 67197 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 67198 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12438_new_inv_
.sym 67200 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[0]_new_
.sym 67201 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 67203 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 67206 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 67207 $abc$13614$new_n1346_
.sym 67208 $abc$13614$new_n1347_
.sym 67209 $abc$13614$new_n1350_
.sym 67212 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12438_new_inv_
.sym 67213 FSM_I2C_FIFO.i2c_master.r_nstate[2]
.sym 67214 $abc$13614$new_n991_
.sym 67215 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$9806_new_inv_
.sym 67218 $abc$13614$new_n1341_
.sym 67219 $abc$13614$new_n1344_
.sym 67220 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 67221 FSM_I2C_FIFO.w_sda_o
.sym 67224 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6891_new_
.sym 67225 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6943_new_
.sym 67226 $abc$13614$new_n991_
.sym 67227 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 67230 $abc$13614$new_n1340_
.sym 67231 $abc$13614$new_n1344_
.sym 67232 $abc$13614$new_n1345_
.sym 67233 $abc$13614$new_n1716_
.sym 67236 FSM_I2C_FIFO.i2c_master.r_proc_cntr[1]
.sym 67238 FSM_I2C_FIFO.i2c_master.r_proc_cntr[0]
.sym 67242 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 67243 FSM_I2C_FIFO.i2c_master.r_proc_cntr[1]
.sym 67245 FSM_I2C_FIFO.i2c_master.r_proc_cntr[0]
.sym 67246 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12139
.sym 67247 i_clk$SB_IO_IN_$glb_clk
.sym 67248 i_rst$SB_IO_IN_$glb_sr
.sym 67249 $abc$13614$new_n1320_
.sym 67250 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6850_new_
.sym 67251 $abc$13614$new_n1384_
.sym 67252 $abc$13614$new_n1385_
.sym 67253 FSM_I2C_FIFO.i2c_master.r_proc_cntr[1]
.sym 67255 FSM_I2C_FIFO.i2c_master.r_proc_cntr[0]
.sym 67256 $abc$13614$new_n1719_
.sym 67269 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 67275 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 67276 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6924_new_
.sym 67279 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12139
.sym 67280 FSM_I2C_FIFO.w_sda_o
.sym 67284 $abc$13614$new_n991_
.sym 67290 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 67294 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 67295 FSM_I2C_FIFO.w_sda_o
.sym 67296 $abc$13614$new_n1349_
.sym 67297 $abc$13614$new_n991_
.sym 67299 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 67300 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 67301 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2428_Y_new_
.sym 67302 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 67303 $abc$13614$new_n989_
.sym 67304 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 67305 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12163
.sym 67307 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6850_new_
.sym 67310 FSM_I2C_FIFO.i2c_master.r_proc_cntr[1]
.sym 67311 FSM_I2C_FIFO.w_data_read_valid
.sym 67312 FSM_I2C_FIFO.i2c_master.r_proc_cntr[0]
.sym 67313 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$9806_new_inv_
.sym 67315 $abc$13614$new_n1344_
.sym 67317 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12151
.sym 67320 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 67323 $abc$13614$new_n1349_
.sym 67324 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6850_new_
.sym 67325 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2428_Y_new_
.sym 67326 $abc$13614$new_n991_
.sym 67329 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 67330 FSM_I2C_FIFO.i2c_master.r_proc_cntr[0]
.sym 67332 FSM_I2C_FIFO.i2c_master.r_proc_cntr[1]
.sym 67336 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 67338 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 67342 $abc$13614$new_n1344_
.sym 67343 FSM_I2C_FIFO.w_sda_o
.sym 67347 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12163
.sym 67350 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 67353 FSM_I2C_FIFO.w_data_read_valid
.sym 67354 $abc$13614$new_n989_
.sym 67355 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 67356 $abc$13614$new_n1344_
.sym 67359 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 67360 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 67361 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 67362 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 67365 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$9806_new_inv_
.sym 67366 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 67369 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12151
.sym 67370 i_clk$SB_IO_IN_$glb_clk
.sym 67371 i_rst$SB_IO_IN_$glb_sr
.sym 67372 $abc$13614$new_n1710_
.sym 67374 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3282_new_inv_
.sym 67375 $abc$13614$new_n1317_
.sym 67379 FSM_I2C_FIFO.w_scl_o
.sym 67390 FSM_I2C_FIFO.w_sda_i
.sym 67393 FSM_I2C_FIFO.w_sda_i
.sym 67417 FSM_I2C_FIFO.i2c_master.r_proc_cntr[1]
.sym 67418 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 67423 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12163
.sym 67425 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12151
.sym 67427 FSM_I2C_FIFO.i2c_master.r_proc_cntr[0]
.sym 67440 FSM_I2C_FIFO.w_sda_o
.sym 67446 FSM_I2C_FIFO.w_sda_o
.sym 67447 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12151
.sym 67449 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 67459 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12163
.sym 67460 FSM_I2C_FIFO.i2c_master.r_proc_cntr[1]
.sym 67461 FSM_I2C_FIFO.i2c_master.r_proc_cntr[0]
.sym 67493 i_clk$SB_IO_IN_$glb_clk
.sym 67494 i_rst$SB_IO_IN_$glb_sr
.sym 67507 FSM_I2C_FIFO.w_sda_oe
.sym 67520 FSM_I2C_FIFO.w_scl_oe
.sym 68646 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 68670 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 68676 FSM_I2C_FIFO.FSM.r_state[2]
.sym 68700 FSM_I2C_FIFO.FSM.r_state[2]
.sym 69877 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3611_new_
.sym 69893 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$6388[1]_new_inv_
.sym 69895 FSM_I2C_FIFO.FSM.r_prev_contr[1]
.sym 69898 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6329[1]_new_inv_
.sym 69901 $abc$13614$new_n1087_
.sym 69902 FSM_I2C_FIFO.FSM.r_prev_contr[2]
.sym 69904 $abc$13614$new_n1092_
.sym 69909 FSM_I2C_FIFO.FSM.r_prev_contr[3]
.sym 69910 $abc$13614$new_n1078_
.sym 69914 FSM_I2C_FIFO.FSM.r_prev_contr[0]
.sym 69915 $abc$13614$new_n1086_
.sym 69916 $abc$13614$new_n1083_
.sym 69919 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$4633[3]_new_
.sym 69925 FSM_I2C_FIFO.FSM.r_prev_contr[0]
.sym 69926 FSM_I2C_FIFO.FSM.r_prev_contr[1]
.sym 69927 $abc$13614$new_n1078_
.sym 69930 $abc$13614$new_n1078_
.sym 69932 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6329[1]_new_inv_
.sym 69933 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$6388[1]_new_inv_
.sym 69936 FSM_I2C_FIFO.FSM.r_prev_contr[3]
.sym 69937 $abc$13614$new_n1086_
.sym 69938 $abc$13614$new_n1083_
.sym 69939 $abc$13614$new_n1087_
.sym 69942 $abc$13614$new_n1078_
.sym 69943 FSM_I2C_FIFO.FSM.r_prev_contr[2]
.sym 69944 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$4633[3]_new_
.sym 69945 $abc$13614$new_n1092_
.sym 69948 FSM_I2C_FIFO.FSM.r_prev_contr[1]
.sym 69950 $abc$13614$new_n1083_
.sym 69951 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$4633[3]_new_
.sym 69954 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6329[1]_new_inv_
.sym 69957 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$6388[1]_new_inv_
.sym 69968 FSM_I2C_FIFO.FSM.r_prev_contr[0]
.sym 69969 $abc$13614$new_n1083_
.sym 69971 i_clk$SB_IO_IN_$glb_clk
.sym 69972 i_rst$SB_IO_IN_$glb_sr
.sym 70016 FSM_I2C_FIFO.FSM.r_prev_contr[3]
.sym 70017 FSM_I2C_FIFO.FSM.r_prev_contr[2]
.sym 70020 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3702_new_
.sym 70024 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$6388[1]_new_inv_
.sym 70026 FSM_I2C_FIFO.FSM.r_prev_data_write_ready
.sym 70043 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$7534[1]_new_inv_
.sym 70044 FSM_I2C_FIFO.w_data_write_ready
.sym 70045 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[6]
.sym 70049 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3702_new_
.sym 70050 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$6388[1]_new_inv_
.sym 70059 FSM_I2C_FIFO.FSM.r_prev_contr[3]
.sym 70060 FSM_I2C_FIFO.w_data_write_ready
.sym 70061 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[6]
.sym 70062 FSM_I2C_FIFO.FSM.r_prev_data_write_ready
.sym 70065 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$6388[1]_new_inv_
.sym 70068 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3702_new_
.sym 70072 FSM_I2C_FIFO.w_data_write_ready
.sym 70077 FSM_I2C_FIFO.FSM.r_prev_contr[2]
.sym 70078 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[6]
.sym 70090 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3702_new_
.sym 70091 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$6388[1]_new_inv_
.sym 70092 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$7534[1]_new_inv_
.sym 70094 i_clk$SB_IO_IN_$glb_clk
.sym 70245 FSM_I2C_FIFO.w_nbytes_bits[7]
.sym 70344 FSM_I2C_FIFO.w_nbytes_bits[0]
.sym 70347 FSM_I2C_FIFO.w_nbytes_bits[3]
.sym 70349 FSM_I2C_FIFO.w_nbytes_bits[7]
.sym 70352 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 70384 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 70385 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[7]
.sym 70386 $abc$13614$auto$wreduce.cc:455:run$3305[3]
.sym 70389 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[0]
.sym 70390 $abc$13614$auto$wreduce.cc:455:run$3305[7]
.sym 70393 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2780.$and$/usr/bin/../share/yosys/techmap.v:434$5717_Y[0]_new_
.sym 70394 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2780.$and$/usr/bin/../share/yosys/techmap.v:434$5717_Y[7]_new_
.sym 70396 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[3]
.sym 70397 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[0]
.sym 70398 $abc$13614$auto$wreduce.cc:455:run$3305[0]
.sym 70399 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2780.$and$/usr/bin/../share/yosys/techmap.v:434$5717_Y[3]_new_
.sym 70400 $abc$13614$new_n1235_
.sym 70401 FSM_I2C_FIFO.w_nbytes_bits[0]
.sym 70404 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$logic_and$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:593$615_Y_new_
.sym 70405 FSM_I2C_FIFO.w_nbytes_bits[7]
.sym 70406 $abc$13614$new_n1142_
.sym 70407 $PACKER_VCC_NET
.sym 70410 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12390
.sym 70412 FSM_I2C_FIFO.w_nbytes_bits[3]
.sym 70414 $abc$13614$new_n1139_
.sym 70416 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[3]
.sym 70417 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 70418 FSM_I2C_FIFO.w_nbytes_bits[3]
.sym 70419 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$logic_and$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:593$615_Y_new_
.sym 70422 $abc$13614$new_n1142_
.sym 70424 $abc$13614$auto$wreduce.cc:455:run$3305[3]
.sym 70425 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2780.$and$/usr/bin/../share/yosys/techmap.v:434$5717_Y[3]_new_
.sym 70428 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[0]
.sym 70429 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 70430 FSM_I2C_FIFO.w_nbytes_bits[0]
.sym 70431 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$logic_and$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:593$615_Y_new_
.sym 70434 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$logic_and$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:593$615_Y_new_
.sym 70435 FSM_I2C_FIFO.w_nbytes_bits[7]
.sym 70436 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 70437 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[7]
.sym 70441 $abc$13614$auto$wreduce.cc:455:run$3305[7]
.sym 70442 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2780.$and$/usr/bin/../share/yosys/techmap.v:434$5717_Y[7]_new_
.sym 70443 $abc$13614$new_n1142_
.sym 70447 $abc$13614$new_n1139_
.sym 70448 $abc$13614$new_n1235_
.sym 70449 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[3]
.sym 70452 $abc$13614$auto$wreduce.cc:455:run$3305[0]
.sym 70453 $abc$13614$new_n1142_
.sym 70455 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2780.$and$/usr/bin/../share/yosys/techmap.v:434$5717_Y[0]_new_
.sym 70458 $PACKER_VCC_NET
.sym 70460 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[0]
.sym 70462 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12390
.sym 70463 i_clk$SB_IO_IN_$glb_clk
.sym 70464 i_rst$SB_IO_IN_$glb_sr
.sym 70468 FSM_I2C_FIFO.w_nbytes_bits[1]
.sym 70488 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 70508 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12390
.sym 70510 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2780.$and$/usr/bin/../share/yosys/techmap.v:434$5717_Y[4]_new_
.sym 70512 $abc$13614$new_n1232_
.sym 70515 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[1]
.sym 70517 $abc$13614$new_n1141_
.sym 70518 $abc$13614$new_n1241_
.sym 70520 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[0]
.sym 70522 $abc$13614$new_n1229_
.sym 70523 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[1]
.sym 70524 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[7]
.sym 70525 $abc$13614$new_n1139_
.sym 70526 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 70529 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2780.$and$/usr/bin/../share/yosys/techmap.v:434$5717_Y[1]_new_
.sym 70532 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$logic_and$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:593$615_Y_new_
.sym 70533 FSM_I2C_FIFO.w_nbytes_bits[1]
.sym 70534 $abc$13614$auto$wreduce.cc:455:run$3305[4]
.sym 70535 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[4]
.sym 70536 FSM_I2C_FIFO.w_nbytes_bits[4]
.sym 70537 $abc$13614$new_n1142_
.sym 70539 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2780.$and$/usr/bin/../share/yosys/techmap.v:434$5717_Y[4]_new_
.sym 70541 $abc$13614$new_n1142_
.sym 70542 $abc$13614$auto$wreduce.cc:455:run$3305[4]
.sym 70545 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[1]
.sym 70547 $abc$13614$new_n1139_
.sym 70548 $abc$13614$new_n1141_
.sym 70551 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[7]
.sym 70552 $abc$13614$new_n1241_
.sym 70554 $abc$13614$new_n1139_
.sym 70557 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[0]
.sym 70558 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[1]
.sym 70559 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2780.$and$/usr/bin/../share/yosys/techmap.v:434$5717_Y[1]_new_
.sym 70560 $abc$13614$new_n1142_
.sym 70563 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[4]
.sym 70564 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$logic_and$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:593$615_Y_new_
.sym 70565 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 70566 FSM_I2C_FIFO.w_nbytes_bits[4]
.sym 70569 $abc$13614$new_n1139_
.sym 70570 $abc$13614$new_n1229_
.sym 70572 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[4]
.sym 70576 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[0]
.sym 70577 $abc$13614$new_n1232_
.sym 70578 $abc$13614$new_n1139_
.sym 70581 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[1]
.sym 70582 FSM_I2C_FIFO.w_nbytes_bits[1]
.sym 70583 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$logic_and$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:593$615_Y_new_
.sym 70584 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 70585 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12390
.sym 70586 i_clk$SB_IO_IN_$glb_clk
.sym 70587 i_rst$SB_IO_IN_$glb_sr
.sym 70744 FSM_I2C_FIFO.w_scl_i
.sym 70837 FSM_I2C_FIFO.w_sda_i
.sym 70864 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 70882 FSM_I2C_FIFO.i2c_master.r_nstate[0]
.sym 70886 FSM_I2C_FIFO.w_sda_i
.sym 70922 FSM_I2C_FIFO.w_sda_i
.sym 70952 FSM_I2C_FIFO.i2c_master.r_nstate[0]
.sym 70955 i_clk$SB_IO_IN_$glb_clk
.sym 70998 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2927.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$4042_Y_new_inv_
.sym 71000 $abc$13614$new_n1431_
.sym 71001 FSM_I2C_FIFO.w_sda_i
.sym 71004 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2935_Y[0]_new_
.sym 71005 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 71006 $abc$13614$new_n1436_
.sym 71007 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2927.$and$/usr/bin/../share/yosys/techmap.v:434$4040_Y[3]_new_
.sym 71010 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2927.$and$/usr/bin/../share/yosys/techmap.v:434$4041_Y[3]_new_
.sym 71011 $abc$13614$new_n1428_
.sym 71013 $abc$13614$new_n1352_
.sym 71014 FSM_I2C_FIFO.w_scl_i
.sym 71015 FSM_I2C_FIFO.i2c_master.r_nstate[3]
.sym 71018 $abc$13614$new_n1746_
.sym 71019 $abc$13614$new_n1747_
.sym 71020 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6725_new_inv_
.sym 71021 FSM_I2C_FIFO.i2c_master.r_nstate[0]
.sym 71026 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 71027 FSM_I2C_FIFO.i2c_master.r_proc_cntr[1]
.sym 71037 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 71038 $abc$13614$new_n1428_
.sym 71039 $abc$13614$new_n1436_
.sym 71040 $abc$13614$new_n1431_
.sym 71049 FSM_I2C_FIFO.w_sda_i
.sym 71050 FSM_I2C_FIFO.w_scl_i
.sym 71052 $abc$13614$new_n1352_
.sym 71055 FSM_I2C_FIFO.w_scl_i
.sym 71056 FSM_I2C_FIFO.i2c_master.r_nstate[3]
.sym 71057 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6725_new_inv_
.sym 71058 FSM_I2C_FIFO.w_sda_i
.sym 71061 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 71063 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2927.$and$/usr/bin/../share/yosys/techmap.v:434$4041_Y[3]_new_
.sym 71064 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2927.$and$/usr/bin/../share/yosys/techmap.v:434$4040_Y[3]_new_
.sym 71067 FSM_I2C_FIFO.i2c_master.r_proc_cntr[1]
.sym 71068 FSM_I2C_FIFO.i2c_master.r_nstate[0]
.sym 71069 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2927.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$4042_Y_new_inv_
.sym 71070 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 71073 $abc$13614$new_n1747_
.sym 71074 $abc$13614$new_n1746_
.sym 71075 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 71076 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2935_Y[0]_new_
.sym 71078 i_clk$SB_IO_IN_$glb_clk
.sym 71079 i_rst$SB_IO_IN_$glb_sr
.sym 71114 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6924_new_
.sym 71122 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 71127 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 71129 $abc$13614$new_n1353_
.sym 71130 FSM_I2C_FIFO.i2c_master.r_nstate[3]
.sym 71136 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 71140 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 71149 FSM_I2C_FIFO.i2c_master.r_proc_cntr[0]
.sym 71156 FSM_I2C_FIFO.i2c_master.r_nstate[3]
.sym 71157 $abc$13614$new_n1353_
.sym 71160 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 71161 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 71162 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 71163 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 71196 $abc$13614$new_n1353_
.sym 71198 FSM_I2C_FIFO.i2c_master.r_proc_cntr[0]
.sym 71219 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6924_new_
.sym 71223 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 71229 FSM_I2C_FIFO.w_scl_i
.sym 71247 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 71248 FSM_I2C_FIFO.i2c_master.r_proc_cntr[1]
.sym 71250 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 71251 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 71252 $abc$13614$new_n1320_
.sym 71253 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6924_new_
.sym 71255 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 71256 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 71257 FSM_I2C_FIFO.w_sda_o
.sym 71258 FSM_I2C_FIFO.i2c_master.r_proc_cntr[0]
.sym 71259 $abc$13614$new_n1352_
.sym 71267 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2495_Y_new_
.sym 71269 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 71270 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 71272 $abc$13614$new_n1354_
.sym 71277 FSM_I2C_FIFO.i2c_master.r_proc_cntr[1]
.sym 71279 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 71283 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2495_Y_new_
.sym 71284 $abc$13614$new_n1352_
.sym 71285 $abc$13614$new_n1354_
.sym 71286 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6924_new_
.sym 71297 FSM_I2C_FIFO.i2c_master.r_proc_cntr[0]
.sym 71298 FSM_I2C_FIFO.i2c_master.r_proc_cntr[1]
.sym 71301 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 71302 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 71303 FSM_I2C_FIFO.w_sda_o
.sym 71304 FSM_I2C_FIFO.i2c_master.r_proc_cntr[0]
.sym 71307 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 71308 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 71309 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 71310 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 71314 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 71320 FSM_I2C_FIFO.i2c_master.r_proc_cntr[1]
.sym 71321 $abc$13614$new_n1320_
.sym 71322 FSM_I2C_FIFO.w_sda_o
.sym 71324 i_clk$SB_IO_IN_$glb_clk
.sym 71325 i_rst$SB_IO_IN_$glb_sr
.sym 71338 $abc$13614$new_n1353_
.sym 71342 FSM_I2C_FIFO.w_scl_i
.sym 71352 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 71368 FSM_I2C_FIFO.w_sda_i
.sym 71369 $abc$13614$new_n1384_
.sym 71370 $abc$13614$new_n1385_
.sym 71377 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[0]_new_
.sym 71378 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 71380 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$9806_new_inv_
.sym 71381 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 71382 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12139
.sym 71386 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6924_new_
.sym 71389 FSM_I2C_FIFO.w_scl_i
.sym 71390 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 71391 $abc$13614$new_n1320_
.sym 71392 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 71394 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12139
.sym 71395 FSM_I2C_FIFO.i2c_master.r_proc_cntr[1]
.sym 71397 FSM_I2C_FIFO.i2c_master.r_proc_cntr[0]
.sym 71398 $abc$13614$new_n1719_
.sym 71401 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 71403 FSM_I2C_FIFO.i2c_master.r_proc_cntr[0]
.sym 71406 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 71408 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[0]_new_
.sym 71409 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 71413 FSM_I2C_FIFO.w_sda_i
.sym 71414 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$9806_new_inv_
.sym 71418 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[0]_new_
.sym 71419 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 71420 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6924_new_
.sym 71421 FSM_I2C_FIFO.w_scl_i
.sym 71425 $abc$13614$new_n1320_
.sym 71426 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12139
.sym 71427 FSM_I2C_FIFO.i2c_master.r_proc_cntr[1]
.sym 71436 $abc$13614$new_n1719_
.sym 71437 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 71438 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12139
.sym 71439 FSM_I2C_FIFO.i2c_master.r_proc_cntr[0]
.sym 71442 FSM_I2C_FIFO.i2c_master.r_proc_cntr[1]
.sym 71443 $abc$13614$new_n1384_
.sym 71444 $abc$13614$new_n1385_
.sym 71446 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12139
.sym 71447 i_clk$SB_IO_IN_$glb_clk
.sym 71448 i_rst$SB_IO_IN_$glb_sr
.sym 71490 $abc$13614$new_n1710_
.sym 71492 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12139
.sym 71497 $abc$13614$new_n991_
.sym 71498 $abc$13614$new_n1320_
.sym 71499 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6850_new_
.sym 71500 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 71501 $abc$13614$new_n1317_
.sym 71502 FSM_I2C_FIFO.i2c_master.r_proc_cntr[1]
.sym 71504 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 71505 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6924_new_
.sym 71508 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3282_new_inv_
.sym 71512 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 71513 FSM_I2C_FIFO.w_scl_o
.sym 71519 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 71523 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3282_new_inv_
.sym 71524 FSM_I2C_FIFO.i2c_master.r_proc_cntr[1]
.sym 71525 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6850_new_
.sym 71526 $abc$13614$new_n1320_
.sym 71535 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 71536 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 71537 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 71538 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 71541 $abc$13614$new_n991_
.sym 71542 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6850_new_
.sym 71544 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6924_new_
.sym 71565 FSM_I2C_FIFO.w_scl_o
.sym 71566 $abc$13614$new_n1710_
.sym 71567 $abc$13614$new_n1320_
.sym 71568 $abc$13614$new_n1317_
.sym 71569 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12139
.sym 71570 i_clk$SB_IO_IN_$glb_clk
.sym 71571 i_rst$SB_IO_IN_$glb_sr
.sym 71607 FSM_I2C_FIFO.w_scl_o
.sym 71953 FSM_I2C_FIFO.w_scl_oe
.sym 74464 FSM_I2C_FIFO.w_nbytes_bits[3]
.sym 74470 $abc$13614$new_n1132_
.sym 74477 FSM_I2C_FIFO.w_nbytes_bits[0]
.sym 74490 FSM_I2C_FIFO.w_nbytes_bits[7]
.sym 74504 FSM_I2C_FIFO.w_nbytes_bits[0]
.sym 74506 $abc$13614$new_n1132_
.sym 74522 FSM_I2C_FIFO.w_nbytes_bits[3]
.sym 74525 $abc$13614$new_n1132_
.sym 74535 $abc$13614$new_n1132_
.sym 74537 FSM_I2C_FIFO.w_nbytes_bits[7]
.sym 74539 i_clk$SB_IO_IN_$glb_clk
.sym 74540 FSM_I2C_FIFO.FSM.r_state[2]_$glb_sr
.sym 74558 $abc$13614$new_n1132_
.sym 74600 $abc$13614$new_n1132_
.sym 74601 FSM_I2C_FIFO.w_nbytes_bits[1]
.sym 74635 FSM_I2C_FIFO.w_nbytes_bits[1]
.sym 74636 $abc$13614$new_n1132_
.sym 74662 i_clk$SB_IO_IN_$glb_clk
.sym 74663 FSM_I2C_FIFO.FSM.r_state[2]_$glb_sr
.sym 74963 FSM_I2C_FIFO.w_sda_i
.sym 75004 FSM_I2C_FIFO.w_sda_i
.sym 75173 FSM_I2C_FIFO.w_scl_i
.sym 75287 $PACKER_GND_NET
.sym 75415 FSM_I2C_FIFO.w_scl_i
.sym 76031 FSM_I2C_FIFO.w_scl_o
.sym 83447 FSM_I2C_FIFO.w_sda_i
.sym 83573 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 83692 FSM_I2C_FIFO.w_sda_i
.sym 83697 FSM_I2C_FIFO.w_sda_i
.sym 83819 FSM_I2C_FIFO.w_sda_oe
.sym 87053 FSM_I2C_FIFO.w_scl_i
.sym 87297 FSM_I2C_FIFO.w_scl_i
.sym 87653 FSM_I2C_FIFO.w_scl_i
.sym 88265 FSM_I2C_FIFO.w_scl_oe
.sym 91229 FSM_I2C_FIFO.w_scl_i
.sym 92338 FSM_I2C_FIFO.w_scl_o
.sym 92702 FSM_I2C_FIFO.w_scl_i
.sym 95309 $PACKER_VCC_NET
.sym 95330 FSM_I2C_FIFO.w_sda_i
.sym 95564 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12181
.sym 95574 FSM_I2C_FIFO.w_sda_i
.sym 96062 FSM_I2C_FIFO.w_sda_i
.sym 99506 FSM_I2C_FIFO.w_sda_i
.sym 99876 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 100127 FSM_I2C_FIFO.w_sda_oe
.sym 100979 FSM_I2C_FIFO.w_sda_i
.sym 103065 $auto$alumacc.cc:474:replace_alu$3431.C[2]
.sym 103100 $PACKER_VCC_NET
.sym 103165 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[1]
.sym 103169 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12181
.sym 103516 FSM_I2C_FIFO.w_scl_i
.sym 104026 FSM_I2C_FIFO.w_scl_oe
.sym 106756 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12181
.sym 106878 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[13]
.sym 106880 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[16]
.sym 106896 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[1]
.sym 106953 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[1]
.sym 106983 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 107002 $PACKER_VCC_NET
.sym 107011 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[21]
.sym 107019 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[1]
.sym 107028 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12181
.sym 107037 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[0]
.sym 107040 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 107063 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 107064 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[1]
.sym 107087 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 107088 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[0]
.sym 107096 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12181
.sym 107097 i_clk$SB_IO_IN_$glb_clk
.sym 107098 i_rst$SB_IO_IN_$glb_sr
.sym 107099 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[13]
.sym 107100 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[16]
.sym 107101 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[22]
.sym 107102 $abc$13614$new_n1029_
.sym 107103 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[18]
.sym 107104 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[19]
.sym 107105 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[20]
.sym 107106 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[17]
.sym 107116 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 107117 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[1]
.sym 107123 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[0]
.sym 107223 $abc$13614$new_n1032_
.sym 107224 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[0]
.sym 107227 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[21]
.sym 107228 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[0]
.sym 107230 $PACKER_GND_NET
.sym 107978 FSM_I2C_FIFO.w_scl_o
.sym 108111 FSM_I2C_FIFO.w_sda_o
.sym 108337 FSM_I2C_FIFO.w_scl_i
.sym 110809 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[5]
.sym 110811 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[2]
.sym 110812 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[7]
.sym 110813 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[4]
.sym 110853 $PACKER_VCC_NET
.sym 110868 $auto$alumacc.cc:474:replace_alu$3431.C[2]
.sym 110869 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[7]
.sym 110870 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[4]
.sym 110872 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[3]
.sym 110873 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[6]
.sym 110874 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[5]
.sym 110876 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[2]
.sym 110877 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[8]
.sym 110880 $nextpnr_ICESTORM_LC_1$O
.sym 110883 $auto$alumacc.cc:474:replace_alu$3431.C[2]
.sym 110886 $auto$alumacc.cc:474:replace_alu$3431.C[3]
.sym 110889 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[2]
.sym 110892 $auto$alumacc.cc:474:replace_alu$3431.C[4]
.sym 110894 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[3]
.sym 110898 $auto$alumacc.cc:474:replace_alu$3431.C[5]
.sym 110900 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[4]
.sym 110904 $auto$alumacc.cc:474:replace_alu$3431.C[6]
.sym 110906 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[5]
.sym 110910 $auto$alumacc.cc:474:replace_alu$3431.C[7]
.sym 110912 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[6]
.sym 110913 $PACKER_VCC_NET
.sym 110916 $auto$alumacc.cc:474:replace_alu$3431.C[8]
.sym 110918 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[7]
.sym 110922 $auto$alumacc.cc:474:replace_alu$3431.C[9]
.sym 110924 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[8]
.sym 110930 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[3]
.sym 110931 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[6]
.sym 110932 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[12]
.sym 110933 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[15]
.sym 110934 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[10]
.sym 110935 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[8]
.sym 110936 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[11]
.sym 110937 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[14]
.sym 110955 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[14]
.sym 110959 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[15]
.sym 110963 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[10]
.sym 110966 $auto$alumacc.cc:474:replace_alu$3431.C[9]
.sym 110987 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[9]
.sym 110989 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[12]
.sym 110995 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[13]
.sym 110997 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[16]
.sym 110998 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[15]
.sym 110999 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[10]
.sym 111001 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[11]
.sym 111002 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[14]
.sym 111003 $auto$alumacc.cc:474:replace_alu$3431.C[10]
.sym 111006 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[9]
.sym 111009 $auto$alumacc.cc:474:replace_alu$3431.C[11]
.sym 111012 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[10]
.sym 111015 $auto$alumacc.cc:474:replace_alu$3431.C[12]
.sym 111017 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[11]
.sym 111021 $auto$alumacc.cc:474:replace_alu$3431.C[13]
.sym 111023 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[12]
.sym 111027 $auto$alumacc.cc:474:replace_alu$3431.C[14]
.sym 111029 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[13]
.sym 111033 $auto$alumacc.cc:474:replace_alu$3431.C[15]
.sym 111035 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[14]
.sym 111039 $auto$alumacc.cc:474:replace_alu$3431.C[16]
.sym 111042 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[15]
.sym 111045 $auto$alumacc.cc:474:replace_alu$3431.C[17]
.sym 111048 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[16]
.sym 111053 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[9]
.sym 111054 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[12]
.sym 111055 $abc$13614$new_n1034_
.sym 111056 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[3]
.sym 111057 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[23]
.sym 111058 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[8]
.sym 111059 $abc$13614$new_n1035_
.sym 111060 $abc$13614$new_n1031_
.sym 111079 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[11]
.sym 111080 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[23]
.sym 111083 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 111089 $auto$alumacc.cc:474:replace_alu$3431.C[17]
.sym 111098 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[18]
.sym 111099 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[19]
.sym 111100 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[20]
.sym 111101 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[17]
.sym 111104 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[22]
.sym 111105 $abc$13614$new_n1029_
.sym 111112 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[21]
.sym 111120 $abc$13614$new_n1034_
.sym 111122 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[23]
.sym 111124 $abc$13614$new_n1035_
.sym 111126 $auto$alumacc.cc:474:replace_alu$3431.C[18]
.sym 111128 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[17]
.sym 111132 $auto$alumacc.cc:474:replace_alu$3431.C[19]
.sym 111134 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[18]
.sym 111138 $auto$alumacc.cc:474:replace_alu$3431.C[20]
.sym 111140 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[19]
.sym 111144 $auto$alumacc.cc:474:replace_alu$3431.C[21]
.sym 111146 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[20]
.sym 111150 $auto$alumacc.cc:474:replace_alu$3431.C[22]
.sym 111153 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[21]
.sym 111156 $auto$alumacc.cc:474:replace_alu$3431.C[23]
.sym 111159 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[22]
.sym 111162 $abc$13614$auto$alumacc.cc:491:replace_alu$3433[23]
.sym 111164 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[23]
.sym 111169 $abc$13614$new_n1034_
.sym 111170 $abc$13614$new_n1029_
.sym 111171 $abc$13614$new_n1035_
.sym 111172 $abc$13614$auto$alumacc.cc:491:replace_alu$3433[23]
.sym 111176 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[14]
.sym 111177 $abc$13614$new_n1030_
.sym 111178 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[15]
.sym 111179 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[9]
.sym 111180 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[10]
.sym 111181 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[13]
.sym 111182 $abc$13614$new_n1033_
.sym 111183 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[11]
.sym 111201 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[0]
.sym 111224 $abc$13614$new_n1031_
.sym 111226 $abc$13614$new_n1032_
.sym 111234 $abc$13614$new_n1030_
.sym 111236 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[22]
.sym 111238 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[13]
.sym 111239 $abc$13614$new_n1033_
.sym 111240 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[19]
.sym 111241 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[16]
.sym 111243 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[18]
.sym 111245 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[20]
.sym 111246 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[17]
.sym 111253 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[13]
.sym 111256 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[16]
.sym 111263 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[22]
.sym 111268 $abc$13614$new_n1030_
.sym 111269 $abc$13614$new_n1033_
.sym 111270 $abc$13614$new_n1031_
.sym 111271 $abc$13614$new_n1032_
.sym 111275 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[18]
.sym 111280 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[19]
.sym 111287 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[20]
.sym 111295 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[17]
.sym 111299 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[16]
.sym 111300 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[23]
.sym 111301 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[18]
.sym 111302 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[22]
.sym 111303 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[20]
.sym 111304 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[17]
.sym 111305 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[21]
.sym 111306 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[19]
.sym 111327 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[0]
.sym 111351 $PACKER_VCC_NET
.sym 111355 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 111358 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[18]
.sym 111362 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[0]
.sym 111366 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[0]
.sym 111368 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[20]
.sym 111370 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[21]
.sym 111371 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[19]
.sym 111379 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[21]
.sym 111380 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[19]
.sym 111381 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[20]
.sym 111382 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[18]
.sym 111385 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[0]
.sym 111387 $PACKER_VCC_NET
.sym 111403 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[21]
.sym 111410 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[0]
.sym 111411 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 111420 i_clk$SB_IO_IN_$glb_clk
.sym 111421 i_rst$SB_IO_IN_$glb_sr
.sym 111432 FSM_I2C_FIFO.w_sda_o
.sym 112548 FSM_I2C_FIFO.w_sda_o
.sym 114945 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[5]
.sym 114947 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[4]
.sym 114948 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[2]
.sym 114951 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[7]
.sym 114972 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[5]
.sym 114985 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[2]
.sym 114990 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[7]
.sym 114994 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[4]
.sym 115009 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[7]
.sym 115011 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[5]
.sym 115012 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[6]
.sym 115013 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[4]
.sym 115014 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[2]
.sym 115057 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[12]
.sym 115059 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[3]
.sym 115061 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[8]
.sym 115064 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[14]
.sym 115072 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[10]
.sym 115076 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[15]
.sym 115077 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[6]
.sym 115078 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[11]
.sym 115081 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[3]
.sym 115088 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[6]
.sym 115093 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[12]
.sym 115099 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[15]
.sym 115106 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[10]
.sym 115112 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[8]
.sym 115118 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[11]
.sym 115124 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[14]
.sym 115132 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[2]
.sym 115133 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[3]
.sym 115134 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[4]
.sym 115135 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[5]
.sym 115136 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[6]
.sym 115137 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[7]
.sym 115172 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[12]
.sym 115173 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[7]
.sym 115174 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[9]
.sym 115175 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[10]
.sym 115177 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[4]
.sym 115178 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 115183 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[5]
.sym 115184 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[6]
.sym 115186 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[2]
.sym 115190 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[3]
.sym 115191 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[12]
.sym 115195 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[8]
.sym 115197 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[23]
.sym 115198 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[3]
.sym 115199 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[1]
.sym 115200 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[0]
.sym 115207 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[9]
.sym 115212 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 115213 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[12]
.sym 115216 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[10]
.sym 115217 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[12]
.sym 115218 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[7]
.sym 115219 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[9]
.sym 115222 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 115225 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[3]
.sym 115231 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[23]
.sym 115234 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 115236 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[8]
.sym 115240 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[0]
.sym 115241 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[5]
.sym 115242 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[4]
.sym 115243 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[3]
.sym 115246 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[23]
.sym 115247 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[6]
.sym 115248 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[1]
.sym 115249 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[2]
.sym 115251 i_clk$SB_IO_IN_$glb_clk
.sym 115252 i_rst$SB_IO_IN_$glb_sr
.sym 115253 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[8]
.sym 115254 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[9]
.sym 115255 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[10]
.sym 115256 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[11]
.sym 115257 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[12]
.sym 115258 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[13]
.sym 115259 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[14]
.sym 115260 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[15]
.sym 115272 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[0]
.sym 115294 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[16]
.sym 115297 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[22]
.sym 115299 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[17]
.sym 115302 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[14]
.sym 115307 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[8]
.sym 115309 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[11]
.sym 115312 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[15]
.sym 115315 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[13]
.sym 115316 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[14]
.sym 115317 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 115319 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[9]
.sym 115320 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[10]
.sym 115321 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[11]
.sym 115323 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[13]
.sym 115325 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[15]
.sym 115329 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[14]
.sym 115330 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 115333 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[13]
.sym 115334 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[8]
.sym 115335 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[22]
.sym 115336 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[11]
.sym 115341 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[15]
.sym 115342 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 115347 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 115348 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[9]
.sym 115352 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 115354 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[10]
.sym 115359 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 115360 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[13]
.sym 115363 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[15]
.sym 115364 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[17]
.sym 115365 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[16]
.sym 115366 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[14]
.sym 115369 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 115370 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[11]
.sym 115374 i_clk$SB_IO_IN_$glb_clk
.sym 115375 i_rst$SB_IO_IN_$glb_sr
.sym 115376 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[16]
.sym 115377 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[17]
.sym 115378 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[18]
.sym 115379 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[19]
.sym 115380 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[20]
.sym 115381 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[21]
.sym 115382 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[22]
.sym 115383 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[23]
.sym 115424 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 115433 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[16]
.sym 115434 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[17]
.sym 115437 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[20]
.sym 115438 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[21]
.sym 115439 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[22]
.sym 115440 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[23]
.sym 115443 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[18]
.sym 115444 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[19]
.sym 115452 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[16]
.sym 115453 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 115456 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[23]
.sym 115458 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 115463 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 115465 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[18]
.sym 115470 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 115471 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[22]
.sym 115474 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[20]
.sym 115477 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 115480 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 115482 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[17]
.sym 115487 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 115489 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[21]
.sym 115493 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[19]
.sym 115494 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 115497 i_clk$SB_IO_IN_$glb_clk
.sym 115498 i_rst$SB_IO_IN_$glb_sr
.sym 115760 FSM_I2C_FIFO.w_sda_oe
.sym 118987 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 119127 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[2]
.sym 119129 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[4]
.sym 119138 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[5]
.sym 119139 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[6]
.sym 119140 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[7]
.sym 119147 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 119170 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[7]
.sym 119172 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 119182 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[5]
.sym 119184 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 119188 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[6]
.sym 119189 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 119194 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 119196 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[4]
.sym 119201 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 119203 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[2]
.sym 119205 i_clk$SB_IO_IN_$glb_clk
.sym 119206 i_rst$SB_IO_IN_$glb_sr
.sym 119251 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[3]
.sym 119253 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[6]
.sym 119255 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[2]
.sym 119256 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[0]
.sym 119258 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[7]
.sym 119260 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[5]
.sym 119262 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[4]
.sym 119265 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[1]
.sym 119280 $nextpnr_ICESTORM_LC_11$O
.sym 119282 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[0]
.sym 119286 $auto$alumacc.cc:474:replace_alu$3486.C[2]
.sym 119289 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[1]
.sym 119292 $auto$alumacc.cc:474:replace_alu$3486.C[3]
.sym 119294 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[2]
.sym 119296 $auto$alumacc.cc:474:replace_alu$3486.C[2]
.sym 119298 $auto$alumacc.cc:474:replace_alu$3486.C[4]
.sym 119301 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[3]
.sym 119302 $auto$alumacc.cc:474:replace_alu$3486.C[3]
.sym 119304 $auto$alumacc.cc:474:replace_alu$3486.C[5]
.sym 119306 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[4]
.sym 119308 $auto$alumacc.cc:474:replace_alu$3486.C[4]
.sym 119310 $auto$alumacc.cc:474:replace_alu$3486.C[6]
.sym 119313 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[5]
.sym 119314 $auto$alumacc.cc:474:replace_alu$3486.C[5]
.sym 119316 $auto$alumacc.cc:474:replace_alu$3486.C[7]
.sym 119318 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[6]
.sym 119320 $auto$alumacc.cc:474:replace_alu$3486.C[6]
.sym 119322 $auto$alumacc.cc:474:replace_alu$3486.C[8]
.sym 119325 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[7]
.sym 119326 $auto$alumacc.cc:474:replace_alu$3486.C[7]
.sym 119330 $PACKER_GND_NET
.sym 119366 $auto$alumacc.cc:474:replace_alu$3486.C[8]
.sym 119374 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[9]
.sym 119375 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[10]
.sym 119376 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[13]
.sym 119379 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[14]
.sym 119381 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[15]
.sym 119386 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[11]
.sym 119392 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[8]
.sym 119396 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[12]
.sym 119403 $auto$alumacc.cc:474:replace_alu$3486.C[9]
.sym 119405 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[8]
.sym 119407 $auto$alumacc.cc:474:replace_alu$3486.C[8]
.sym 119409 $auto$alumacc.cc:474:replace_alu$3486.C[10]
.sym 119412 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[9]
.sym 119413 $auto$alumacc.cc:474:replace_alu$3486.C[9]
.sym 119415 $auto$alumacc.cc:474:replace_alu$3486.C[11]
.sym 119418 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[10]
.sym 119419 $auto$alumacc.cc:474:replace_alu$3486.C[10]
.sym 119421 $auto$alumacc.cc:474:replace_alu$3486.C[12]
.sym 119423 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[11]
.sym 119425 $auto$alumacc.cc:474:replace_alu$3486.C[11]
.sym 119427 $auto$alumacc.cc:474:replace_alu$3486.C[13]
.sym 119430 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[12]
.sym 119431 $auto$alumacc.cc:474:replace_alu$3486.C[12]
.sym 119433 $auto$alumacc.cc:474:replace_alu$3486.C[14]
.sym 119436 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[13]
.sym 119437 $auto$alumacc.cc:474:replace_alu$3486.C[13]
.sym 119439 $auto$alumacc.cc:474:replace_alu$3486.C[15]
.sym 119441 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[14]
.sym 119443 $auto$alumacc.cc:474:replace_alu$3486.C[14]
.sym 119445 $auto$alumacc.cc:474:replace_alu$3486.C[16]
.sym 119448 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[15]
.sym 119449 $auto$alumacc.cc:474:replace_alu$3486.C[15]
.sym 119489 $auto$alumacc.cc:474:replace_alu$3486.C[16]
.sym 119494 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[16]
.sym 119495 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[23]
.sym 119496 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[18]
.sym 119498 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[20]
.sym 119500 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[21]
.sym 119501 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[19]
.sym 119505 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[22]
.sym 119507 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[17]
.sym 119526 $auto$alumacc.cc:474:replace_alu$3486.C[17]
.sym 119529 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[16]
.sym 119530 $auto$alumacc.cc:474:replace_alu$3486.C[16]
.sym 119532 $auto$alumacc.cc:474:replace_alu$3486.C[18]
.sym 119534 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[17]
.sym 119536 $auto$alumacc.cc:474:replace_alu$3486.C[17]
.sym 119538 $auto$alumacc.cc:474:replace_alu$3486.C[19]
.sym 119541 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[18]
.sym 119542 $auto$alumacc.cc:474:replace_alu$3486.C[18]
.sym 119544 $auto$alumacc.cc:474:replace_alu$3486.C[20]
.sym 119547 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[19]
.sym 119548 $auto$alumacc.cc:474:replace_alu$3486.C[19]
.sym 119550 $auto$alumacc.cc:474:replace_alu$3486.C[21]
.sym 119553 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[20]
.sym 119554 $auto$alumacc.cc:474:replace_alu$3486.C[20]
.sym 119556 $auto$alumacc.cc:474:replace_alu$3486.C[22]
.sym 119558 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[21]
.sym 119560 $auto$alumacc.cc:474:replace_alu$3486.C[21]
.sym 119562 $auto$alumacc.cc:474:replace_alu$3486.C[23]
.sym 119565 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[22]
.sym 119566 $auto$alumacc.cc:474:replace_alu$3486.C[22]
.sym 119569 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[23]
.sym 119572 $auto$alumacc.cc:474:replace_alu$3486.C[23]
.sym 119588 FSM_I2C_FIFO.w_scl_i
.sym 120211 FSM_I2C_FIFO.w_scl_oe
.sym 122065 $PACKER_GND_NET
.sym 123439 $PACKER_GND_NET
.sym 124289 FSM_I2C_FIFO.w_scl_o
.sym 127377 $PACKER_GND_NET
.sym 128850 FSM_I2C_FIFO.w_sda_o
.sym 131483 i_clk$SB_IO_IN
.sym 131650 i_clk$SB_IO_IN
.sym 132738 FSM_I2C_FIFO.w_sda_oe
.sym 133498 FSM_I2C_FIFO.w_scl_i
.sym 133651 FSM_I2C_FIFO.w_sda_i
.sym 134239 $PACKER_GND_NET
.sym 134681 i_clk$SB_IO_IN
.sym 134703 i_clk$SB_IO_IN
.sym 134757 $PACKER_GND_NET
.sym 134858 FSM_I2C_FIFO.w_scl_i
.sym 134917 FSM_I2C_FIFO.w_sda_oe
.sym 134978 FSM_I2C_FIFO.w_scl_i
.sym 135007 FSM_I2C_FIFO.w_scl_o
.sym 135009 FSM_I2C_FIFO.w_scl_oe
.sym 135037 FSM_I2C_FIFO.w_sda_oe
.sym 135074 FSM_I2C_FIFO.w_scl_o
.sym 135076 FSM_I2C_FIFO.w_scl_oe
.sym 135078 i_clk$SB_IO_IN_$glb_clk
.sym 135079 i_clk$SB_IO_IN_$glb_clk
.sym 135085 FSM_I2C_FIFO.w_scl_o
.sym 135095 FSM_I2C_FIFO.w_scl_oe
.sym 135097 FSM_I2C_FIFO.w_sda_o
.sym 135099 FSM_I2C_FIFO.w_sda_oe
.sym 135104 i_clk$SB_IO_IN_$glb_clk
.sym 135105 i_clk$SB_IO_IN_$glb_clk
.sym 135110 FSM_I2C_FIFO.w_sda_o
.sym 135111 FSM_I2C_FIFO.w_sda_oe
.sym 135734 $PACKER_GND_NET
.sym 135798 $PACKER_GND_NET
.sym 135806 $PACKER_GND_NET
.sym 135862 $PACKER_GND_NET
.sym 135870 $PACKER_GND_NET
.sym 135950 $PACKER_GND_NET
.sym 135954 $PACKER_GND_NET
.sym 135970 $PACKER_VCC_NET
.sym 135993 o_leds[0]$SB_IO_OUT
.sym 136006 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[5]
.sym 136026 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[4]
.sym 136039 r_counter[0]
.sym 136043 r_counter[1]
.sym 136044 $PACKER_VCC_NET
.sym 136047 r_counter[2]
.sym 136048 $PACKER_VCC_NET
.sym 136049 $auto$alumacc.cc:474:replace_alu$3471.C[2]
.sym 136051 r_counter[3]
.sym 136052 $PACKER_VCC_NET
.sym 136053 $auto$alumacc.cc:474:replace_alu$3471.C[3]
.sym 136055 r_counter[4]
.sym 136056 $PACKER_VCC_NET
.sym 136057 $auto$alumacc.cc:474:replace_alu$3471.C[4]
.sym 136059 r_counter[5]
.sym 136060 $PACKER_VCC_NET
.sym 136061 $auto$alumacc.cc:474:replace_alu$3471.C[5]
.sym 136063 r_counter[6]
.sym 136064 $PACKER_VCC_NET
.sym 136065 $auto$alumacc.cc:474:replace_alu$3471.C[6]
.sym 136067 r_counter[7]
.sym 136068 $PACKER_VCC_NET
.sym 136069 $auto$alumacc.cc:474:replace_alu$3471.C[7]
.sym 136071 r_counter[8]
.sym 136072 $PACKER_VCC_NET
.sym 136073 $auto$alumacc.cc:474:replace_alu$3471.C[8]
.sym 136075 r_counter[9]
.sym 136076 $PACKER_VCC_NET
.sym 136077 $auto$alumacc.cc:474:replace_alu$3471.C[9]
.sym 136079 r_counter[10]
.sym 136080 $PACKER_VCC_NET
.sym 136081 $auto$alumacc.cc:474:replace_alu$3471.C[10]
.sym 136083 r_counter[11]
.sym 136084 $PACKER_VCC_NET
.sym 136085 $auto$alumacc.cc:474:replace_alu$3471.C[11]
.sym 136087 r_counter[12]
.sym 136088 $PACKER_VCC_NET
.sym 136089 $auto$alumacc.cc:474:replace_alu$3471.C[12]
.sym 136091 r_counter[13]
.sym 136092 $PACKER_VCC_NET
.sym 136093 $auto$alumacc.cc:474:replace_alu$3471.C[13]
.sym 136095 r_counter[14]
.sym 136096 $PACKER_VCC_NET
.sym 136097 $auto$alumacc.cc:474:replace_alu$3471.C[14]
.sym 136099 r_counter[15]
.sym 136100 $PACKER_VCC_NET
.sym 136101 $auto$alumacc.cc:474:replace_alu$3471.C[15]
.sym 136103 r_counter[16]
.sym 136104 $PACKER_VCC_NET
.sym 136105 $auto$alumacc.cc:474:replace_alu$3471.C[16]
.sym 136107 r_counter[17]
.sym 136108 $PACKER_VCC_NET
.sym 136109 $auto$alumacc.cc:474:replace_alu$3471.C[17]
.sym 136111 r_counter[18]
.sym 136112 $PACKER_VCC_NET
.sym 136113 $auto$alumacc.cc:474:replace_alu$3471.C[18]
.sym 136115 r_counter[19]
.sym 136116 $PACKER_VCC_NET
.sym 136117 $auto$alumacc.cc:474:replace_alu$3471.C[19]
.sym 136119 r_counter[20]
.sym 136120 $PACKER_VCC_NET
.sym 136121 $auto$alumacc.cc:474:replace_alu$3471.C[20]
.sym 136123 r_counter[21]
.sym 136124 $PACKER_VCC_NET
.sym 136125 $auto$alumacc.cc:474:replace_alu$3471.C[21]
.sym 136127 r_counter[22]
.sym 136128 $PACKER_VCC_NET
.sym 136129 $auto$alumacc.cc:474:replace_alu$3471.C[22]
.sym 136131 r_counter[23]
.sym 136132 $PACKER_VCC_NET
.sym 136133 $auto$alumacc.cc:474:replace_alu$3471.C[23]
.sym 136135 r_counter[24]
.sym 136136 $PACKER_VCC_NET
.sym 136137 $auto$alumacc.cc:474:replace_alu$3471.C[24]
.sym 136139 r_counter[25]
.sym 136140 $PACKER_VCC_NET
.sym 136141 $auto$alumacc.cc:474:replace_alu$3471.C[25]
.sym 136143 r_counter[26]
.sym 136144 $PACKER_VCC_NET
.sym 136145 $auto$alumacc.cc:474:replace_alu$3471.C[26]
.sym 136147 r_counter[27]
.sym 136148 $PACKER_VCC_NET
.sym 136149 $auto$alumacc.cc:474:replace_alu$3471.C[27]
.sym 136151 r_counter[28]
.sym 136152 $PACKER_VCC_NET
.sym 136153 $auto$alumacc.cc:474:replace_alu$3471.C[28]
.sym 136155 r_counter[29]
.sym 136156 $PACKER_VCC_NET
.sym 136157 $auto$alumacc.cc:474:replace_alu$3471.C[29]
.sym 136159 r_counter[30]
.sym 136160 $PACKER_VCC_NET
.sym 136161 $auto$alumacc.cc:474:replace_alu$3471.C[30]
.sym 136163 r_counter[31]
.sym 136164 $PACKER_VCC_NET
.sym 136165 $auto$alumacc.cc:474:replace_alu$3471.C[31]
.sym 137034 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[7]
.sym 137038 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 137039 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[7]
.sym 137046 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[1]
.sym 137047 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[4]
.sym 137048 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[5]
.sym 137049 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[7]
.sym 137050 r_counter[3]
.sym 137054 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 137055 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[4]
.sym 137058 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 137059 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[5]
.sym 137062 r_counter[2]
.sym 137066 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 137067 r_counter[0]
.sym 137070 r_counter[6]
.sym 137074 r_counter[8]
.sym 137078 r_counter[10]
.sym 137082 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[1]
.sym 137086 r_counter[14]
.sym 137090 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 137091 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[1]
.sym 137094 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[12]
.sym 137098 r_counter[17]
.sym 137102 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[15]
.sym 137106 r_counter[16]
.sym 137110 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[11]
.sym 137114 r_counter[6]
.sym 137115 r_counter[8]
.sym 137116 r_counter[10]
.sym 137117 r_counter[14]
.sym 137118 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[13]
.sym 137122 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[9]
.sym 137126 r_counter[21]
.sym 137130 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[18]
.sym 137134 r_counter[29]
.sym 137138 r_counter[22]
.sym 137142 r_counter[20]
.sym 137146 $abc$13614$new_n856_
.sym 137147 $abc$13614$new_n857_
.sym 137148 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6235[0]_new_
.sym 137149 $abc$13614$new_n859_
.sym 137150 r_counter[16]
.sym 137151 r_counter[17]
.sym 137152 r_counter[20]
.sym 137153 r_counter[21]
.sym 137158 r_counter[22]
.sym 137159 r_counter[25]
.sym 137160 r_counter[26]
.sym 137161 r_counter[27]
.sym 137162 r_counter[31]
.sym 137166 r_counter[30]
.sym 137170 r_counter[28]
.sym 137174 r_counter[27]
.sym 137178 r_counter[26]
.sym 137182 r_counter[25]
.sym 137186 r_counter[28]
.sym 137187 r_counter[29]
.sym 137188 r_counter[30]
.sym 137189 r_counter[31]
.sym 137847 $PACKER_VCC_NET
.sym 137848 uart.inst_clkgen.r_rxclk[0]
.sym 137863 uart.inst_clkgen.r_rxclk[0]
.sym 137868 uart.inst_clkgen.r_rxclk[1]
.sym 137872 uart.inst_clkgen.r_rxclk[2]
.sym 137873 $auto$alumacc.cc:474:replace_alu$3498.C[2]
.sym 137876 uart.inst_clkgen.r_rxclk[3]
.sym 137877 $auto$alumacc.cc:474:replace_alu$3498.C[3]
.sym 137880 uart.inst_clkgen.r_rxclk[4]
.sym 137881 $auto$alumacc.cc:474:replace_alu$3498.C[4]
.sym 137884 uart.inst_clkgen.r_rxclk[5]
.sym 137885 $auto$alumacc.cc:474:replace_alu$3498.C[5]
.sym 137888 uart.inst_clkgen.r_rxclk[6]
.sym 137889 $auto$alumacc.cc:474:replace_alu$3498.C[6]
.sym 137892 uart.inst_clkgen.r_rxclk[7]
.sym 137893 $auto$alumacc.cc:474:replace_alu$3498.C[7]
.sym 137896 uart.inst_clkgen.r_rxclk[8]
.sym 137897 $auto$alumacc.cc:474:replace_alu$3498.C[8]
.sym 137900 uart.inst_clkgen.r_rxclk[9]
.sym 137901 $auto$alumacc.cc:474:replace_alu$3498.C[9]
.sym 137904 uart.inst_clkgen.r_rxclk[10]
.sym 137905 $auto$alumacc.cc:474:replace_alu$3498.C[10]
.sym 137908 uart.inst_clkgen.r_rxclk[11]
.sym 137909 $auto$alumacc.cc:474:replace_alu$3498.C[11]
.sym 137912 uart.inst_clkgen.r_rxclk[12]
.sym 137913 $auto$alumacc.cc:474:replace_alu$3498.C[12]
.sym 137916 uart.inst_clkgen.r_rxclk[13]
.sym 137917 $auto$alumacc.cc:474:replace_alu$3498.C[13]
.sym 137920 uart.inst_clkgen.r_rxclk[14]
.sym 137921 $auto$alumacc.cc:474:replace_alu$3498.C[14]
.sym 137924 uart.inst_clkgen.r_rxclk[15]
.sym 137925 $auto$alumacc.cc:474:replace_alu$3498.C[15]
.sym 138055 $auto$alumacc.cc:474:replace_alu$3458.C[1]
.sym 138059 $PACKER_VCC_NET
.sym 138060 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[1]
.sym 138064 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[2]
.sym 138068 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[3]
.sym 138071 $PACKER_VCC_NET
.sym 138072 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[4]
.sym 138075 $PACKER_VCC_NET
.sym 138076 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[5]
.sym 138080 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[6]
.sym 138084 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[7]
.sym 138088 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[8]
.sym 138092 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[9]
.sym 138096 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[10]
.sym 138100 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[11]
.sym 138104 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[12]
.sym 138108 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[13]
.sym 138112 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[14]
.sym 138116 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[15]
.sym 138120 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[16]
.sym 138124 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[17]
.sym 138128 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[18]
.sym 138132 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[19]
.sym 138136 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[20]
.sym 138140 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[21]
.sym 138144 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[22]
.sym 138148 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[23]
.sym 138152 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[24]
.sym 138156 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[25]
.sym 138160 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[26]
.sym 138164 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[27]
.sym 138168 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[28]
.sym 138172 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[29]
.sym 138176 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[30]
.sym 138180 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[31]
.sym 138185 $nextpnr_ICESTORM_LC_4$I3
.sym 138190 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[24]
.sym 138210 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 138211 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[24]
.sym 138502 uart.inst_clkgen.r_txclk[5]
.sym 138518 uart.inst_clkgen.r_txclk[7]
.sym 138522 uart.inst_clkgen.r_txclk[2]
.sym 138526 uart.inst_clkgen.r_txclk[3]
.sym 138534 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 138535 $abc$13614$auto$wreduce.cc:455:run$3309[7]
.sym 138538 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 138539 $abc$13614$auto$wreduce.cc:455:run$3309[4]
.sym 138542 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 138543 $abc$13614$auto$wreduce.cc:455:run$3309[3]
.sym 138546 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 138547 $abc$13614$auto$wreduce.cc:455:run$3309[2]
.sym 138550 uart.inst_clkgen.r_div[1]
.sym 138551 uart.inst_clkgen.r_txclk[1]
.sym 138552 $abc$13614$new_n1697_
.sym 138554 uart.inst_clkgen.r_div[1]
.sym 138555 uart.inst_clkgen.r_txclk[3]
.sym 138556 uart.inst_clkgen.r_txclk[5]
.sym 138557 uart.inst_clkgen.r_txclk[7]
.sym 138558 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 138559 $abc$13614$auto$wreduce.cc:455:run$3309[5]
.sym 138562 uart.inst_clkgen.r_txclk[4]
.sym 138567 uart.inst_clkgen.r_txclk[0]
.sym 138572 uart.inst_clkgen.r_txclk[1]
.sym 138576 uart.inst_clkgen.r_txclk[2]
.sym 138577 $auto$alumacc.cc:474:replace_alu$3495.C[2]
.sym 138580 uart.inst_clkgen.r_txclk[3]
.sym 138581 $auto$alumacc.cc:474:replace_alu$3495.C[3]
.sym 138584 uart.inst_clkgen.r_txclk[4]
.sym 138585 $auto$alumacc.cc:474:replace_alu$3495.C[4]
.sym 138588 uart.inst_clkgen.r_txclk[5]
.sym 138589 $auto$alumacc.cc:474:replace_alu$3495.C[5]
.sym 138592 uart.inst_clkgen.r_txclk[6]
.sym 138593 $auto$alumacc.cc:474:replace_alu$3495.C[6]
.sym 138596 uart.inst_clkgen.r_txclk[7]
.sym 138597 $auto$alumacc.cc:474:replace_alu$3495.C[7]
.sym 138600 uart.inst_clkgen.r_txclk[8]
.sym 138601 $auto$alumacc.cc:474:replace_alu$3495.C[8]
.sym 138604 uart.inst_clkgen.r_txclk[9]
.sym 138605 $auto$alumacc.cc:474:replace_alu$3495.C[9]
.sym 138608 uart.inst_clkgen.r_txclk[10]
.sym 138609 $auto$alumacc.cc:474:replace_alu$3495.C[10]
.sym 138612 uart.inst_clkgen.r_txclk[11]
.sym 138613 $auto$alumacc.cc:474:replace_alu$3495.C[11]
.sym 138616 uart.inst_clkgen.r_txclk[12]
.sym 138617 $auto$alumacc.cc:474:replace_alu$3495.C[12]
.sym 138620 uart.inst_clkgen.r_txclk[13]
.sym 138621 $auto$alumacc.cc:474:replace_alu$3495.C[13]
.sym 138624 uart.inst_clkgen.r_txclk[14]
.sym 138625 $auto$alumacc.cc:474:replace_alu$3495.C[14]
.sym 138628 uart.inst_clkgen.r_txclk[15]
.sym 138629 $auto$alumacc.cc:474:replace_alu$3495.C[15]
.sym 138630 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 138631 $abc$13614$auto$wreduce.cc:455:run$3309[12]
.sym 138638 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 138639 $abc$13614$auto$wreduce.cc:455:run$3309[15]
.sym 138658 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 138659 $abc$13614$auto$wreduce.cc:455:run$3309[14]
.sym 138726 uart.inst_clkgen.r_txcntr[1]
.sym 138834 uart.inst_clkgen.r_rxclk[6]
.sym 138854 uart.inst_clkgen.r_rxclk[14]
.sym 138858 uart.inst_clkgen.r_rxclk[15]
.sym 138862 uart.inst_clkgen.r_rxclk[3]
.sym 138866 uart.inst_clkgen.r_rxclk[0]
.sym 138870 uart.inst_clkgen.r_rxclk[7]
.sym 138874 uart.inst_clkgen.r_rxclk[5]
.sym 138878 uart.inst_clkgen.r_rxclk[4]
.sym 138882 uart.inst_clkgen.r_rxclk[2]
.sym 138886 uart.inst_clkgen.r_div[1]
.sym 138887 uart.inst_clkgen.r_rxclk[3]
.sym 138888 uart.inst_clkgen.r_rxclk[5]
.sym 138889 uart.inst_clkgen.r_rxclk[7]
.sym 138890 $abc$13614$new_n1005_
.sym 138891 $abc$13614$auto$wreduce.cc:455:run$3310[5]
.sym 138894 $abc$13614$new_n1005_
.sym 138895 $abc$13614$auto$wreduce.cc:455:run$3310[6]
.sym 138898 $abc$13614$new_n1005_
.sym 138899 $abc$13614$auto$wreduce.cc:455:run$3310[0]
.sym 138902 $abc$13614$new_n1005_
.sym 138903 $abc$13614$auto$wreduce.cc:455:run$3310[2]
.sym 138906 $abc$13614$new_n1005_
.sym 138907 $abc$13614$auto$wreduce.cc:455:run$3310[3]
.sym 138910 $abc$13614$new_n1005_
.sym 138911 $abc$13614$auto$wreduce.cc:455:run$3310[7]
.sym 138914 $abc$13614$new_n1005_
.sym 138915 $abc$13614$auto$wreduce.cc:455:run$3310[4]
.sym 138918 $abc$13614$new_n1005_
.sym 138919 $abc$13614$auto$wreduce.cc:455:run$3310[9]
.sym 138922 $abc$13614$new_n1005_
.sym 138923 $abc$13614$auto$wreduce.cc:455:run$3310[10]
.sym 138926 $abc$13614$new_n1005_
.sym 138927 $abc$13614$auto$wreduce.cc:455:run$3310[14]
.sym 138930 $abc$13614$new_n1005_
.sym 138931 $abc$13614$auto$wreduce.cc:455:run$3310[8]
.sym 138934 $abc$13614$new_n1005_
.sym 138935 $abc$13614$auto$wreduce.cc:455:run$3310[15]
.sym 138938 $abc$13614$new_n1005_
.sym 138939 $abc$13614$auto$wreduce.cc:455:run$3310[13]
.sym 138942 $abc$13614$new_n1005_
.sym 138943 $abc$13614$auto$wreduce.cc:455:run$3310[11]
.sym 138946 uart.inst_clkgen.r_rxclk[14]
.sym 138947 uart.inst_clkgen.r_rxclk[15]
.sym 138948 uart.inst_clkgen.r_rxclk[6]
.sym 138949 uart.inst_clkgen.r_rxclk[8]
.sym 138951 uart.inst_clkgen.r_rxcntr[0]
.sym 138956 uart.inst_clkgen.r_rxcntr[1]
.sym 138960 uart.inst_clkgen.r_rxcntr[2]
.sym 138961 $auto$alumacc.cc:474:replace_alu$3504.C[2]
.sym 138964 uart.inst_clkgen.r_rxcntr[3]
.sym 138965 $auto$alumacc.cc:474:replace_alu$3504.C[3]
.sym 138970 uart.inst_clkgen.r_rxcntr[0]
.sym 138971 $abc$13614$new_n1016_
.sym 138974 uart.inst_clkgen.r_rxcntr[1]
.sym 138975 uart.inst_clkgen.r_rxcntr[0]
.sym 138976 uart.inst_clkgen.r_rxcntr[3]
.sym 138977 uart.inst_clkgen.r_rxcntr[2]
.sym 138978 uart.w_rxsync
.sym 138979 $abc$13614$new_n1016_
.sym 138980 uart.inst_clkgen.r_rxcntr[1]
.sym 138986 uart.w_rxsync
.sym 138987 uart.inst_clkgen.r_rxcntr[0]
.sym 138988 $abc$13614$auto$wreduce.cc:455:run$3312[0]
.sym 138989 $abc$13614$new_n1016_
.sym 138990 uart.w_rxsync
.sym 138991 uart.inst_clkgen.r_rxcntr[3]
.sym 138992 $abc$13614$auto$wreduce.cc:455:run$3312[3]
.sym 138993 $abc$13614$new_n1016_
.sym 138999 $PACKER_VCC_NET
.sym 139000 uart.inst_clkgen.r_rxcntr[0]
.sym 139002 uart.w_rxsync
.sym 139003 uart.inst_clkgen.r_rxcntr[2]
.sym 139004 $abc$13614$auto$wreduce.cc:455:run$3312[2]
.sym 139005 $abc$13614$new_n1016_
.sym 139102 r_counter[0]
.sym 139114 r_counter[0]
.sym 139115 r_counter[2]
.sym 139116 r_counter[3]
.sym 139117 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[24]
.sym 139139 r_counter[0]
.sym 139141 $PACKER_VCC_NET
.sym 139142 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 139143 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[12]
.sym 139146 $abc$13614$new_n861_
.sym 139147 $abc$13614$new_n862_
.sym 139148 $abc$13614$new_n863_
.sym 139149 $abc$13614$new_n864_
.sym 139150 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 139151 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[11]
.sym 139154 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[15]
.sym 139155 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[18]
.sym 139156 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[19]
.sym 139157 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[23]
.sym 139158 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 139159 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[13]
.sym 139162 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 139163 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[15]
.sym 139166 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 139167 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[9]
.sym 139170 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[9]
.sym 139171 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[11]
.sym 139172 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[12]
.sym 139173 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[13]
.sym 139174 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[23]
.sym 139182 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 139183 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[18]
.sym 139186 $abc$13614$auto$alumacc.cc:474:replace_alu$3458.BB[19]
.sym 139194 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 139195 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[23]
.sym 139198 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11560
.sym 139199 $sub$../FSM_I2C_FIFO_UART.v:445$283_Y[19]
.sym 139202 $abc$13614$new_n860_
.sym 139203 $abc$13614$new_n855_
.sym 139204 $abc$13614$auto$alumacc.cc:491:replace_alu$3460[31]
.sym 139527 $auto$alumacc.cc:474:replace_alu$3422.C[1]
.sym 139531 uart.inst_clkgen.r_div[1]
.sym 139532 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[1]
.sym 139536 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[2]
.sym 139539 uart.inst_clkgen.r_div[1]
.sym 139540 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[3]
.sym 139544 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[4]
.sym 139547 uart.inst_clkgen.r_div[1]
.sym 139548 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[5]
.sym 139552 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[6]
.sym 139555 uart.inst_clkgen.r_div[1]
.sym 139556 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[7]
.sym 139560 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[8]
.sym 139564 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[9]
.sym 139568 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[10]
.sym 139572 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[11]
.sym 139576 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[12]
.sym 139580 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[13]
.sym 139584 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[14]
.sym 139588 $abc$13614$auto$alumacc.cc:474:replace_alu$3422.BB[15]
.sym 139593 $nextpnr_ICESTORM_LC_21$I3
.sym 139594 uart.inst_clkgen.r_txclk[0]
.sym 139595 uart.inst_clkgen.r_txclk[2]
.sym 139596 uart.inst_clkgen.r_txclk[4]
.sym 139597 uart.inst_clkgen.r_txclk[6]
.sym 139598 uart.inst_clkgen.r_txclk[13]
.sym 139602 uart.inst_clkgen.r_txclk[9]
.sym 139606 $abc$13614$new_n1019_
.sym 139607 $abc$13614$new_n1698_
.sym 139608 $abc$13614$auto$alumacc.cc:491:replace_alu$3424[15]
.sym 139610 uart.inst_clkgen.r_txclk[11]
.sym 139614 uart.inst_clkgen.r_txclk[10]
.sym 139618 $PACKER_VCC_NET
.sym 139622 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 139623 $abc$13614$auto$wreduce.cc:455:run$3309[8]
.sym 139626 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 139627 $abc$13614$auto$wreduce.cc:455:run$3309[9]
.sym 139630 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6522[0]_new_
.sym 139631 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6522[1]_new_
.sym 139632 $abc$13614$new_n1022_
.sym 139634 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 139635 $abc$13614$auto$wreduce.cc:455:run$3309[11]
.sym 139638 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 139639 $abc$13614$auto$wreduce.cc:455:run$3309[13]
.sym 139642 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 139643 $abc$13614$auto$wreduce.cc:455:run$3309[10]
.sym 139646 uart.inst_clkgen.r_txclk[12]
.sym 139647 uart.inst_clkgen.r_txclk[13]
.sym 139648 uart.inst_clkgen.r_txclk[14]
.sym 139649 uart.inst_clkgen.r_txclk[15]
.sym 139650 uart.inst_clkgen.r_txclk[8]
.sym 139651 uart.inst_clkgen.r_txclk[9]
.sym 139652 uart.inst_clkgen.r_txclk[10]
.sym 139653 uart.inst_clkgen.r_txclk[11]
.sym 139658 uart.inst_clkgen.r_txclk[15]
.sym 139674 uart.inst_clkgen.r_txclk[12]
.sym 139682 uart.inst_clkgen.r_txclk[14]
.sym 139751 uart.inst_clkgen.r_txcntr[0]
.sym 139756 uart.inst_clkgen.r_txcntr[1]
.sym 139760 uart.inst_clkgen.r_txcntr[2]
.sym 139761 $auto$alumacc.cc:474:replace_alu$3501.C[2]
.sym 139764 uart.inst_clkgen.r_txcntr[3]
.sym 139765 $auto$alumacc.cc:474:replace_alu$3501.C[3]
.sym 139766 uart.inst_clkgen.r_txcntr[0]
.sym 139767 uart.inst_clkgen.r_txcntr[1]
.sym 139768 uart.inst_clkgen.r_txcntr[2]
.sym 139769 uart.inst_clkgen.r_txcntr[3]
.sym 139770 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 139771 uart.inst_clkgen.r_div[1]
.sym 139775 $PACKER_VCC_NET
.sym 139776 uart.inst_clkgen.r_txcntr[0]
.sym 139778 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11874
.sym 139779 uart.inst_clkgen.r_txcntr[0]
.sym 139794 uart.inst_clkgen.r_div[1]
.sym 139798 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 139799 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7190_new_
.sym 139847 $auto$alumacc.cc:474:replace_alu$3413.C[1]
.sym 139851 uart.inst_clkgen.r_div[1]
.sym 139852 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[1]
.sym 139856 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[2]
.sym 139859 uart.inst_clkgen.r_div[1]
.sym 139860 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[3]
.sym 139864 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[4]
.sym 139867 uart.inst_clkgen.r_div[1]
.sym 139868 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[5]
.sym 139872 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[6]
.sym 139875 uart.inst_clkgen.r_div[1]
.sym 139876 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[7]
.sym 139880 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[8]
.sym 139884 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[9]
.sym 139888 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[10]
.sym 139892 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[11]
.sym 139896 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[12]
.sym 139900 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[13]
.sym 139904 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[14]
.sym 139908 $abc$13614$auto$alumacc.cc:474:replace_alu$3413.BB[15]
.sym 139913 $nextpnr_ICESTORM_LC_8$I3
.sym 139914 uart.inst_clkgen.r_rxclk[0]
.sym 139915 $abc$13614$new_n1005_
.sym 139916 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11633
.sym 139918 uart.inst_clkgen.r_rxclk[0]
.sym 139919 uart.inst_clkgen.r_rxclk[2]
.sym 139920 uart.inst_clkgen.r_rxclk[4]
.sym 139921 uart.inst_clkgen.r_rxclk[9]
.sym 139922 uart.inst_clkgen.r_rxclk[8]
.sym 139926 uart.inst_clkgen.r_div[1]
.sym 139927 uart.inst_clkgen.r_rxclk[1]
.sym 139928 $abc$13614$new_n1694_
.sym 139930 uart.inst_clkgen.r_rxclk[10]
.sym 139934 uart.inst_clkgen.r_rxclk[9]
.sym 139938 uart.inst_clkgen.r_rxclk[1]
.sym 139939 $abc$13614$new_n1005_
.sym 139942 uart.inst_clkgen.r_div[1]
.sym 139943 uart.w_rxsync
.sym 139946 $abc$13614$new_n1007_
.sym 139947 $abc$13614$new_n1695_
.sym 139948 $abc$13614$auto$alumacc.cc:491:replace_alu$3415[15]
.sym 139950 $abc$13614$new_n1005_
.sym 139951 $abc$13614$auto$wreduce.cc:455:run$3310[12]
.sym 139954 $abc$13614$new_n1008_
.sym 139955 $abc$13614$new_n1009_
.sym 139956 $abc$13614$new_n1010_
.sym 139958 uart.inst_clkgen.r_rxclk[10]
.sym 139959 uart.inst_clkgen.r_rxclk[11]
.sym 139960 uart.inst_clkgen.r_rxclk[12]
.sym 139961 uart.inst_clkgen.r_rxclk[13]
.sym 139962 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$11849[2]_new_
.sym 139963 uart.inst_clkgen.r_div[1]
.sym 139966 uart.inst_clkgen.r_rxclk[11]
.sym 139970 uart.inst_clkgen.r_rxclk[13]
.sym 139998 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$11849[2]_new_
.sym 139999 $abc$13614$techmap\uart.inst_clkgen.$logic_and$../../uart/uart_clkgen.v:63$547_Y_new_
.sym 140002 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$11849[2]_new_
.sym 140003 uart.inst_clkgen.r_div[1]
.sym 140010 $abc$13614$techmap\uart.inst_rx.$0\o_rxsync[0:0]
.sym 140174 o_led_status$SB_IO_OUT
.sym 140562 uart.inst_clkgen.r_txclk[6]
.sym 140570 uart.inst_clkgen.r_txclk[0]
.sym 140582 uart.inst_clkgen.r_txclk[1]
.sym 140586 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 140587 $abc$13614$auto$wreduce.cc:455:run$3309[6]
.sym 140590 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 140591 $abc$13614$auto$wreduce.cc:455:run$3309[0]
.sym 140595 $PACKER_VCC_NET
.sym 140596 uart.inst_clkgen.r_txclk[0]
.sym 140614 uart.inst_clkgen.r_txclk[1]
.sym 140615 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 140622 uart.inst_clkgen.r_txclk[8]
.sym 140630 uart.inst_clkgen.r_txclk[0]
.sym 140631 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3430_new_inv_
.sym 140632 uart.inst_clkgen.r_div[1]
.sym 140718 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[1]
.sym 140734 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$13027
.sym 140735 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[0]
.sym 140755 $PACKER_VCC_NET
.sym 140756 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[0]
.sym 140774 FSM_I2C_FIFO.fifo.r_state_out[0]
.sym 140775 w_fifo_data_out_extracted
.sym 140794 FSM_I2C_FIFO.fifo.r_next_state_out[1]
.sym 140798 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$11410[1]_new_inv_
.sym 140799 FSM_I2C_FIFO.fifo.r_state_out[0]
.sym 140800 FSM_I2C_FIFO.fifo.r_state_out[1]
.sym 140801 w_fifo_data_out_extracted
.sym 140802 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$13027
.sym 140803 FSM_I2C_FIFO.fifo.r_next_state_out[1]
.sym 140838 UART_FSM.r_state[1]
.sym 140839 UART_FSM.r_state[2]
.sym 140840 UART_FSM.r_state[3]
.sym 140841 UART_FSM.r_state[0]
.sym 140842 UART_FSM.r_state[2]
.sym 140843 UART_FSM.r_state[3]
.sym 140844 UART_FSM.r_state[1]
.sym 140846 UART_FSM.r_state[0]
.sym 140847 $abc$13614$new_n897_
.sym 140850 $PACKER_GND_NET
.sym 140866 UART_FSM.r_state[3]
.sym 140867 UART_FSM.r_state[2]
.sym 140870 w_uart_send_data_ready
.sym 140871 UART_FSM.r_state[0]
.sym 140872 UART_FSM.r_state[1]
.sym 140873 $abc$13614$new_n885_
.sym 140878 UART_FSM.r_state[0]
.sym 140879 w_uart_send_data_ready
.sym 140880 $abc$13614$new_n885_
.sym 140881 UART_FSM.r_state[1]
.sym 140882 $abc$13614$techmap\UART_FSM.$logic_and$../../UART_FSM/UART_FSM.v:93$524_Y_new_
.sym 140883 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$11410[1]_new_inv_
.sym 140886 $abc$13614$techmap$techmap\UART_FSM.$procmux$1361.$and$/usr/bin/../share/yosys/techmap.v:434$4053_Y[1]_new_
.sym 140887 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$9955[0]_new_inv_
.sym 140890 UART_FSM.r_decimal_data
.sym 140891 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$11410[1]_new_inv_
.sym 140892 $abc$13614$techmap\UART_FSM.$logic_and$../../UART_FSM/UART_FSM.v:93$524_Y_new_
.sym 140893 $abc$13614$auto$simplemap.cc:309:simplemap_lut$8007_new_
.sym 140894 $abc$13614$auto$simplemap.cc:309:simplemap_lut$8007_new_
.sym 140895 $abc$13614$new_n1559_
.sym 140896 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$9947[1]_new_
.sym 140897 $abc$13614$new_n1561_
.sym 140898 $abc$13614$techmap$techmap\UART_FSM.$procmux$1361.$and$/usr/bin/../share/yosys/techmap.v:434$4052_Y[0]_new_
.sym 140899 $abc$13614$new_n1551_
.sym 140906 uart.inst_clkgen.r_rxclk[1]
.sym 140910 UART_FSM.r_uart_recived_valid
.sym 140911 UART_FSM.r_uart_recived_valid_prev
.sym 140912 UART_FSM.r_decimal_data
.sym 140913 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$11585
.sym 140926 UART_FSM.r_decimal_data
.sym 140930 UART_FSM.r_uart_recived_valid_prev
.sym 140931 UART_FSM.r_uart_recived_valid
.sym 140938 uart.inst_clkgen.r_rxclk[12]
.sym 140970 uart.inst_rx.r_state[2]
.sym 140971 uart.inst_rx.r_state[0]
.sym 140974 uart.inst_rx.r_state[2]
.sym 140975 $abc$13614$new_n1726_
.sym 140978 $abc$13614$techmap\uart.inst_rx.$5\r_state[2:0][1]_new_inv_
.sym 140979 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 140980 uart.inst_rx.r_state[0]
.sym 140981 uart.inst_rx.r_state[1]
.sym 140982 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 140983 $abc$13614$techmap\uart.inst_rx.$5\r_state[2:0][1]_new_inv_
.sym 140984 uart.inst_rx.r_state[1]
.sym 140985 $abc$13614$new_n920_
.sym 140998 uart.inst_rx.r_state[1]
.sym 140999 uart.inst_rx.r_state[0]
.sym 141000 uart.inst_rx.r_state[2]
.sym 141001 uart.w_rxpulse
.sym 141002 $abc$13614$techmap\uart.inst_rx.$5\r_rxd_validated[0:0]_new_inv_
.sym 141003 $abc$13614$new_n918_
.sym 141004 uart.inst_rx.r_rxd_sample_counter[1]
.sym 141006 uart.inst_rx.r_rxd_sample_counter[1]
.sym 141007 $abc$13614$new_n918_
.sym 141008 uart.inst_rx.r_rxd_valid_flag
.sym 141010 uart.inst_rx.r_rxd_sample_counter[1]
.sym 141011 $abc$13614$techmap\uart.inst_rx.$0\o_rxsync[0:0]
.sym 141012 uart.inst_rx.r_rxd_sample_counter[0]
.sym 141013 $abc$13614$new_n918_
.sym 141014 uart.inst_rx.r_state[1]
.sym 141015 uart.inst_rx.r_state[0]
.sym 141016 uart.inst_rx.r_rxd_meta[2]
.sym 141017 uart.inst_rx.r_state[2]
.sym 141018 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 141019 $abc$13614$new_n1453_
.sym 141022 uart.inst_rx.r_state[0]
.sym 141023 uart.inst_rx.r_state[1]
.sym 141024 uart.inst_rx.r_state[2]
.sym 141025 uart.inst_rx.r_rxd_meta[2]
.sym 141026 uart.inst_rx.r_rxd_sample_counter[0]
.sym 141027 $abc$13614$techmap\uart.inst_rx.$0\o_rxsync[0:0]
.sym 141028 uart.inst_rx.r_rxd_sample_counter[1]
.sym 141029 $abc$13614$new_n918_
.sym 141030 $abc$13614$techmap\uart.inst_rx.$4\r_rxd_samples[2:0][2]_new_inv_
.sym 141031 $abc$13614$auto$simplemap.cc:309:simplemap_lut$4830[2]_new_
.sym 141032 $abc$13614$techmap\uart.inst_rx.$4\r_rxd_samples[2:0][1]_new_inv_
.sym 141034 uart.inst_rx.r_rxd_meta[2]
.sym 141035 uart.inst_rx.r_rxd_samples[0]
.sym 141036 uart.inst_rx.r_rxd_sample_counter[0]
.sym 141037 uart.inst_rx.r_rxd_sample_counter[1]
.sym 141038 uart.inst_rx.r_rxd_meta[2]
.sym 141039 uart.inst_rx.r_rxd_samples[1]
.sym 141040 uart.inst_rx.r_rxd_sample_counter[1]
.sym 141041 uart.inst_rx.r_rxd_sample_counter[0]
.sym 141042 uart.inst_rx.r_rxd_samples[1]
.sym 141043 $abc$13614$techmap\uart.inst_rx.$4\r_rxd_samples[2:0][1]_new_inv_
.sym 141044 $abc$13614$techmap\uart.inst_rx.$0\o_rxsync[0:0]
.sym 141045 $abc$13614$new_n918_
.sym 141046 uart.inst_rx.r_rxd_samples[2]
.sym 141047 $abc$13614$techmap\uart.inst_rx.$4\r_rxd_samples[2:0][2]_new_inv_
.sym 141048 $abc$13614$techmap\uart.inst_rx.$0\o_rxsync[0:0]
.sym 141049 $abc$13614$new_n918_
.sym 141050 uart.inst_rx.r_rxd_meta[1]
.sym 141054 uart.inst_rx.r_rxd_meta[2]
.sym 141055 uart.inst_rx.r_rxd_samples[2]
.sym 141056 uart.inst_rx.r_rxd_sample_counter[0]
.sym 141057 uart.inst_rx.r_rxd_sample_counter[1]
.sym 141058 uart.inst_rx.r_rxd_samples[0]
.sym 141059 $abc$13614$auto$simplemap.cc:309:simplemap_lut$4830[2]_new_
.sym 141060 $abc$13614$techmap\uart.inst_rx.$0\o_rxsync[0:0]
.sym 141061 $abc$13614$new_n918_
.sym 141066 uart.inst_rx.r_rxd_meta[0]
.sym 141266 i_rx$SB_IO_IN
.sym 141598 $abc$13614$auto$wreduce.cc:455:run$3296[1]_new_
.sym 141599 $abc$13614$auto$wreduce.cc:455:run$3294[2]
.sym 141607 $PACKER_VCC_NET
.sym 141608 FSM_I2C_FIFO.FSM.r_counterConfig[0]
.sym 141618 FSM_I2C_FIFO.FSM.r_counterConfig[2]
.sym 141622 $abc$13614$auto$wreduce.cc:455:run$3296[1]_new_
.sym 141623 $abc$13614$auto$wreduce.cc:455:run$3294[0]
.sym 141703 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[0]
.sym 141708 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[1]
.sym 141712 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[2]
.sym 141713 $auto$alumacc.cc:474:replace_alu$3480.C[2]
.sym 141716 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[3]
.sym 141717 $auto$alumacc.cc:474:replace_alu$3480.C[3]
.sym 141720 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[4]
.sym 141721 $auto$alumacc.cc:474:replace_alu$3480.C[4]
.sym 141724 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[5]
.sym 141725 $auto$alumacc.cc:474:replace_alu$3480.C[5]
.sym 141728 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[6]
.sym 141729 $auto$alumacc.cc:474:replace_alu$3480.C[6]
.sym 141732 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[7]
.sym 141733 $auto$alumacc.cc:474:replace_alu$3480.C[7]
.sym 141734 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[4]
.sym 141742 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$7966[3]_new_
.sym 141743 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[5]
.sym 141744 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[5]
.sym 141745 $abc$13614$new_n998_
.sym 141746 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[2]
.sym 141750 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[3]
.sym 141751 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[3]
.sym 141754 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[0]
.sym 141755 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[0]
.sym 141756 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[4]
.sym 141757 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[4]
.sym 141758 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[3]
.sym 141762 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[0]
.sym 141770 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[5]
.sym 141774 $abc$13614$new_n997_
.sym 141775 $abc$13614$new_n1000_
.sym 141776 $abc$13614$new_n1001_
.sym 141786 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[3]
.sym 141790 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[1]
.sym 141794 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[6]
.sym 141802 FSM_I2C_FIFO.fifo.w_internal_data_out[2]
.sym 141814 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$11410[1]_new_inv_
.sym 141815 i_rst$SB_IO_IN
.sym 141822 FSM_I2C_FIFO.fifo.w_internal_data_out[1]
.sym 141826 FSM_I2C_FIFO.fifo.w_internal_data_out[6]
.sym 141830 $abc$13614$new_n886_
.sym 141831 w_uart_send_data[1]
.sym 141832 $abc$13614$new_n881_
.sym 141833 w_fifo_data_out[1]
.sym 141834 $abc$13614$new_n886_
.sym 141835 w_uart_send_data[2]
.sym 141836 $abc$13614$new_n881_
.sym 141837 w_fifo_data_out[2]
.sym 141846 $abc$13614$auto$rtlil.cc:1969:NotGate$13512
.sym 141847 $abc$13614$new_n899_
.sym 141848 $abc$13614$new_n881_
.sym 141850 $abc$13614$new_n886_
.sym 141851 w_uart_send_data[6]
.sym 141852 $abc$13614$new_n881_
.sym 141853 w_fifo_data_out[6]
.sym 141854 $abc$13614$auto$simplemap.cc:256:simplemap_eqne$4111_new_inv_
.sym 141855 $abc$13614$auto$simplemap.cc:309:simplemap_lut$4546_new_
.sym 141856 w_fifo_data_out_extracted
.sym 141857 $abc$13614$new_n886_
.sym 141862 UART_FSM.r_state[0]
.sym 141863 UART_FSM.r_state[1]
.sym 141864 $abc$13614$auto$simplemap.cc:256:simplemap_eqne$4111_new_inv_
.sym 141865 $abc$13614$new_n885_
.sym 141866 FSM_I2C_FIFO.fifo.r_state_out[0]
.sym 141867 $abc$13614$auto$simplemap.cc:309:simplemap_lut$4546_new_
.sym 141868 $abc$13614$auto$simplemap.cc:256:simplemap_eqne$4111_new_inv_
.sym 141869 $abc$13614$new_n1564_
.sym 141870 UART_FSM.r_state[0]
.sym 141871 UART_FSM.r_state[3]
.sym 141872 UART_FSM.r_state[2]
.sym 141873 UART_FSM.r_state[1]
.sym 141874 w_uart_send_valid
.sym 141875 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12079
.sym 141882 $abc$13614$new_n897_
.sym 141883 $abc$13614$auto$simplemap.cc:256:simplemap_eqne$4111_new_inv_
.sym 141884 UART_FSM.r_state[0]
.sym 141885 w_uart_send_valid
.sym 141886 w_uart_send_data_ready
.sym 141887 UART_FSM.r_state[0]
.sym 141888 UART_FSM.r_state[1]
.sym 141889 $abc$13614$new_n885_
.sym 141890 $abc$13614$new_n897_
.sym 141891 UART_FSM.r_state[0]
.sym 141894 $abc$13614$auto$simplemap.cc:309:simplemap_lut$4546_new_
.sym 141895 $abc$13614$techmap$techmap\UART_FSM.$procmux$1224.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4038_Y_new_inv_
.sym 141896 $abc$13614$new_n1554_
.sym 141897 $abc$13614$new_n1555_
.sym 141898 FSM_I2C_FIFO.fifo.r_state_out[0]
.sym 141899 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3240_new_
.sym 141900 $abc$13614$auto$simplemap.cc:309:simplemap_lut$4546_new_
.sym 141906 $abc$13614$auto$simplemap.cc:256:simplemap_eqne$4111_new_inv_
.sym 141907 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3240_new_
.sym 141910 $abc$13614$auto$rtlil.cc:1969:NotGate$13512
.sym 141911 $abc$13614$techmap$techmap\UART_FSM.$procmux$1361.$and$/usr/bin/../share/yosys/techmap.v:434$4053_Y[1]_new_
.sym 141912 $abc$13614$new_n1557_
.sym 141914 w_uart_send_valid
.sym 141915 w_uart_send_data[2]
.sym 141918 $abc$13614$techmap$techmap\UART_FSM.$procmux$1224.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4038_Y_new_inv_
.sym 141919 $abc$13614$new_n1554_
.sym 141922 UART_FSM.r_state[1]
.sym 141923 w_uart_send_data_ready
.sym 141924 UART_FSM.r_state[0]
.sym 141925 $abc$13614$new_n885_
.sym 141930 UART_FSM.r_uart_recived_valid
.sym 141962 w_uart_recived_valid
.sym 141994 uart.inst_rx.r_state[0]
.sym 141995 uart.inst_rx.r_state[2]
.sym 141998 $abc$13614$new_n920_
.sym 141999 uart.inst_rx.r_state[1]
.sym 142006 $abc$13614$new_n921_
.sym 142007 uart.inst_rx.r_data_bits[2]
.sym 142008 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1027.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[2]_new_
.sym 142010 uart.inst_rx.r_data_bits[3]
.sym 142011 uart.inst_rx.r_data_bits[2]
.sym 142012 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 142013 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 142018 uart.inst_rx.r_state[2]
.sym 142019 uart.inst_rx.r_state[1]
.sym 142020 uart.inst_rx.r_state[0]
.sym 142022 uart.inst_rx.r_state[0]
.sym 142023 uart.inst_rx.r_state[2]
.sym 142024 uart.inst_rx.r_state[1]
.sym 142026 $abc$13614$new_n920_
.sym 142027 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 142028 $abc$13614$techmap\uart.inst_rx.$0\o_rxsync[0:0]
.sym 142031 $PACKER_VCC_NET
.sym 142032 uart.inst_rx.r_data_counter[0]
.sym 142034 $abc$13614$auto$wreduce.cc:455:run$3313[0]
.sym 142035 uart.inst_rx.r_data_counter[0]
.sym 142036 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 142037 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 142038 uart.inst_rx.r_data_counter[1]
.sym 142039 $abc$13614$new_n961_
.sym 142040 $abc$13614$new_n1447_
.sym 142041 $abc$13614$new_n1445_
.sym 142042 uart.inst_rx.r_state[0]
.sym 142043 uart.inst_rx.r_state[1]
.sym 142044 uart.inst_rx.r_state[2]
.sym 142045 uart.inst_rx.r_rxd_meta[2]
.sym 142046 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 142047 uart.inst_rx.r_data_counter[2]
.sym 142050 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 142051 uart.inst_rx.r_data_counter[0]
.sym 142055 uart.inst_rx.r_data_counter[0]
.sym 142060 uart.inst_rx.r_data_counter[1]
.sym 142064 uart.inst_rx.r_data_counter[2]
.sym 142065 $auto$alumacc.cc:474:replace_alu$3507.C[2]
.sym 142066 $abc$13614$new_n921_
.sym 142067 $abc$13614$new_n961_
.sym 142068 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 142069 uart.inst_rx.r_data_counter[1]
.sym 142070 $abc$13614$auto$wreduce.cc:455:run$3313[2]
.sym 142071 uart.inst_rx.r_data_counter[2]
.sym 142072 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 142073 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 142074 $abc$13614$new_n921_
.sym 142075 uart.inst_rx.r_data_counter[0]
.sym 142076 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1021.$and$/usr/bin/../share/yosys/techmap.v:434$4758_Y[0]_new_
.sym 142078 $abc$13614$new_n921_
.sym 142079 uart.inst_rx.r_data_counter[2]
.sym 142080 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1021.$and$/usr/bin/../share/yosys/techmap.v:434$4758_Y[2]_new_
.sym 142602 $abc$13614$auto$wreduce.cc:455:run$3296[1]_new_
.sym 142603 $abc$13614$auto$wreduce.cc:455:run$3294[4]
.sym 142606 FSM_I2C_FIFO.FSM.r_counterConfig[5]
.sym 142610 FSM_I2C_FIFO.FSM.r_counterConfig[4]
.sym 142614 FSM_I2C_FIFO.FSM.r_counterConfig[6]
.sym 142622 $abc$13614$auto$wreduce.cc:455:run$3296[1]_new_
.sym 142623 $abc$13614$auto$wreduce.cc:455:run$3294[5]
.sym 142626 $abc$13614$auto$wreduce.cc:455:run$3296[1]_new_
.sym 142627 $abc$13614$auto$wreduce.cc:455:run$3294[6]
.sym 142631 $auto$alumacc.cc:474:replace_alu$3440.C[2]
.sym 142636 $abc$13614$auto$alumacc.cc:474:replace_alu$3440.BB[2]
.sym 142639 $PACKER_VCC_NET
.sym 142640 $abc$13614$auto$alumacc.cc:474:replace_alu$3440.BB[3]
.sym 142643 $PACKER_VCC_NET
.sym 142644 $abc$13614$auto$alumacc.cc:474:replace_alu$3440.BB[4]
.sym 142648 $abc$13614$auto$alumacc.cc:474:replace_alu$3440.BB[5]
.sym 142652 $abc$13614$auto$alumacc.cc:474:replace_alu$3440.BB[6]
.sym 142656 $abc$13614$auto$alumacc.cc:474:replace_alu$3440.BB[7]
.sym 142661 $nextpnr_ICESTORM_LC_18$I3
.sym 142674 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[0]
.sym 142683 $PACKER_VCC_NET
.sym 142684 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[0]
.sym 142695 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[0]
.sym 142700 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[1]
.sym 142704 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[2]
.sym 142705 $auto$alumacc.cc:474:replace_alu$3483.C[2]
.sym 142708 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[3]
.sym 142709 $auto$alumacc.cc:474:replace_alu$3483.C[3]
.sym 142712 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[4]
.sym 142713 $auto$alumacc.cc:474:replace_alu$3483.C[4]
.sym 142716 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[5]
.sym 142717 $auto$alumacc.cc:474:replace_alu$3483.C[5]
.sym 142720 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[6]
.sym 142721 $auto$alumacc.cc:474:replace_alu$3483.C[6]
.sym 142724 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[7]
.sym 142725 $auto$alumacc.cc:474:replace_alu$3483.C[7]
.sym 142726 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[4]
.sym 142730 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[1]
.sym 142731 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[0]
.sym 142734 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[3]
.sym 142738 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[2]
.sym 142739 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[2]
.sym 142740 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[3]
.sym 142741 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[3]
.sym 142742 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[0]
.sym 142743 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[0]
.sym 142744 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[6]
.sym 142745 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[6]
.sym 142746 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[5]
.sym 142750 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[4]
.sym 142751 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[4]
.sym 142752 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[5]
.sym 142753 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[5]
.sym 142754 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[6]
.sym 142758 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[2]
.sym 142759 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[2]
.sym 142760 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[7]
.sym 142761 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[7]
.sym 142766 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[1]
.sym 142767 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[1]
.sym 142768 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[0]
.sym 142770 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[7]
.sym 142774 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[7]
.sym 142778 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[2]
.sym 142794 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[1]
.sym 142802 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[1]
.sym 142803 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[1]
.sym 142804 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[6]
.sym 142805 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[6]
.sym 142806 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[4]
.sym 142810 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[5]
.sym 142814 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[0]
.sym 142818 FSM_I2C_FIFO.fifo.fifo_internal.w_addr[6]
.sym 142826 FSM_I2C_FIFO.fifo.w_internal_data_out[4]
.sym 142830 FSM_I2C_FIFO.fifo.w_internal_data_out[0]
.sym 142837 FSM_I2C_FIFO.w_data_in[0]
.sym 142838 FSM_I2C_FIFO.fifo.w_internal_data_out[3]
.sym 142842 FSM_I2C_FIFO.fifo.w_internal_data_out[5]
.sym 142846 FSM_I2C_FIFO.fifo.w_internal_data_out[7]
.sym 142870 w_uart_send_valid
.sym 142871 w_uart_send_data[6]
.sym 142882 $abc$13614$auto$rtlil.cc:1969:NotGate$13512
.sym 142883 $abc$13614$new_n881_
.sym 142886 $abc$13614$new_n886_
.sym 142887 w_uart_send_data[4]
.sym 142888 $abc$13614$new_n881_
.sym 142889 w_fifo_data_out[4]
.sym 142890 $abc$13614$new_n886_
.sym 142891 w_uart_send_data[3]
.sym 142892 $abc$13614$new_n881_
.sym 142893 w_fifo_data_out[3]
.sym 142894 uart.inst_tx.r_txdata[0]
.sym 142895 uart.inst_tx.r_txdata[4]
.sym 142896 uart.inst_tx.r_bitcnt[1]
.sym 142897 $abc$13614$new_n1730_
.sym 142898 $abc$13614$new_n886_
.sym 142899 w_uart_send_data[7]
.sym 142900 $abc$13614$new_n881_
.sym 142901 w_fifo_data_out[7]
.sym 142902 $abc$13614$new_n886_
.sym 142903 w_uart_send_data[0]
.sym 142904 $abc$13614$new_n881_
.sym 142905 w_fifo_data_out[0]
.sym 142906 $abc$13614$new_n886_
.sym 142907 w_uart_send_data[5]
.sym 142908 $abc$13614$new_n881_
.sym 142909 w_fifo_data_out[5]
.sym 142914 uart.inst_tx.r_txdata[2]
.sym 142915 uart.inst_tx.r_txdata[6]
.sym 142916 uart.inst_tx.r_bitcnt[1]
.sym 142917 uart.inst_tx.r_bitcnt[2]
.sym 142918 uart.inst_tx.r_actstate[2]
.sym 142919 uart.inst_tx.r_actstate[0]
.sym 142922 uart.w_txpulse
.sym 142923 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7087_new_inv_
.sym 142924 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5084_new_
.sym 142926 uart.inst_tx.r_actstate[0]
.sym 142927 uart.inst_tx.r_actstate[1]
.sym 142928 uart.inst_tx.r_actstate[2]
.sym 142930 uart.inst_tx.r_actstate[2]
.sym 142931 uart.inst_tx.r_actstate[0]
.sym 142932 uart.inst_tx.r_actstate[1]
.sym 142933 uart.w_txpulse
.sym 142934 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7087_new_inv_
.sym 142935 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5084_new_
.sym 142936 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5199_new_
.sym 142937 uart.w_txpulse
.sym 142942 uart.inst_tx.r_actstate[0]
.sym 142943 uart.inst_tx.r_actstate[1]
.sym 142944 uart.inst_tx.r_actstate[2]
.sym 142946 w_uart_send_valid
.sym 142947 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12079
.sym 142948 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10192[0]_new_
.sym 142949 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10185[1]_new_
.sym 142958 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12061
.sym 142959 uart.inst_tx.r_actstate[1]
.sym 142962 uart.w_txpulse
.sym 142963 uart.inst_tx.r_actstate[2]
.sym 142964 uart.inst_tx.r_actstate[1]
.sym 142965 uart.inst_tx.r_actstate[0]
.sym 142970 uart.inst_tx.r_actstate[2]
.sym 142971 uart.inst_tx.r_actstate[1]
.sym 142974 $abc$13614$techmap$techmap\uart.inst_tx.$shiftx$../../uart/uart_tx.v:77$261.$4\buffer[7:0][0]_new_
.sym 142975 $abc$13614$techmap$techmap\uart.inst_tx.$shiftx$../../uart/uart_tx.v:77$261.$4\buffer[7:0][1]_new_
.sym 142976 uart.inst_tx.r_bitcnt[0]
.sym 142977 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5084_new_
.sym 142994 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10192[0]_new_
.sym 142995 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10192[1]_new_inv_
.sym 143002 w_uart_fsm_recived_data[0]
.sym 143003 $abc$13614$new_n883_
.sym 143004 w_uart_fsm_recived_data[4]
.sym 143005 $abc$13614$new_n884_
.sym 143006 w_uart_fsm_recived_data[4]
.sym 143007 $abc$13614$new_n884_
.sym 143008 w_uart_fsm_recived_data[0]
.sym 143009 $abc$13614$new_n883_
.sym 143014 $abc$13614$new_n921_
.sym 143015 $abc$13614$techmap\uart.inst_rx.$5\r_state[2:0][1]_new_inv_
.sym 143016 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7019_new_
.sym 143017 w_uart_recived_valid
.sym 143018 w_uart_fsm_recived_data[2]
.sym 143019 uart.inst_rx.r_data_bits[2]
.sym 143020 $abc$13614$techmap\uart.inst_rx.$5\r_state[2:0][1]_new_inv_
.sym 143021 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7019_new_
.sym 143022 w_uart_fsm_recived_data[0]
.sym 143023 uart.inst_rx.r_data_bits[0]
.sym 143024 $abc$13614$techmap\uart.inst_rx.$5\r_state[2:0][1]_new_inv_
.sym 143025 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7019_new_
.sym 143026 w_uart_fsm_recived_data[3]
.sym 143027 uart.inst_rx.r_data_bits[3]
.sym 143028 $abc$13614$techmap\uart.inst_rx.$5\r_state[2:0][1]_new_inv_
.sym 143029 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7019_new_
.sym 143030 w_uart_fsm_recived_data[3]
.sym 143031 w_uart_fsm_recived_data[2]
.sym 143032 w_uart_fsm_recived_data[1]
.sym 143034 $abc$13614$new_n921_
.sym 143035 w_uart_fsm_recived_data[0]
.sym 143036 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[0]_new_
.sym 143038 $abc$13614$new_n921_
.sym 143039 w_uart_fsm_recived_data[2]
.sym 143040 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[2]_new_
.sym 143042 $abc$13614$new_n921_
.sym 143043 w_uart_fsm_recived_data[3]
.sym 143044 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[3]_new_
.sym 143046 $abc$13614$new_n921_
.sym 143047 w_uart_fsm_recived_data[1]
.sym 143048 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[1]_new_
.sym 143050 uart.inst_rx.r_data_bits[2]
.sym 143051 uart.inst_rx.r_data_bits[1]
.sym 143052 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 143053 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 143054 w_uart_fsm_recived_data[7]
.sym 143055 uart.inst_rx.r_data_bits[7]
.sym 143056 $abc$13614$techmap\uart.inst_rx.$5\r_state[2:0][1]_new_inv_
.sym 143057 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7019_new_
.sym 143058 w_uart_fsm_recived_data[7]
.sym 143059 w_uart_fsm_recived_data[5]
.sym 143060 w_uart_fsm_recived_data[6]
.sym 143062 w_uart_fsm_recived_data[1]
.sym 143063 uart.inst_rx.r_data_bits[1]
.sym 143064 $abc$13614$techmap\uart.inst_rx.$5\r_state[2:0][1]_new_inv_
.sym 143065 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7019_new_
.sym 143066 $abc$13614$new_n921_
.sym 143067 w_uart_fsm_recived_data[7]
.sym 143068 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[7]_new_
.sym 143070 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 143071 uart.inst_rx.r_data_bits[7]
.sym 143072 $abc$13614$techmap\uart.inst_rx.$5\r_state[2:0][1]_new_inv_
.sym 143073 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 143078 $abc$13614$new_n921_
.sym 143079 uart.inst_rx.r_data_bits[3]
.sym 143080 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1027.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[3]_new_
.sym 143082 $abc$13614$new_n921_
.sym 143083 uart.inst_rx.r_data_bits[7]
.sym 143084 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1027.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[7]_new_
.sym 143086 $abc$13614$new_n921_
.sym 143087 uart.inst_rx.r_data_bits[1]
.sym 143088 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1027.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[1]_new_
.sym 143090 uart.inst_rx.r_data_bits[4]
.sym 143091 uart.inst_rx.r_data_bits[3]
.sym 143092 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 143093 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 143094 $abc$13614$new_n921_
.sym 143095 uart.inst_rx.r_data_bits[0]
.sym 143096 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1027.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[0]_new_
.sym 143106 uart.inst_rx.r_data_bits[1]
.sym 143107 uart.inst_rx.r_data_bits[0]
.sym 143108 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 143109 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 143623 FSM_I2C_FIFO.FSM.r_counterConfig[0]
.sym 143628 FSM_I2C_FIFO.FSM.r_counterConfig[1]
.sym 143632 FSM_I2C_FIFO.FSM.r_counterConfig[2]
.sym 143633 $auto$alumacc.cc:474:replace_alu$3477.C[2]
.sym 143636 FSM_I2C_FIFO.FSM.r_counterConfig[3]
.sym 143637 $auto$alumacc.cc:474:replace_alu$3477.C[3]
.sym 143640 FSM_I2C_FIFO.FSM.r_counterConfig[4]
.sym 143641 $auto$alumacc.cc:474:replace_alu$3477.C[4]
.sym 143644 FSM_I2C_FIFO.FSM.r_counterConfig[5]
.sym 143645 $auto$alumacc.cc:474:replace_alu$3477.C[5]
.sym 143648 FSM_I2C_FIFO.FSM.r_counterConfig[6]
.sym 143649 $auto$alumacc.cc:474:replace_alu$3477.C[6]
.sym 143652 FSM_I2C_FIFO.FSM.r_counterConfig[7]
.sym 143653 $auto$alumacc.cc:474:replace_alu$3477.C[7]
.sym 143654 FSM_I2C_FIFO.FSM.r_counterConfig[3]
.sym 143658 $abc$13614$new_n1260_
.sym 143659 $abc$13614$new_n1259_
.sym 143660 $abc$13614$auto$alumacc.cc:491:replace_alu$3442[7]
.sym 143661 FSM_I2C_FIFO.w_addr_ready
.sym 143662 FSM_I2C_FIFO.FSM.r_counterConfig[1]
.sym 143666 FSM_I2C_FIFO.FSM.r_counterConfig[6]
.sym 143667 FSM_I2C_FIFO.FSM.r_counterConfig[7]
.sym 143668 FSM_I2C_FIFO.FSM.r_counterConfig[4]
.sym 143669 FSM_I2C_FIFO.FSM.r_counterConfig[3]
.sym 143670 $abc$13614$auto$wreduce.cc:455:run$3296[1]_new_
.sym 143671 $abc$13614$auto$wreduce.cc:455:run$3294[3]
.sym 143674 FSM_I2C_FIFO.FSM.r_counterConfig[7]
.sym 143678 FSM_I2C_FIFO.FSM.r_counterConfig[1]
.sym 143679 FSM_I2C_FIFO.FSM.r_counterConfig[2]
.sym 143680 FSM_I2C_FIFO.FSM.r_counterConfig[5]
.sym 143681 FSM_I2C_FIFO.FSM.r_counterConfig[0]
.sym 143682 $abc$13614$auto$wreduce.cc:455:run$3296[1]_new_
.sym 143683 $abc$13614$auto$wreduce.cc:455:run$3294[7]
.sym 143694 $abc$13614$FSM_I2C_FIFO.FSM.i_fifo_full_new_
.sym 143695 FSM_I2C_FIFO.w_data_in_valid
.sym 143696 FSM_I2C_FIFO.fifo.r_state_in[0]
.sym 143697 FSM_I2C_FIFO.fifo.r_state_in[1]
.sym 143702 FSM_I2C_FIFO.fifo.r_state_in[1]
.sym 143703 FSM_I2C_FIFO.fifo.r_state_in[0]
.sym 143704 FSM_I2C_FIFO.w_data_in_valid
.sym 143706 FSM_I2C_FIFO.fifo.r_state_in[1]
.sym 143707 FSM_I2C_FIFO.fifo.r_state_in[0]
.sym 143726 $abc$13614$FSM_I2C_FIFO.FSM.i_fifo_full_new_
.sym 143727 $abc$13614$FSM_I2C_FIFO.FSM.i_ready_in_new_
.sym 143728 FSM_I2C_FIFO.w_data_in_valid
.sym 143754 $abc$13614$new_n978_
.sym 143755 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$7942[1]_new_inv_
.sym 143758 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[7]
.sym 143759 FSM_I2C_FIFO.fifo.fifo_internal.r_addr[7]
.sym 143766 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[2]
.sym 143774 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$7954[1]_new_inv_
.sym 143775 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$7942[7]_new_inv_
.sym 143776 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$7954[2]_new_inv_
.sym 143777 $abc$13614$new_n982_
.sym 143778 FSM_I2C_FIFO.fifo.fifo_internal.w_next_w_addr[7]
.sym 143822 $abc$13614$new_n967_
.sym 143823 FSM_I2C_FIFO.w_data_read_bits[2]
.sym 143824 $abc$13614$new_n965_
.sym 143825 FSM_I2C_FIFO.w_data_in[2]
.sym 143830 FSM_I2C_FIFO.w_data_read_bits[7]
.sym 143831 $abc$13614$new_n967_
.sym 143832 $abc$13614$new_n965_
.sym 143833 FSM_I2C_FIFO.w_data_in[7]
.sym 143834 FSM_I2C_FIFO.w_data_read_bits[0]
.sym 143835 $abc$13614$new_n967_
.sym 143836 $abc$13614$new_n965_
.sym 143837 FSM_I2C_FIFO.w_data_in[0]
.sym 143842 FSM_I2C_FIFO.w_data_read_bits[6]
.sym 143843 $abc$13614$new_n967_
.sym 143844 $abc$13614$new_n965_
.sym 143845 FSM_I2C_FIFO.w_data_in[6]
.sym 143910 uart.inst_tx.r_txdata[1]
.sym 143911 uart.inst_tx.r_txdata[5]
.sym 143912 uart.inst_tx.r_bitcnt[1]
.sym 143913 $abc$13614$new_n1728_
.sym 143914 w_uart_send_valid
.sym 143915 w_uart_send_data[5]
.sym 143918 w_uart_send_valid
.sym 143919 w_uart_send_data[3]
.sym 143922 w_uart_send_valid
.sym 143923 w_uart_send_data[0]
.sym 143926 w_uart_send_valid
.sym 143927 w_uart_send_data[1]
.sym 143930 uart.inst_tx.r_txdata[3]
.sym 143931 uart.inst_tx.r_txdata[7]
.sym 143932 uart.inst_tx.r_bitcnt[1]
.sym 143933 uart.inst_tx.r_bitcnt[2]
.sym 143934 w_uart_send_valid
.sym 143935 w_uart_send_data[7]
.sym 143938 w_uart_send_valid
.sym 143939 w_uart_send_data[4]
.sym 143943 uart.inst_tx.r_bitcnt[0]
.sym 143947 uart.inst_tx.r_bitcnt[1]
.sym 143948 $PACKER_VCC_NET
.sym 143951 uart.inst_tx.r_bitcnt[2]
.sym 143952 $PACKER_VCC_NET
.sym 143953 $auto$alumacc.cc:474:replace_alu$3513.C[2]
.sym 143954 $abc$13614$techmap\uart.inst_tx.$sub$../../uart/uart_tx.v:80$264_Y[2]
.sym 143955 uart.w_txpulse
.sym 143956 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7087_new_inv_
.sym 143957 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12061
.sym 143958 uart.inst_tx.r_bitcnt[2]
.sym 143959 uart.w_txpulse
.sym 143960 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5094_new_
.sym 143961 $abc$13614$new_n903_
.sym 143962 uart.inst_tx.r_bitcnt[0]
.sym 143963 uart.inst_tx.r_bitcnt[1]
.sym 143964 uart.inst_tx.r_bitcnt[2]
.sym 143966 uart.inst_tx.r_actstate[1]
.sym 143967 $abc$13614$new_n1692_
.sym 143968 uart.w_txpulse
.sym 143969 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12061
.sym 143970 uart.inst_tx.r_bitcnt[2]
.sym 143971 uart.w_txpulse
.sym 143972 uart.inst_tx.r_bitcnt[0]
.sym 143973 uart.inst_tx.r_bitcnt[1]
.sym 143974 uart.w_txpulse
.sym 143975 uart.inst_tx.r_bitcnt[0]
.sym 143976 $abc$13614$new_n909_
.sym 143987 uart.inst_tx.r_bitcnt[0]
.sym 143989 $PACKER_VCC_NET
.sym 143994 $abc$13614$techmap\uart.inst_tx.$sub$../../uart/uart_tx.v:80$264_Y[0]
.sym 143995 uart.w_txpulse
.sym 143996 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10192[0]_new_
.sym 143997 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5094_new_
.sym 144002 uart.inst_tx.r_actstate[1]
.sym 144003 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12061
.sym 144054 $abc$13614$new_n921_
.sym 144055 w_uart_fsm_recived_data[4]
.sym 144056 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[4]_new_
.sym 144062 w_uart_fsm_recived_data[4]
.sym 144063 uart.inst_rx.r_data_bits[4]
.sym 144064 $abc$13614$techmap\uart.inst_rx.$5\r_state[2:0][1]_new_inv_
.sym 144065 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7019_new_
.sym 144070 $abc$13614$new_n921_
.sym 144071 w_uart_fsm_recived_data[6]
.sym 144072 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[6]_new_
.sym 144082 w_uart_fsm_recived_data[5]
.sym 144083 uart.inst_rx.r_data_bits[5]
.sym 144084 $abc$13614$techmap\uart.inst_rx.$5\r_state[2:0][1]_new_inv_
.sym 144085 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7019_new_
.sym 144094 w_uart_fsm_recived_data[6]
.sym 144095 uart.inst_rx.r_data_bits[6]
.sym 144096 $abc$13614$techmap\uart.inst_rx.$5\r_state[2:0][1]_new_inv_
.sym 144097 $abc$13614$auto$simplemap.cc:309:simplemap_lut$7019_new_
.sym 144098 $abc$13614$new_n921_
.sym 144099 w_uart_fsm_recived_data[5]
.sym 144100 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[5]_new_
.sym 144102 $abc$13614$new_n921_
.sym 144103 uart.inst_rx.r_data_bits[5]
.sym 144104 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1027.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[5]_new_
.sym 144106 $abc$13614$new_n921_
.sym 144107 uart.inst_rx.r_data_bits[6]
.sym 144108 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1027.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[6]_new_
.sym 144110 $abc$13614$new_n921_
.sym 144111 uart.inst_rx.r_data_bits[4]
.sym 144112 $abc$13614$techmap$techmap\uart.inst_rx.$procmux$1027.$and$/usr/bin/../share/yosys/techmap.v:434$4013_Y[4]_new_
.sym 144118 uart.inst_rx.r_data_bits[7]
.sym 144119 uart.inst_rx.r_data_bits[6]
.sym 144120 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 144121 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 144126 uart.inst_rx.r_data_bits[6]
.sym 144127 uart.inst_rx.r_data_bits[5]
.sym 144128 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 144129 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 144130 uart.inst_rx.r_data_bits[5]
.sym 144131 uart.inst_rx.r_data_bits[4]
.sym 144132 $abc$13614$techmap\uart.inst_rx.$2\r_rxd_valid_flag[0:0]_new_inv_
.sym 144133 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6989_new_
.sym 144658 $abc$13614$auto$wreduce.cc:455:run$3296[1]_new_
.sym 144659 FSM_I2C_FIFO.FSM.r_counterConfig[1]
.sym 144670 FSM_I2C_FIFO.FSM.r_counterConfig[0]
.sym 144671 $abc$13614$auto$wreduce.cc:455:run$3296[1]_new_
.sym 144672 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12760
.sym 144678 $abc$13614$new_n1704_
.sym 144679 FSM_I2C_FIFO.FSM.r_state[1]
.sym 144680 FSM_I2C_FIFO.FSM.r_state[2]
.sym 144681 $abc$13614$new_n1734_
.sym 144686 FSM_I2C_FIFO.FSM.r_state[0]
.sym 144687 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$and$../../FSM_I2C_FIFO/../FSM/FSM.v:268$670_Y_new_
.sym 144688 FSM_I2C_FIFO.FSM.r_nstate[1]
.sym 144689 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$7759_new_inv_
.sym 144690 FSM_I2C_FIFO.FSM.r_state[0]
.sym 144691 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$and$../../FSM_I2C_FIFO/../FSM/FSM.v:268$670_Y_new_
.sym 144692 FSM_I2C_FIFO.FSM.r_state[1]
.sym 144693 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$and$../../FSM_I2C_FIFO/../FSM/FSM.v:182$639_Y_new_
.sym 144694 $abc$13614$new_n1195_
.sym 144695 FSM_I2C_FIFO.FSM.r_nstate[1]
.sym 144696 $abc$13614$new_n1262_
.sym 144698 $abc$13614$new_n1267_
.sym 144699 FSM_I2C_FIFO.FSM.r_state[1]
.sym 144700 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 144701 $abc$13614$new_n1735_
.sym 144706 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 144707 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$7759_new_inv_
.sym 144710 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 144711 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$7759_new_inv_
.sym 144714 $abc$13614$new_n1262_
.sym 144715 FSM_I2C_FIFO.FSM.r_state[1]
.sym 144716 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$and$../../FSM_I2C_FIFO/../FSM/FSM.v:268$670_Y_new_
.sym 144717 FSM_I2C_FIFO.FSM.r_state[0]
.sym 144718 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 144719 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 144720 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$and$../../FSM_I2C_FIFO/../FSM/FSM.v:268$670_Y_new_
.sym 144722 FSM_I2C_FIFO.FSM.r_state[2]
.sym 144723 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$and$../../FSM_I2C_FIFO/../FSM/FSM.v:182$639_Y_new_
.sym 144724 $abc$13614$new_n1750_
.sym 144725 $abc$13614$new_n1737_
.sym 144726 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$and$../../FSM_I2C_FIFO/../FSM/FSM.v:182$639_Y_new_
.sym 144727 $abc$13614$new_n1257_
.sym 144728 $abc$13614$new_n1261_
.sym 144729 $abc$13614$auto$rtlil.cc:1969:NotGate$13532
.sym 144734 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$7759_new_inv_
.sym 144735 FSM_I2C_FIFO.FSM.r_nstate[0]
.sym 144736 FSM_I2C_FIFO.FSM.r_state[0]
.sym 144737 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 144738 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 144739 $abc$13614$new_n1262_
.sym 144740 FSM_I2C_FIFO.FSM.r_nstate[2]
.sym 144741 FSM_I2C_FIFO.FSM.r_state[2]
.sym 144774 FSM_I2C_FIFO.FSM.r_state[0]
.sym 144775 FSM_I2C_FIFO.FSM.r_state[1]
.sym 144776 FSM_I2C_FIFO.FSM.r_state[2]
.sym 144777 FSM_I2C_FIFO.w_data_in_valid
.sym 144778 $abc$13614$FSM_I2C_FIFO.FSM.i_fifo_full_new_
.sym 144779 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[3]
.sym 144780 $abc$13614$new_n984_
.sym 144781 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1481.$and$/usr/bin/../share/yosys/techmap.v:434$4750_Y_new_
.sym 144786 $abc$13614$auto$fsm_map.cc:102:implement_pattern_cache$3573_new_inv_
.sym 144787 FSM_I2C_FIFO.w_data_in_valid
.sym 144788 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[3]
.sym 144789 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 144790 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$7942[1]_new_inv_
.sym 144791 $abc$13614$new_n978_
.sym 144792 $abc$13614$FSM_I2C_FIFO.FSM.i_ready_in_new_
.sym 144793 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[4]
.sym 144802 $abc$13614$auto$wreduce.cc:455:run$3296[1]_new_
.sym 144803 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$7759_new_inv_
.sym 144806 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 144807 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[4]
.sym 144810 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1501.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4011_Y_new_inv_
.sym 144811 FSM_I2C_FIFO.FSM.r_state[2]
.sym 144812 FSM_I2C_FIFO.FSM.r_state[0]
.sym 144813 FSM_I2C_FIFO.FSM.r_state[1]
.sym 144826 FSM_I2C_FIFO.FSM.r_state[1]
.sym 144827 FSM_I2C_FIFO.FSM.r_state[0]
.sym 144828 FSM_I2C_FIFO.FSM.r_state[2]
.sym 144842 FSM_I2C_FIFO.w_data_read_bits[1]
.sym 144843 $abc$13614$new_n967_
.sym 144844 $abc$13614$new_n965_
.sym 144845 FSM_I2C_FIFO.w_data_in[1]
.sym 144850 FSM_I2C_FIFO.w_data_read_bits[3]
.sym 144851 $abc$13614$new_n967_
.sym 144852 $abc$13614$new_n965_
.sym 144853 FSM_I2C_FIFO.w_data_in[3]
.sym 144858 FSM_I2C_FIFO.w_data_read_bits[4]
.sym 144859 $abc$13614$new_n967_
.sym 144860 $abc$13614$new_n965_
.sym 144861 FSM_I2C_FIFO.w_data_in[4]
.sym 144866 FSM_I2C_FIFO.w_data_read_bits[5]
.sym 144867 $abc$13614$new_n967_
.sym 144868 $abc$13614$new_n965_
.sym 144869 FSM_I2C_FIFO.w_data_in[5]
.sym 144890 FSM_I2C_FIFO.w_data_read_bits[0]
.sym 144891 FSM_I2C_FIFO.w_data_read_bits[1]
.sym 144892 FSM_I2C_FIFO.w_data_read_bits[3]
.sym 144893 FSM_I2C_FIFO.w_data_read_bits[4]
.sym 144894 $abc$13614$new_n1055_
.sym 144895 $abc$13614$new_n1056_
.sym 144898 FSM_I2C_FIFO.w_data_read_bits[5]
.sym 144899 FSM_I2C_FIFO.w_data_read_bits[6]
.sym 144900 FSM_I2C_FIFO.w_data_read_bits[7]
.sym 144901 FSM_I2C_FIFO.w_data_read_bits[2]
.sym 144902 FSM_I2C_FIFO.i2c_master.r_odata_latch[1]
.sym 144906 FSM_I2C_FIFO.i2c_master.r_odata_latch[6]
.sym 144910 FSM_I2C_FIFO.i2c_master.r_odata_latch[4]
.sym 144914 FSM_I2C_FIFO.i2c_master.r_odata_latch[7]
.sym 144918 FSM_I2C_FIFO.i2c_master.r_odata_latch[0]
.sym 144922 FSM_I2C_FIFO.i2c_master.r_odata_latch[5]
.sym 144926 FSM_I2C_FIFO.i2c_master.r_odata_latch[3]
.sym 144930 FSM_I2C_FIFO.i2c_master.r_odata_latch[2]
.sym 145034 $abc$13614$new_n1284_
.sym 145035 FSM_I2C_FIFO.i2c_master.r_odata_latch[5]
.sym 145036 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2088.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 145038 FSM_I2C_FIFO.i2c_master.r_odata_latch[4]
.sym 145039 FSM_I2C_FIFO.w_sda_i
.sym 145040 $abc$13614$new_n1294_
.sym 145041 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 145042 FSM_I2C_FIFO.i2c_master.r_odata_latch[3]
.sym 145043 FSM_I2C_FIFO.w_sda_i
.sym 145044 $abc$13614$new_n1298_
.sym 145045 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 145046 $abc$13614$new_n1284_
.sym 145047 FSM_I2C_FIFO.i2c_master.r_odata_latch[4]
.sym 145048 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2117.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 145054 FSM_I2C_FIFO.i2c_master.r_odata_latch[5]
.sym 145055 FSM_I2C_FIFO.w_sda_i
.sym 145056 $abc$13614$new_n1291_
.sym 145057 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 145058 $abc$13614$new_n1284_
.sym 145059 FSM_I2C_FIFO.i2c_master.r_odata_latch[3]
.sym 145060 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2147.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 145062 FSM_I2C_FIFO.i2c_master.r_odata_latch[2]
.sym 145063 FSM_I2C_FIFO.w_sda_i
.sym 145064 $abc$13614$new_n1302_
.sym 145065 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 145066 $abc$13614$new_n1284_
.sym 145067 FSM_I2C_FIFO.i2c_master.r_odata_latch[0]
.sym 145068 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2243.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 145070 FSM_I2C_FIFO.i2c_master.r_odata_latch[1]
.sym 145071 FSM_I2C_FIFO.w_sda_i
.sym 145072 $abc$13614$new_n1305_
.sym 145073 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 145074 FSM_I2C_FIFO.i2c_master.r_odata_latch[6]
.sym 145075 FSM_I2C_FIFO.w_sda_i
.sym 145076 $abc$13614$new_n1311_
.sym 145077 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 145078 $abc$13614$new_n1284_
.sym 145079 FSM_I2C_FIFO.i2c_master.r_odata_latch[2]
.sym 145080 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2178.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 145082 $abc$13614$new_n1284_
.sym 145083 FSM_I2C_FIFO.i2c_master.r_odata_latch[1]
.sym 145084 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2210.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 145086 FSM_I2C_FIFO.i2c_master.r_odata_latch[0]
.sym 145087 FSM_I2C_FIFO.w_sda_i
.sym 145088 $abc$13614$new_n1308_
.sym 145089 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 145090 $abc$13614$new_n1284_
.sym 145091 FSM_I2C_FIFO.i2c_master.r_odata_latch[6]
.sym 145092 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2277.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 145714 FSM_I2C_FIFO.FSM.r_state[1]
.sym 145715 FSM_I2C_FIFO.FSM.r_state[2]
.sym 145730 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12961
.sym 145731 FSM_I2C_FIFO.FSM.r_nstate[1]
.sym 145734 FSM_I2C_FIFO.FSM.r_counterAck[4]
.sym 145738 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12961
.sym 145739 FSM_I2C_FIFO.FSM.r_nstate[2]
.sym 145742 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12961
.sym 145743 FSM_I2C_FIFO.FSM.r_nstate[0]
.sym 145749 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 145750 FSM_I2C_FIFO.FSM.r_state[2]
.sym 145751 FSM_I2C_FIFO.FSM.r_state[1]
.sym 145752 FSM_I2C_FIFO.FSM.r_state[0]
.sym 145754 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6712[1]_new_
.sym 145755 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6712[0]_new_
.sym 145756 $abc$13614$auto$alumacc.cc:491:replace_alu$3451[7]
.sym 145757 FSM_I2C_FIFO.w_addr_ready
.sym 145767 $auto$alumacc.cc:474:replace_alu$3449.C[2]
.sym 145772 $abc$13614$auto$alumacc.cc:474:replace_alu$3449.BB[2]
.sym 145775 $PACKER_VCC_NET
.sym 145776 $abc$13614$auto$alumacc.cc:474:replace_alu$3449.BB[3]
.sym 145779 $PACKER_VCC_NET
.sym 145780 $abc$13614$auto$alumacc.cc:474:replace_alu$3449.BB[4]
.sym 145784 $abc$13614$auto$alumacc.cc:474:replace_alu$3449.BB[5]
.sym 145788 $abc$13614$auto$alumacc.cc:474:replace_alu$3449.BB[6]
.sym 145792 $abc$13614$auto$alumacc.cc:474:replace_alu$3449.BB[7]
.sym 145797 $nextpnr_ICESTORM_LC_10$I3
.sym 145798 FSM_I2C_FIFO.FSM.r_counterAck[7]
.sym 145806 FSM_I2C_FIFO.FSM.r_counterAck[5]
.sym 145807 FSM_I2C_FIFO.FSM.r_counterAck[6]
.sym 145808 FSM_I2C_FIFO.FSM.r_counterAck[7]
.sym 145809 FSM_I2C_FIFO.FSM.r_counterAck[4]
.sym 145810 FSM_I2C_FIFO.FSM.r_counterAck[6]
.sym 145814 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[0]
.sym 145815 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[4]
.sym 145818 FSM_I2C_FIFO.FSM.r_counterAck[5]
.sym 145822 FSM_I2C_FIFO.FSM.r_counterAck[2]
.sym 145826 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 145827 $abc$13614$auto$wreduce.cc:455:run$3293[6]
.sym 145830 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 145831 $abc$13614$new_n1045_
.sym 145832 $abc$13614$new_n1218_
.sym 145833 $abc$13614$new_n1217_
.sym 145842 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 145843 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$procmux$1971_Y[6]_new_inv_
.sym 145844 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5719_Y[6]_new_
.sym 145845 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5718_Y[6]_new_
.sym 145846 $abc$13614$new_n1195_
.sym 145847 $abc$13614$new_n1218_
.sym 145848 $abc$13614$new_n1217_
.sym 145849 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 145854 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 145855 FSM_I2C_FIFO.FSM.r_counterAck[6]
.sym 145858 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 145859 FSM_I2C_FIFO.FSM.r_counterAck[6]
.sym 145860 $abc$13614$new_n1217_
.sym 145861 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 145862 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 145863 FSM_I2C_FIFO.FSM.r_counterAck[2]
.sym 145864 $abc$13614$new_n1252_
.sym 145865 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 145866 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 145867 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$procmux$1971_Y[2]_new_inv_
.sym 145868 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5719_Y[2]_new_
.sym 145869 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5718_Y[2]_new_
.sym 145870 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 145871 $abc$13614$new_n1045_
.sym 145872 $abc$13614$new_n1253_
.sym 145873 $abc$13614$new_n1252_
.sym 145886 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 145887 FSM_I2C_FIFO.FSM.r_counterAck[2]
.sym 145890 $abc$13614$new_n1195_
.sym 145891 $abc$13614$new_n1253_
.sym 145892 $abc$13614$new_n1252_
.sym 145893 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 145902 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 145903 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 145904 $abc$13614$new_n1115_
.sym 145930 FSM_I2C_FIFO.w_data_write_bits[0]
.sym 145931 $abc$13614$new_n1117_
.sym 145932 $abc$13614$new_n1122_
.sym 145933 $abc$13614$new_n1120_
.sym 145942 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 145943 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 145954 FSM_I2C_FIFO.w_data_write_bits[3]
.sym 145955 $abc$13614$new_n1117_
.sym 145956 $abc$13614$new_n1122_
.sym 145957 $abc$13614$new_n1115_
.sym 145958 FSM_I2C_FIFO.w_addr_bits[4]
.sym 145959 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 145960 $abc$13614$new_n1174_
.sym 145974 FSM_I2C_FIFO.w_addr_bits[3]
.sym 145975 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 145976 $abc$13614$new_n1174_
.sym 145982 $abc$13614$new_n1183_
.sym 145983 FSM_I2C_FIFO.FSM.r_state[2]
.sym 145984 $abc$13614$new_n1171_
.sym 145986 $abc$13614$new_n1185_
.sym 145987 FSM_I2C_FIFO.FSM.r_state[2]
.sym 145988 $abc$13614$new_n1171_
.sym 145990 FSM_I2C_FIFO.w_addr_bits[1]
.sym 146002 FSM_I2C_FIFO.w_addr_bits[3]
.sym 146006 FSM_I2C_FIFO.w_addr_bits[4]
.sym 146014 FSM_I2C_FIFO.i2c_master.r_addr_latch[1]
.sym 146015 FSM_I2C_FIFO.i2c_master.r_addr_latch[3]
.sym 146016 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 146017 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 146022 FSM_I2C_FIFO.i2c_master.r_idata_latch[0]
.sym 146023 FSM_I2C_FIFO.i2c_master.r_idata_latch[3]
.sym 146024 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 146025 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 146034 FSM_I2C_FIFO.w_data_write_bits[3]
.sym 146042 FSM_I2C_FIFO.w_data_write_bits[0]
.sym 146058 FSM_I2C_FIFO.i2c_master.r_odata_latch[7]
.sym 146059 FSM_I2C_FIFO.w_sda_i
.sym 146060 $abc$13614$new_n1286_
.sym 146061 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 146062 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 146063 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6725_new_inv_
.sym 146064 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 146065 $abc$13614$new_n1287_
.sym 146066 $abc$13614$new_n1284_
.sym 146067 FSM_I2C_FIFO.i2c_master.r_odata_latch[7]
.sym 146068 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2061.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 146070 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6725_new_inv_
.sym 146071 $abc$13614$new_n1299_
.sym 146072 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 146073 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 146078 $abc$13614$new_n1287_
.sym 146079 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6725_new_inv_
.sym 146080 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 146081 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 146086 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 146087 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6725_new_inv_
.sym 146088 $abc$13614$new_n1287_
.sym 146089 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 146090 FSM_I2C_FIFO.w_data_write_bits[7]
.sym 146094 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 146095 $abc$13614$new_n1299_
.sym 146096 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6725_new_inv_
.sym 146097 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 146098 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6110[1]_new_
.sym 146099 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6725_new_inv_
.sym 146100 $abc$13614$new_n1299_
.sym 146102 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 146103 $abc$13614$new_n1299_
.sym 146104 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 146105 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6725_new_inv_
.sym 146106 FSM_I2C_FIFO.w_data_write_bits[5]
.sym 146110 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6110[1]_new_
.sym 146111 $abc$13614$new_n1287_
.sym 146112 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6725_new_inv_
.sym 146114 FSM_I2C_FIFO.i2c_master.r_idata_latch[5]
.sym 146115 FSM_I2C_FIFO.i2c_master.r_idata_latch[7]
.sym 146116 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 146117 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 146122 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 146123 $abc$13614$new_n991_
.sym 146124 $abc$13614$new_n1372_
.sym 146126 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 146127 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 146143 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 146145 $PACKER_VCC_NET
.sym 146146 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6924_new_
.sym 146147 $abc$13614$auto$wreduce.cc:455:run$3304[0]
.sym 146148 $abc$13614$new_n1366_
.sym 146149 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10967
.sym 146726 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 146727 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$procmux$1971_Y[4]_new_inv_
.sym 146728 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5719_Y[4]_new_
.sym 146729 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5718_Y[4]_new_
.sym 146730 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 146731 $abc$13614$new_n1045_
.sym 146732 $abc$13614$new_n1200_
.sym 146733 $abc$13614$new_n1199_
.sym 146734 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 146735 FSM_I2C_FIFO.FSM.r_counterAck[4]
.sym 146742 FSM_I2C_FIFO.FSM.r_state[1]
.sym 146743 FSM_I2C_FIFO.FSM.r_state[2]
.sym 146746 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 146747 FSM_I2C_FIFO.FSM.r_counterAck[4]
.sym 146748 $abc$13614$new_n1199_
.sym 146749 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 146750 $abc$13614$new_n1195_
.sym 146751 $abc$13614$new_n1200_
.sym 146752 $abc$13614$new_n1199_
.sym 146753 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 146758 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 146759 FSM_I2C_FIFO.FSM.r_counterAck[3]
.sym 146760 $abc$13614$new_n1192_
.sym 146761 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 146762 $abc$13614$new_n1195_
.sym 146763 $abc$13614$new_n1193_
.sym 146764 $abc$13614$new_n1192_
.sym 146765 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 146770 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 146771 $abc$13614$new_n1045_
.sym 146772 $abc$13614$new_n1193_
.sym 146773 $abc$13614$new_n1192_
.sym 146774 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 146775 $abc$13614$auto$wreduce.cc:455:run$3293[4]
.sym 146778 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 146779 FSM_I2C_FIFO.FSM.r_counterAck[3]
.sym 146782 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 146783 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$procmux$1971_Y[3]_new_inv_
.sym 146784 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5719_Y[3]_new_
.sym 146785 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5718_Y[3]_new_
.sym 146786 FSM_I2C_FIFO.FSM.r_state[1]
.sym 146787 FSM_I2C_FIFO.FSM.r_state[2]
.sym 146788 FSM_I2C_FIFO.FSM.r_state[0]
.sym 146790 FSM_I2C_FIFO.FSM.r_state[2]
.sym 146798 FSM_I2C_FIFO.FSM.r_state[0]
.sym 146799 FSM_I2C_FIFO.FSM.r_state[2]
.sym 146800 FSM_I2C_FIFO.FSM.r_state[1]
.sym 146802 FSM_I2C_FIFO.FSM.r_counterAck[1]
.sym 146806 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 146807 $abc$13614$auto$wreduce.cc:455:run$3293[3]
.sym 146810 FSM_I2C_FIFO.FSM.r_counterAck[3]
.sym 146817 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 146818 FSM_I2C_FIFO.FSM.r_counterAck[1]
.sym 146819 FSM_I2C_FIFO.FSM.r_counterAck[2]
.sym 146820 FSM_I2C_FIFO.FSM.r_counterAck[0]
.sym 146821 FSM_I2C_FIFO.FSM.r_counterAck[3]
.sym 146823 FSM_I2C_FIFO.FSM.r_counterAck[0]
.sym 146828 FSM_I2C_FIFO.FSM.r_counterAck[1]
.sym 146832 FSM_I2C_FIFO.FSM.r_counterAck[2]
.sym 146833 $auto$alumacc.cc:474:replace_alu$3474.C[2]
.sym 146836 FSM_I2C_FIFO.FSM.r_counterAck[3]
.sym 146837 $auto$alumacc.cc:474:replace_alu$3474.C[3]
.sym 146840 FSM_I2C_FIFO.FSM.r_counterAck[4]
.sym 146841 $auto$alumacc.cc:474:replace_alu$3474.C[4]
.sym 146844 FSM_I2C_FIFO.FSM.r_counterAck[5]
.sym 146845 $auto$alumacc.cc:474:replace_alu$3474.C[5]
.sym 146848 FSM_I2C_FIFO.FSM.r_counterAck[6]
.sym 146849 $auto$alumacc.cc:474:replace_alu$3474.C[6]
.sym 146852 FSM_I2C_FIFO.FSM.r_counterAck[7]
.sym 146853 $auto$alumacc.cc:474:replace_alu$3474.C[7]
.sym 146854 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 146855 $abc$13614$auto$wreduce.cc:455:run$3293[7]
.sym 146858 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 146859 FSM_I2C_FIFO.FSM.r_counterAck[5]
.sym 146862 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 146863 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$procmux$1971_Y[5]_new_inv_
.sym 146864 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5719_Y[5]_new_
.sym 146865 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5718_Y[5]_new_
.sym 146866 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 146867 $abc$13614$auto$wreduce.cc:455:run$3293[2]
.sym 146870 $abc$13614$new_n1195_
.sym 146871 $abc$13614$new_n1212_
.sym 146872 $abc$13614$new_n1211_
.sym 146873 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 146874 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 146875 FSM_I2C_FIFO.FSM.r_counterAck[5]
.sym 146876 $abc$13614$new_n1211_
.sym 146877 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 146878 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 146879 $abc$13614$new_n1045_
.sym 146880 $abc$13614$new_n1212_
.sym 146881 $abc$13614$new_n1211_
.sym 146882 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 146883 $abc$13614$auto$wreduce.cc:455:run$3293[5]
.sym 146886 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 146887 $abc$13614$new_n1045_
.sym 146888 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 146890 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 146891 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$procmux$1971_Y[7]_new_inv_
.sym 146892 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5719_Y[7]_new_
.sym 146893 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5718_Y[7]_new_
.sym 146894 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 146895 FSM_I2C_FIFO.FSM.r_counterAck[7]
.sym 146896 $abc$13614$new_n1223_
.sym 146897 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 146902 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 146903 FSM_I2C_FIFO.FSM.r_counterAck[7]
.sym 146906 $abc$13614$new_n1195_
.sym 146907 $abc$13614$new_n1224_
.sym 146908 $abc$13614$new_n1223_
.sym 146909 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 146914 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 146915 $abc$13614$new_n1045_
.sym 146916 $abc$13614$new_n1224_
.sym 146917 $abc$13614$new_n1223_
.sym 146918 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 146919 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 146920 FSM_I2C_FIFO.FSM.r_get_decimal_fraction
.sym 146933 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 146946 FSM_I2C_FIFO.FSM.r_get_decimal_fraction
.sym 146950 $abc$13614$new_n1117_
.sym 146951 FSM_I2C_FIFO.w_data_write_bits[1]
.sym 146952 $abc$13614$new_n1120_
.sym 146954 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3184_new_inv_
.sym 146955 $abc$13614$new_n1125_
.sym 146956 $abc$13614$new_n1180_
.sym 146958 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 146959 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 146960 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3192_new_inv_
.sym 146962 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3192_new_inv_
.sym 146963 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3184_new_inv_
.sym 146964 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 146966 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 146967 FSM_I2C_FIFO.w_addr_bits[7]
.sym 146968 $abc$13614$new_n1177_
.sym 146969 FSM_I2C_FIFO.FSM.r_state[2]
.sym 146974 $abc$13614$new_n1180_
.sym 146975 $abc$13614$new_n1125_
.sym 146976 FSM_I2C_FIFO.w_addr_bits[0]
.sym 146977 $abc$13614$new_n1171_
.sym 146978 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3192_new_inv_
.sym 146979 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 146982 $abc$13614$new_n1187_
.sym 146983 FSM_I2C_FIFO.FSM.r_state[2]
.sym 146984 $abc$13614$new_n1171_
.sym 146986 $abc$13614$new_n1179_
.sym 146987 FSM_I2C_FIFO.w_addr_bits[1]
.sym 146990 FSM_I2C_FIFO.w_addr_bits[2]
.sym 146991 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 146992 $abc$13614$new_n1174_
.sym 146994 $abc$13614$new_n1179_
.sym 146995 FSM_I2C_FIFO.w_addr_bits[5]
.sym 146998 $abc$13614$new_n1179_
.sym 146999 FSM_I2C_FIFO.w_addr_bits[6]
.sym 147014 FSM_I2C_FIFO.w_addr_bits[7]
.sym 147018 FSM_I2C_FIFO.w_addr_bits[2]
.sym 147022 FSM_I2C_FIFO.i2c_master.r_addr_latch[0]
.sym 147023 FSM_I2C_FIFO.i2c_master.r_addr_latch[2]
.sym 147024 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 147025 $abc$13614$new_n1717_
.sym 147026 FSM_I2C_FIFO.w_addr_bits[0]
.sym 147030 FSM_I2C_FIFO.w_addr_bits[5]
.sym 147034 FSM_I2C_FIFO.i2c_master.r_addr_latch[6]
.sym 147035 FSM_I2C_FIFO.i2c_master.r_addr_latch[4]
.sym 147036 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 147037 $abc$13614$new_n1712_
.sym 147038 FSM_I2C_FIFO.w_addr_bits[6]
.sym 147042 FSM_I2C_FIFO.i2c_master.r_addr_latch[5]
.sym 147043 FSM_I2C_FIFO.i2c_master.r_addr_latch[7]
.sym 147044 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 147045 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 147046 $abc$13614$new_n1740_
.sym 147047 $abc$13614$new_n1339_
.sym 147048 $abc$13614$new_n1742_
.sym 147049 FSM_I2C_FIFO.i2c_master.r_bit_cntr[2]
.sym 147050 $abc$13614$new_n1718_
.sym 147051 $abc$13614$new_n1713_
.sym 147052 $abc$13614$new_n1326_
.sym 147053 FSM_I2C_FIFO.i2c_master.r_bit_cntr[2]
.sym 147062 FSM_I2C_FIFO.w_data_write_bits[1]
.sym 147074 FSM_I2C_FIFO.i2c_master.r_idata_latch[2]
.sym 147075 FSM_I2C_FIFO.i2c_master.r_idata_latch[1]
.sym 147076 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 147077 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 147078 FSM_I2C_FIFO.i2c_master.r_bit_cntr[2]
.sym 147079 FSM_I2C_FIFO.i2c_master.r_bit_cntr[3]
.sym 147080 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 147081 FSM_I2C_FIFO.w_scl_i
.sym 147086 FSM_I2C_FIFO.i2c_master.r_idata_latch[4]
.sym 147087 FSM_I2C_FIFO.i2c_master.r_idata_latch[6]
.sym 147088 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 147089 $abc$13614$new_n1741_
.sym 147094 FSM_I2C_FIFO.w_data_write_bits[4]
.sym 147102 FSM_I2C_FIFO.w_data_write_bits[6]
.sym 147111 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 147115 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 147116 $PACKER_VCC_NET
.sym 147119 FSM_I2C_FIFO.i2c_master.r_bit_cntr[2]
.sym 147120 $PACKER_VCC_NET
.sym 147121 $auto$alumacc.cc:474:replace_alu$3489.C[2]
.sym 147123 FSM_I2C_FIFO.i2c_master.r_bit_cntr[3]
.sym 147124 $PACKER_VCC_NET
.sym 147125 $auto$alumacc.cc:474:replace_alu$3489.C[3]
.sym 147126 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 147127 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 147128 FSM_I2C_FIFO.i2c_master.r_bit_cntr[2]
.sym 147129 FSM_I2C_FIFO.i2c_master.r_bit_cntr[3]
.sym 147130 $abc$13614$new_n1117_
.sym 147131 FSM_I2C_FIFO.w_data_write_bits[7]
.sym 147134 $abc$13614$new_n1117_
.sym 147135 FSM_I2C_FIFO.w_data_write_bits[5]
.sym 147138 FSM_I2C_FIFO.i2c_master.r_bit_cntr[3]
.sym 147139 FSM_I2C_FIFO.i2c_master.r_bit_cntr[2]
.sym 147140 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 147141 FSM_I2C_FIFO.w_scl_i
.sym 147142 $abc$13614$auto$wreduce.cc:455:run$3301[1]_new_
.sym 147143 $abc$13614$new_n991_
.sym 147146 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3288_new_inv_
.sym 147147 $abc$13614$new_n1366_
.sym 147148 $abc$13614$auto$wreduce.cc:455:run$3304[3]
.sym 147150 $abc$13614$new_n991_
.sym 147151 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10967
.sym 147152 FSM_I2C_FIFO.i2c_master.r_bit_cntr[3]
.sym 147153 $abc$13614$new_n1365_
.sym 147154 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6924_new_
.sym 147155 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3288_new_inv_
.sym 147158 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6924_new_
.sym 147159 $abc$13614$auto$wreduce.cc:455:run$3304[2]
.sym 147160 $abc$13614$new_n1366_
.sym 147161 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10967
.sym 147162 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6924_new_
.sym 147163 FSM_I2C_FIFO.i2c_master.r_bit_cntr[0]
.sym 147164 $abc$13614$new_n991_
.sym 147165 FSM_I2C_FIFO.i2c_master.r_bit_cntr[1]
.sym 147166 $abc$13614$new_n1370_
.sym 147167 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10967
.sym 147170 FSM_I2C_FIFO.i2c_master.r_bit_cntr[2]
.sym 147171 $abc$13614$new_n991_
.sym 147172 $abc$13614$new_n1368_
.sym 147754 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 147755 $abc$13614$new_n1045_
.sym 147756 $abc$13614$new_n1195_
.sym 147757 FSM_I2C_FIFO.FSM.r_state[0]
.sym 147758 $abc$13614$new_n1701_
.sym 147759 FSM_I2C_FIFO.FSM.r_counterAck[0]
.sym 147760 FSM_I2C_FIFO.FSM.r_counterAck[1]
.sym 147761 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 147762 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 147763 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 147764 FSM_I2C_FIFO.FSM.r_state[2]
.sym 147765 FSM_I2C_FIFO.FSM.r_state[1]
.sym 147766 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 147767 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 147768 FSM_I2C_FIFO.FSM.r_counterAck[1]
.sym 147774 $abc$13614$new_n1700_
.sym 147775 $abc$13614$new_n1249_
.sym 147776 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 147777 $abc$13614$new_n1702_
.sym 147783 $PACKER_VCC_NET
.sym 147784 FSM_I2C_FIFO.FSM.r_counterAck[0]
.sym 147786 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 147787 $abc$13614$new_n1045_
.sym 147788 $abc$13614$new_n1206_
.sym 147789 $abc$13614$new_n1205_
.sym 147790 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 147791 $abc$13614$auto$wreduce.cc:455:run$3293[0]
.sym 147794 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 147795 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 147796 $abc$13614$new_n1095_
.sym 147797 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 147798 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 147799 FSM_I2C_FIFO.FSM.r_counterAck[0]
.sym 147800 $abc$13614$new_n1205_
.sym 147801 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 147802 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 147803 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$procmux$1971_Y[0]_new_inv_
.sym 147804 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5719_Y[0]_new_
.sym 147805 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1973.$and$/usr/bin/../share/yosys/techmap.v:434$5718_Y[0]_new_
.sym 147806 $abc$13614$new_n1195_
.sym 147807 $abc$13614$new_n1206_
.sym 147808 $abc$13614$new_n1205_
.sym 147809 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 147810 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12745_new_
.sym 147811 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3278_new_inv_
.sym 147814 FSM_I2C_FIFO.FSM.r_prev_nak
.sym 147815 FSM_I2C_FIFO.w_nak
.sym 147822 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[3]
.sym 147823 FSM_I2C_FIFO.w_addr_ready
.sym 147824 FSM_I2C_FIFO.FSM.r_prev_nak
.sym 147825 FSM_I2C_FIFO.w_nak
.sym 147826 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 147827 FSM_I2C_FIFO.FSM.r_counterAck[0]
.sym 147834 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 147838 FSM_I2C_FIFO.w_nak
.sym 147839 FSM_I2C_FIFO.FSM.r_prev_nak
.sym 147840 FSM_I2C_FIFO.FSM.r_state[2]
.sym 147846 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[0]
.sym 147847 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[8]
.sym 147850 $abc$13614$new_n1062_
.sym 147851 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[8]
.sym 147852 $abc$13614$new_n1099_
.sym 147853 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$7759_new_inv_
.sym 147854 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[0]
.sym 147855 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[3]
.sym 147858 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 147859 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$7759_new_inv_
.sym 147860 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6471[1]_new_inv_
.sym 147862 FSM_I2C_FIFO.w_nak
.sym 147863 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[3]
.sym 147864 FSM_I2C_FIFO.w_addr_ready
.sym 147870 $abc$13614$techmap\FSM_I2C_FIFO.FSM.$0\r_prev_nak[0:0]
.sym 147871 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 147874 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 147875 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6471[1]_new_inv_
.sym 147876 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 147902 FSM_I2C_FIFO.FSM.r_state[1]
.sym 147903 FSM_I2C_FIFO.FSM.r_state[0]
.sym 147904 FSM_I2C_FIFO.FSM.r_state[2]
.sym 147918 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 147919 FSM_I2C_FIFO.FSM.r_state[2]
.sym 147920 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 147921 FSM_I2C_FIFO.w_data_write_bits[2]
.sym 147930 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[2]
.sym 147931 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 147932 $abc$13614$new_n1113_
.sym 147933 $abc$13614$new_n1115_
.sym 147942 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[1]
.sym 147946 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 147947 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[1]
.sym 147948 FSM_I2C_FIFO.FSM.r_state[2]
.sym 147958 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[1]
.sym 147959 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[2]
.sym 147962 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[5]
.sym 147963 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[1]
.sym 147966 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[2]
.sym 147967 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 147968 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3262_new_inv_
.sym 147969 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 147970 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3262_new_inv_
.sym 147971 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 147974 $abc$13614$new_n1118_
.sym 147975 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 147978 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[6]
.sym 147979 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 147980 FSM_I2C_FIFO.w_data_write_valid
.sym 147982 $abc$13614$new_n1169_
.sym 147983 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 147984 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3262_new_inv_
.sym 147985 $abc$13614$techmap$techmap\FSM_I2C_FIFO.FSM.$procmux$1519.$and$/usr/bin/../share/yosys/techmap.v:434$4751_Y_new_
.sym 147986 FSM_I2C_FIFO.w_start
.sym 147987 FSM_I2C_FIFO.w_addr_valid
.sym 147990 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3262_new_inv_
.sym 147991 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3184_new_inv_
.sym 147994 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[6]
.sym 147995 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 147996 FSM_I2C_FIFO.w_addr_valid
.sym 147998 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[2]
.sym 147999 $abc$13614$new_n1169_
.sym 148000 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 148001 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 148002 $abc$13614$new_n1173_
.sym 148003 $abc$13614$new_n1174_
.sym 148004 FSM_I2C_FIFO.FSM.r_state[2]
.sym 148005 $abc$13614$new_n1171_
.sym 148009 FSM_I2C_FIFO.i2c_master.r_addr_latch[0]
.sym 148014 $abc$13614$new_n989_
.sym 148015 FSM_I2C_FIFO.w_data_write_ready
.sym 148016 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3286_new_inv_
.sym 148017 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2528.$and$/usr/bin/../share/yosys/techmap.v:434$3998_Y_new_
.sym 148020 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$10991
.sym 148030 FSM_I2C_FIFO.w_data_write_valid
.sym 148031 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 148032 FSM_I2C_FIFO.w_data_write_ready
.sym 148038 $abc$13614$new_n989_
.sym 148039 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 148042 $abc$13614$new_n991_
.sym 148043 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 148046 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 148047 FSM_I2C_FIFO.w_data_write_valid
.sym 148048 FSM_I2C_FIFO.w_data_write_ready
.sym 148050 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6787_new_
.sym 148051 $abc$13614$new_n1128_
.sym 148052 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5272_new_
.sym 148053 $abc$13614$new_n989_
.sym 148054 FSM_I2C_FIFO.w_data_write_bits[2]
.sym 148058 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 148059 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[1]_new_
.sym 148060 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5272_new_
.sym 148062 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 148063 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 148064 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[1]_new_
.sym 148065 $abc$13614$new_n1375_
.sym 148066 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$0\r_addr_ready[0:0]
.sym 148067 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12163
.sym 148074 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 148075 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[1]_new_
.sym 148081 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$12253
.sym 148082 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5272_new_
.sym 148083 $abc$13614$auto$wreduce.cc:455:run$3301[1]_new_
.sym 148084 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6787_new_
.sym 148086 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$shiftx$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:350$589.buffer[0]_new_
.sym 148087 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10021[3]_new_
.sym 148088 $abc$13614$new_n1714_
.sym 148090 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 148091 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[1]_new_
.sym 148092 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 148098 FSM_I2C_FIFO.i2c_master.r_nstate[1]
.sym 148102 $abc$13614$new_n991_
.sym 148103 FSM_I2C_FIFO.i2c_master.r_nstate[1]
.sym 148104 $abc$13614$new_n1412_
.sym 148105 $abc$13614$new_n1413_
.sym 148106 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[1]_new_
.sym 148107 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 148108 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6746_new_
.sym 148110 $abc$13614$new_n1117_
.sym 148111 FSM_I2C_FIFO.w_data_write_bits[4]
.sym 148117 $abc$13614$auto$wreduce.cc:455:run$3301[1]_new_
.sym 148118 $abc$13614$new_n991_
.sym 148119 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6746_new_
.sym 148120 $abc$13614$new_n989_
.sym 148121 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6787_new_
.sym 148122 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 148123 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10021[3]_new_
.sym 148124 $abc$13614$auto$wreduce.cc:455:run$3301[1]_new_
.sym 148125 $abc$13614$new_n991_
.sym 148126 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 148127 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 148128 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 148129 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 148130 $abc$13614$new_n1117_
.sym 148131 FSM_I2C_FIFO.w_data_write_bits[6]
.sym 148190 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 148191 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 148192 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 148193 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 148806 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3546_new_
.sym 148807 $abc$13614$new_n1062_
.sym 148808 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[1]
.sym 148809 $abc$13614$new_n1094_
.sym 148814 $abc$13614$auto$fsm_map.cc:102:implement_pattern_cache$3573_new_inv_
.sym 148815 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3546_new_
.sym 148816 $abc$13614$new_n1110_
.sym 148817 $abc$13614$new_n1111_
.sym 148826 $abc$13614$new_n1095_
.sym 148827 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 148828 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4623[0]_new_inv_
.sym 148829 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12704[1]_new_inv_
.sym 148838 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[0]
.sym 148839 FSM_I2C_FIFO.w_addr_ready
.sym 148842 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 148843 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6471[1]_new_inv_
.sym 148844 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12592[1]_new_inv_
.sym 148845 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 148846 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3546_new_
.sym 148847 $abc$13614$new_n1062_
.sym 148848 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[3]
.sym 148849 $abc$13614$new_n1103_
.sym 148850 $abc$13614$new_n1104_
.sym 148851 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12615[5]_new_inv_
.sym 148852 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3631_new_
.sym 148853 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3611_new_
.sym 148854 FSM_I2C_FIFO.w_data_write_ready
.sym 148855 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[1]
.sym 148856 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[0]
.sym 148857 FSM_I2C_FIFO.w_addr_ready
.sym 148858 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6471[1]_new_inv_
.sym 148859 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4623[0]_new_inv_
.sym 148862 FSM_I2C_FIFO.FSM.r_state[0]
.sym 148863 FSM_I2C_FIFO.FSM.r_state[2]
.sym 148864 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 148865 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4623[0]_new_inv_
.sym 148866 FSM_I2C_FIFO.FSM.r_state[0]
.sym 148867 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 148868 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6471[1]_new_inv_
.sym 148869 FSM_I2C_FIFO.FSM.r_state[2]
.sym 148870 FSM_I2C_FIFO.FSM.r_state[0]
.sym 148871 FSM_I2C_FIFO.FSM.r_state[2]
.sym 148872 $abc$13614$new_n1081_
.sym 148873 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 148874 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3546_new_
.sym 148875 $abc$13614$new_n1062_
.sym 148876 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[4]
.sym 148877 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3654_new_
.sym 148878 FSM_I2C_FIFO.w_data_read_valid
.sym 148879 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[5]
.sym 148880 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12655[4]_new_inv_
.sym 148881 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$12603[1]_new_inv_
.sym 148882 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3546_new_
.sym 148883 $abc$13614$new_n1062_
.sym 148884 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[5]
.sym 148885 $abc$13614$new_n1071_
.sym 148886 $abc$13614$new_n1072_
.sym 148887 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$12603[1]_new_inv_
.sym 148888 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12655[4]_new_inv_
.sym 148890 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[6]
.sym 148891 FSM_I2C_FIFO.w_nbytes_ready
.sym 148894 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12655[4]_new_inv_
.sym 148895 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$12603[1]_new_inv_
.sym 148896 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[5]
.sym 148897 FSM_I2C_FIFO.w_data_read_valid
.sym 148898 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4623[0]_new_inv_
.sym 148899 $abc$13614$new_n1081_
.sym 148930 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[5]
.sym 148931 FSM_I2C_FIFO.FSM.r_state[2]
.sym 148932 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3202_new_inv_
.sym 148933 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 148934 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[5]
.sym 148935 FSM_I2C_FIFO.w_nbytes_bits[5]
.sym 148936 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$logic_and$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:593$615_Y_new_
.sym 148937 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 148938 $abc$13614$new_n1132_
.sym 148939 FSM_I2C_FIFO.w_nbytes_bits[6]
.sym 148946 $abc$13614$new_n1132_
.sym 148947 FSM_I2C_FIFO.w_nbytes_bits[2]
.sym 148950 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[2]
.sym 148951 FSM_I2C_FIFO.w_nbytes_bits[2]
.sym 148952 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$logic_and$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:593$615_Y_new_
.sym 148953 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 148954 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[6]
.sym 148955 FSM_I2C_FIFO.w_nbytes_bits[6]
.sym 148956 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$logic_and$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:593$615_Y_new_
.sym 148957 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 148958 $abc$13614$new_n1132_
.sym 148959 FSM_I2C_FIFO.w_nbytes_bits[5]
.sym 148962 $abc$13614$new_n1132_
.sym 148963 FSM_I2C_FIFO.w_nbytes_bits[4]
.sym 148974 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 148975 $abc$13614$new_n1125_
.sym 148976 FSM_I2C_FIFO.w_nbytes_valid
.sym 148994 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3262_new_inv_
.sym 148995 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[5]
.sym 148996 $abc$13614$new_n1124_
.sym 148998 FSM_I2C_FIFO.i2c_master.r_addr_latch[0]
.sym 148999 $abc$13614$new_n989_
.sym 149000 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5867_new_
.sym 149018 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$0\r_addr_ready[0:0]
.sym 149026 FSM_I2C_FIFO.i2c_master.r_addr_latch[0]
.sym 149027 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5867_new_
.sym 149028 $abc$13614$new_n989_
.sym 149029 FSM_I2C_FIFO.w_nbytes_ready
.sym 149030 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 149031 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 149032 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 149033 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 149034 $abc$13614$new_n1129_
.sym 149035 $abc$13614$new_n1128_
.sym 149036 FSM_I2C_FIFO.i2c_master.r_nsaftack[3]
.sym 149038 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5867_new_
.sym 149039 FSM_I2C_FIFO.i2c_master.r_addr_latch[0]
.sym 149040 $abc$13614$new_n1127_
.sym 149041 $abc$13614$new_n989_
.sym 149042 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12133
.sym 149043 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3286_new_inv_
.sym 149046 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 149047 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[1]_new_
.sym 149048 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5272_new_
.sym 149049 $abc$13614$new_n1140_
.sym 149050 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 149051 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 149052 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 149053 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 149054 $abc$13614$new_n1128_
.sym 149055 $abc$13614$new_n989_
.sym 149056 $abc$13614$new_n1160_
.sym 149057 FSM_I2C_FIFO.i2c_master.r_nsaftack[2]
.sym 149058 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 149059 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 149060 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 149061 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 149062 FSM_I2C_FIFO.i2c_master.r_nsaftack[0]
.sym 149063 FSM_I2C_FIFO.i2c_master.r_nsaftack[2]
.sym 149064 FSM_I2C_FIFO.i2c_master.r_nsaftack[1]
.sym 149065 FSM_I2C_FIFO.i2c_master.r_nsaftack[3]
.sym 149066 FSM_I2C_FIFO.i2c_master.r_addr_latch[0]
.sym 149067 $abc$13614$new_n989_
.sym 149068 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5867_new_
.sym 149069 $abc$13614$new_n1163_
.sym 149070 $abc$13614$new_n989_
.sym 149071 FSM_I2C_FIFO.i2c_master.r_nsaftack[1]
.sym 149072 $abc$13614$new_n1164_
.sym 149074 FSM_I2C_FIFO.i2c_master.r_nsaftack[1]
.sym 149075 FSM_I2C_FIFO.i2c_master.r_nsaftack[3]
.sym 149076 FSM_I2C_FIFO.i2c_master.r_nsaftack[2]
.sym 149077 FSM_I2C_FIFO.w_data_write_ready
.sym 149078 FSM_I2C_FIFO.i2c_master.r_nsaftack[1]
.sym 149079 FSM_I2C_FIFO.w_data_write_ready
.sym 149080 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10148_new_
.sym 149081 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6943_new_
.sym 149082 FSM_I2C_FIFO.i2c_master.r_nsaftack[2]
.sym 149083 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6943_new_
.sym 149084 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2923.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$5458_Y_new_inv_
.sym 149085 $abc$13614$new_n991_
.sym 149086 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3286_new_inv_
.sym 149087 $abc$13614$new_n989_
.sym 149088 $abc$13614$new_n1128_
.sym 149089 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6787_new_
.sym 149090 $abc$13614$new_n989_
.sym 149091 FSM_I2C_FIFO.i2c_master.r_nsaftack[0]
.sym 149092 $abc$13614$new_n1140_
.sym 149093 $abc$13614$new_n1374_
.sym 149094 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 149095 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 149096 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 149097 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 149098 $abc$13614$new_n1422_
.sym 149099 FSM_I2C_FIFO.i2c_master.r_nstate[2]
.sym 149100 $abc$13614$new_n1420_
.sym 149101 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 149102 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6924_new_
.sym 149103 $abc$13614$auto$wreduce.cc:455:run$3301[1]_new_
.sym 149104 $abc$13614$new_n991_
.sym 149105 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5272_new_
.sym 149106 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 149107 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 149108 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 149109 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 149110 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 149111 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 149114 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 149115 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 149116 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 149117 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 149118 $abc$13614$auto$wreduce.cc:455:run$3301[1]_new_
.sym 149119 $abc$13614$new_n991_
.sym 149122 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12163
.sym 149123 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$0\r_addr_ready[0:0]
.sym 149126 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[1]_new_
.sym 149127 $abc$13614$new_n989_
.sym 149128 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6746_new_
.sym 149130 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2923.$ternary$/usr/bin/../share/yosys/techmap.v:445$5453_Y[1]_new_inv_
.sym 149131 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$11023[1]_new_
.sym 149132 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2927.$and$/usr/bin/../share/yosys/techmap.v:434$4041_Y[1]_new_
.sym 149133 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 149134 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 149135 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 149136 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[0]_new_
.sym 149138 FSM_I2C_FIFO.w_nbytes_ready
.sym 149139 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 149140 FSM_I2C_FIFO.i2c_master.r_nstate[1]
.sym 149141 $abc$13614$new_n991_
.sym 149142 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2870.$and$/usr/bin/../share/yosys/techmap.v:434$5534_Y[2]_new_
.sym 149143 $abc$13614$new_n1423_
.sym 149144 $abc$13614$new_n1425_
.sym 149145 $abc$13614$new_n1404_
.sym 149146 $abc$13614$new_n1353_
.sym 149147 FSM_I2C_FIFO.i2c_master.r_nstate[1]
.sym 149148 $abc$13614$new_n1408_
.sym 149149 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 149150 FSM_I2C_FIFO.w_scl_i
.sym 149151 FSM_I2C_FIFO.w_sda_i
.sym 149152 FSM_I2C_FIFO.i2c_master.r_nstate[1]
.sym 149153 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6725_new_inv_
.sym 149154 FSM_I2C_FIFO.i2c_master.r_nstate[2]
.sym 149155 $abc$13614$new_n991_
.sym 149156 $abc$13614$new_n1424_
.sym 149158 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2870.$and$/usr/bin/../share/yosys/techmap.v:434$5534_Y[1]_new_
.sym 149159 $abc$13614$new_n1411_
.sym 149160 $abc$13614$new_n1414_
.sym 149162 $abc$13614$new_n1416_
.sym 149163 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[0]_new_
.sym 149178 FSM_I2C_FIFO.i2c_master.r_nstate[1]
.sym 149179 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12438_new_inv_
.sym 149180 $abc$13614$new_n1415_
.sym 149205 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12151
.sym 149806 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[2]
.sym 149807 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 149808 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$4633[3]_new_
.sym 149826 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$4633[3]_new_
.sym 149827 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 149828 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[2]
.sym 149830 $abc$13614$new_n1078_
.sym 149831 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 149832 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$4633[3]_new_
.sym 149834 $abc$13614$new_n1078_
.sym 149835 $abc$13614$new_n1087_
.sym 149836 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 149838 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$7534[1]_new_inv_
.sym 149839 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3617_new_
.sym 149840 $abc$13614$new_n1063_
.sym 149841 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[0]
.sym 149842 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12704[1]_new_inv_
.sym 149843 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 149846 FSM_I2C_FIFO.FSM.r_prev_data_write_ready
.sym 149847 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[1]
.sym 149848 FSM_I2C_FIFO.w_data_write_ready
.sym 149850 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3546_new_
.sym 149851 $abc$13614$new_n1063_
.sym 149852 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[2]
.sym 149853 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3592_new_
.sym 149854 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12704[1]_new_inv_
.sym 149855 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$4633[3]_new_
.sym 149856 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$4644[2]_new_inv_
.sym 149857 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3759_new_inv_
.sym 149858 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$7534[1]_new_inv_
.sym 149859 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3617_new_
.sym 149860 $abc$13614$new_n1063_
.sym 149866 $abc$13614$new_n1072_
.sym 149867 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$12603[1]_new_inv_
.sym 149868 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 149869 $abc$13614$auto$fsm_map.cc:118:implement_pattern_cache$3706_new_
.sym 149878 $abc$13614$new_n1072_
.sym 149879 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$12704[1]_new_inv_
.sym 149880 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[1]
.sym 149881 FSM_I2C_FIFO.w_data_write_ready
.sym 149882 FSM_I2C_FIFO.FSM.r_state[2]
.sym 149883 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[7]
.sym 149884 $abc$13614$new_n1076_
.sym 149885 $abc$13614$auto$simplemap.cc:256:simplemap_eqne$4889_new_inv_
.sym 149890 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3546_new_
.sym 149891 $abc$13614$new_n1062_
.sym 149892 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[6]
.sym 149893 $abc$13614$new_n1089_
.sym 149927 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[0]
.sym 149931 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[1]
.sym 149932 $PACKER_VCC_NET
.sym 149935 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[2]
.sym 149936 $PACKER_VCC_NET
.sym 149937 $auto$alumacc.cc:474:replace_alu$3492.C[2]
.sym 149939 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[3]
.sym 149940 $PACKER_VCC_NET
.sym 149941 $auto$alumacc.cc:474:replace_alu$3492.C[3]
.sym 149943 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[4]
.sym 149944 $PACKER_VCC_NET
.sym 149945 $auto$alumacc.cc:474:replace_alu$3492.C[4]
.sym 149947 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[5]
.sym 149948 $PACKER_VCC_NET
.sym 149949 $auto$alumacc.cc:474:replace_alu$3492.C[5]
.sym 149951 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[6]
.sym 149952 $PACKER_VCC_NET
.sym 149953 $auto$alumacc.cc:474:replace_alu$3492.C[6]
.sym 149955 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[7]
.sym 149956 $PACKER_VCC_NET
.sym 149957 $auto$alumacc.cc:474:replace_alu$3492.C[7]
.sym 149958 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[0]
.sym 149959 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[1]
.sym 149960 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[2]
.sym 149961 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[3]
.sym 149962 $abc$13614$new_n1139_
.sym 149963 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[5]
.sym 149964 $abc$13614$new_n1238_
.sym 149966 $abc$13614$new_n1139_
.sym 149967 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[6]
.sym 149968 $abc$13614$new_n1153_
.sym 149970 $abc$13614$auto$wreduce.cc:455:run$3305[5]
.sym 149971 $abc$13614$new_n1142_
.sym 149972 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2780.$and$/usr/bin/../share/yosys/techmap.v:434$5717_Y[5]_new_
.sym 149974 $abc$13614$auto$wreduce.cc:455:run$3305[6]
.sym 149975 $abc$13614$new_n1142_
.sym 149976 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2780.$and$/usr/bin/../share/yosys/techmap.v:434$5717_Y[6]_new_
.sym 149978 $abc$13614$auto$wreduce.cc:455:run$3305[2]
.sym 149979 $abc$13614$new_n1142_
.sym 149980 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2780.$and$/usr/bin/../share/yosys/techmap.v:434$5717_Y[2]_new_
.sym 149982 $abc$13614$new_n1139_
.sym 149983 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[2]
.sym 149984 $abc$13614$new_n1149_
.sym 149986 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[4]
.sym 149987 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[5]
.sym 149988 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[6]
.sym 149989 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[7]
.sym 149990 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6267[1]_new_inv_
.sym 149991 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6267[0]_new_inv_
.sym 149998 FSM_I2C_FIFO.w_nbytes_valid
.sym 149999 FSM_I2C_FIFO.w_nbytes_ready
.sym 150002 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 150003 $abc$13614$new_n989_
.sym 150004 $abc$13614$new_n1140_
.sym 150010 $abc$13614$new_n1135_
.sym 150011 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 150018 $abc$13614$auto$wreduce.cc:455:run$3299[0]_new_
.sym 150019 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 150020 $abc$13614$new_n989_
.sym 150030 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5867_new_
.sym 150031 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 150038 FSM_I2C_FIFO.w_nbytes_valid
.sym 150039 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 150040 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5867_new_
.sym 150041 $abc$13614$new_n1361_
.sym 150062 FSM_I2C_FIFO.w_nak
.sym 150063 $abc$13614$new_n1575_
.sym 150064 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 150066 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 150067 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12163
.sym 150070 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 150071 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 150072 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 150073 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 150074 FSM_I2C_FIFO.i2c_master.r_nstate[0]
.sym 150075 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$0\r_addr_ready[0:0]
.sym 150076 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12163
.sym 150077 $abc$13614$new_n1397_
.sym 150078 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 150079 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 150080 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[1]_new_
.sym 150082 $abc$13614$auto$wreduce.cc:455:run$3299[0]_new_
.sym 150083 $abc$13614$auto$simplemap.cc:309:simplemap_lut$5867_new_
.sym 150084 $abc$13614$new_n989_
.sym 150085 $abc$13614$new_n1135_
.sym 150086 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10148_new_
.sym 150087 FSM_I2C_FIFO.i2c_master.r_nsaftack[0]
.sym 150088 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$11023[1]_new_
.sym 150089 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2927.$and$/usr/bin/../share/yosys/techmap.v:434$4041_Y[0]_new_
.sym 150090 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6943_new_
.sym 150091 FSM_I2C_FIFO.i2c_master.r_nsaftack[3]
.sym 150092 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2923.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$5458_Y_new_inv_
.sym 150093 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$11023[1]_new_
.sym 150094 $abc$13614$auto$dff2dffe.cc:175:make_patterns_logic$11056
.sym 150095 $abc$13614$new_n1432_
.sym 150096 $abc$13614$new_n1434_
.sym 150098 FSM_I2C_FIFO.i2c_master.r_nstate[3]
.sym 150102 FSM_I2C_FIFO.w_scl_i
.sym 150103 FSM_I2C_FIFO.w_sda_i
.sym 150104 FSM_I2C_FIFO.i2c_master.r_nstate[0]
.sym 150105 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6725_new_inv_
.sym 150106 FSM_I2C_FIFO.w_data_write_ready
.sym 150107 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6943_new_
.sym 150108 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10148_new_
.sym 150110 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 150111 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[1]_new_
.sym 150114 $abc$13614$new_n1399_
.sym 150115 $abc$13614$new_n991_
.sym 150116 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 150118 FSM_I2C_FIFO.w_nbytes_ready
.sym 150119 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 150120 $abc$13614$new_n991_
.sym 150122 FSM_I2C_FIFO.i2c_master.r_nstate[2]
.sym 150126 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$9806_new_inv_
.sym 150127 $abc$13614$new_n991_
.sym 150128 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12438_new_inv_
.sym 150129 FSM_I2C_FIFO.i2c_master.r_nstate[3]
.sym 150130 $abc$13614$new_n989_
.sym 150131 $abc$13614$new_n1135_
.sym 150134 $abc$13614$new_n1745_
.sym 150135 $abc$13614$new_n1722_
.sym 150136 FSM_I2C_FIFO.i2c_master.r_nstate[0]
.sym 150137 $abc$13614$new_n991_
.sym 150138 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 150139 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 150140 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 150141 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 150142 FSM_I2C_FIFO.w_scl_i
.sym 150143 FSM_I2C_FIFO.w_sda_i
.sym 150144 FSM_I2C_FIFO.i2c_master.r_proc_cntr[0]
.sym 150145 $abc$13614$new_n1353_
.sym 150146 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$9806_new_inv_
.sym 150147 $abc$13614$new_n1404_
.sym 150148 $abc$13614$new_n991_
.sym 150149 $abc$13614$new_n1399_
.sym 150150 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 150151 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 150152 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[0]_new_
.sym 150154 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 150155 $abc$13614$new_n1346_
.sym 150156 $abc$13614$new_n1347_
.sym 150157 $abc$13614$new_n1350_
.sym 150158 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$9806_new_inv_
.sym 150159 $abc$13614$new_n991_
.sym 150160 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12438_new_inv_
.sym 150161 FSM_I2C_FIFO.i2c_master.r_nstate[2]
.sym 150162 $abc$13614$new_n1344_
.sym 150163 FSM_I2C_FIFO.w_sda_o
.sym 150164 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 150165 $abc$13614$new_n1341_
.sym 150166 $abc$13614$new_n991_
.sym 150167 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6943_new_
.sym 150168 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 150169 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6891_new_
.sym 150170 $abc$13614$new_n1344_
.sym 150171 $abc$13614$new_n1716_
.sym 150172 $abc$13614$new_n1340_
.sym 150173 $abc$13614$new_n1345_
.sym 150174 FSM_I2C_FIFO.i2c_master.r_proc_cntr[0]
.sym 150175 FSM_I2C_FIFO.i2c_master.r_proc_cntr[1]
.sym 150178 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 150179 FSM_I2C_FIFO.i2c_master.r_proc_cntr[0]
.sym 150180 FSM_I2C_FIFO.i2c_master.r_proc_cntr[1]
.sym 150182 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6850_new_
.sym 150183 $abc$13614$new_n991_
.sym 150184 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2428_Y_new_
.sym 150185 $abc$13614$new_n1349_
.sym 150186 FSM_I2C_FIFO.i2c_master.r_proc_cntr[0]
.sym 150187 FSM_I2C_FIFO.i2c_master.r_proc_cntr[1]
.sym 150188 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 150190 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 150191 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 150194 $abc$13614$new_n1344_
.sym 150195 FSM_I2C_FIFO.w_sda_o
.sym 150198 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 150199 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12163
.sym 150202 $abc$13614$new_n1344_
.sym 150203 FSM_I2C_FIFO.w_data_read_valid
.sym 150204 $abc$13614$new_n989_
.sym 150205 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6669_new_inv_
.sym 150206 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 150207 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 150208 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 150209 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 150210 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 150211 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$9806_new_inv_
.sym 150214 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 150215 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12151
.sym 150216 FSM_I2C_FIFO.w_sda_o
.sym 150222 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12163
.sym 150223 FSM_I2C_FIFO.i2c_master.r_proc_cntr[0]
.sym 150224 FSM_I2C_FIFO.i2c_master.r_proc_cntr[1]
.sym 150822 FSM_I2C_FIFO.FSM.r_prev_contr[0]
.sym 150823 FSM_I2C_FIFO.FSM.r_prev_contr[1]
.sym 150824 $abc$13614$new_n1078_
.sym 150826 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$6388[1]_new_inv_
.sym 150827 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6329[1]_new_inv_
.sym 150828 $abc$13614$new_n1078_
.sym 150830 $abc$13614$new_n1086_
.sym 150831 $abc$13614$new_n1083_
.sym 150832 FSM_I2C_FIFO.FSM.r_prev_contr[3]
.sym 150833 $abc$13614$new_n1087_
.sym 150834 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$4633[3]_new_
.sym 150835 $abc$13614$new_n1092_
.sym 150836 $abc$13614$new_n1078_
.sym 150837 FSM_I2C_FIFO.FSM.r_prev_contr[2]
.sym 150838 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$4633[3]_new_
.sym 150839 FSM_I2C_FIFO.FSM.r_prev_contr[1]
.sym 150840 $abc$13614$new_n1083_
.sym 150842 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$6329[1]_new_inv_
.sym 150843 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$6388[1]_new_inv_
.sym 150850 $abc$13614$new_n1083_
.sym 150851 FSM_I2C_FIFO.FSM.r_prev_contr[0]
.sym 150854 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$6388[1]_new_inv_
.sym 150855 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3702_new_
.sym 150862 FSM_I2C_FIFO.FSM.r_prev_data_write_ready
.sym 150863 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[6]
.sym 150864 FSM_I2C_FIFO.FSM.r_prev_contr[3]
.sym 150865 FSM_I2C_FIFO.w_data_write_ready
.sym 150866 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3702_new_
.sym 150867 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$6388[1]_new_inv_
.sym 150870 FSM_I2C_FIFO.w_data_write_ready
.sym 150874 FSM_I2C_FIFO.FSM.r_i2c_load_data_contr[6]
.sym 150875 FSM_I2C_FIFO.FSM.r_prev_contr[2]
.sym 150882 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$6388[1]_new_inv_
.sym 150883 $abc$13614$auto$simplemap.cc:250:simplemap_eqne$7534[1]_new_inv_
.sym 150884 $abc$13614$auto$fsm_map.cc:74:implement_pattern_cache$3702_new_
.sym 150950 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[3]
.sym 150951 FSM_I2C_FIFO.w_nbytes_bits[3]
.sym 150952 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$logic_and$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:593$615_Y_new_
.sym 150953 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 150954 $abc$13614$auto$wreduce.cc:455:run$3305[3]
.sym 150955 $abc$13614$new_n1142_
.sym 150956 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2780.$and$/usr/bin/../share/yosys/techmap.v:434$5717_Y[3]_new_
.sym 150958 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[0]
.sym 150959 FSM_I2C_FIFO.w_nbytes_bits[0]
.sym 150960 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$logic_and$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:593$615_Y_new_
.sym 150961 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 150962 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[7]
.sym 150963 FSM_I2C_FIFO.w_nbytes_bits[7]
.sym 150964 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$logic_and$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:593$615_Y_new_
.sym 150965 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 150966 $abc$13614$auto$wreduce.cc:455:run$3305[7]
.sym 150967 $abc$13614$new_n1142_
.sym 150968 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2780.$and$/usr/bin/../share/yosys/techmap.v:434$5717_Y[7]_new_
.sym 150970 $abc$13614$new_n1139_
.sym 150971 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[3]
.sym 150972 $abc$13614$new_n1235_
.sym 150974 $abc$13614$auto$wreduce.cc:455:run$3305[0]
.sym 150975 $abc$13614$new_n1142_
.sym 150976 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2780.$and$/usr/bin/../share/yosys/techmap.v:434$5717_Y[0]_new_
.sym 150979 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[0]
.sym 150981 $PACKER_VCC_NET
.sym 150982 $abc$13614$auto$wreduce.cc:455:run$3305[4]
.sym 150983 $abc$13614$new_n1142_
.sym 150984 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2780.$and$/usr/bin/../share/yosys/techmap.v:434$5717_Y[4]_new_
.sym 150986 $abc$13614$new_n1139_
.sym 150987 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[1]
.sym 150988 $abc$13614$new_n1141_
.sym 150990 $abc$13614$new_n1139_
.sym 150991 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[7]
.sym 150992 $abc$13614$new_n1241_
.sym 150994 $abc$13614$new_n1142_
.sym 150995 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[0]
.sym 150996 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[1]
.sym 150997 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2780.$and$/usr/bin/../share/yosys/techmap.v:434$5717_Y[1]_new_
.sym 150998 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[4]
.sym 150999 FSM_I2C_FIFO.w_nbytes_bits[4]
.sym 151000 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$logic_and$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:593$615_Y_new_
.sym 151001 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 151002 $abc$13614$new_n1139_
.sym 151003 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[4]
.sym 151004 $abc$13614$new_n1229_
.sym 151006 $abc$13614$new_n1139_
.sym 151007 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[0]
.sym 151008 $abc$13614$new_n1232_
.sym 151010 FSM_I2C_FIFO.i2c_master.r_nbytes_latch[1]
.sym 151011 FSM_I2C_FIFO.w_nbytes_bits[1]
.sym 151012 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$logic_and$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:593$615_Y_new_
.sym 151013 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 151089 FSM_I2C_FIFO.w_sda_i
.sym 151106 FSM_I2C_FIFO.i2c_master.r_nstate[0]
.sym 151114 $abc$13614$new_n1436_
.sym 151115 $abc$13614$new_n1428_
.sym 151116 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 151117 $abc$13614$new_n1431_
.sym 151122 $abc$13614$new_n1352_
.sym 151123 FSM_I2C_FIFO.w_scl_i
.sym 151124 FSM_I2C_FIFO.w_sda_i
.sym 151126 FSM_I2C_FIFO.w_scl_i
.sym 151127 FSM_I2C_FIFO.w_sda_i
.sym 151128 FSM_I2C_FIFO.i2c_master.r_nstate[3]
.sym 151129 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6725_new_inv_
.sym 151130 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2927.$and$/usr/bin/../share/yosys/techmap.v:434$4041_Y[3]_new_
.sym 151131 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2927.$and$/usr/bin/../share/yosys/techmap.v:434$4040_Y[3]_new_
.sym 151132 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 151134 FSM_I2C_FIFO.i2c_master.r_proc_cntr[1]
.sym 151135 $abc$13614$techmap$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2927.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$4042_Y_new_inv_
.sym 151136 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 151137 FSM_I2C_FIFO.i2c_master.r_nstate[0]
.sym 151138 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6650_new_inv_
.sym 151139 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2935_Y[0]_new_
.sym 151140 $abc$13614$new_n1746_
.sym 151141 $abc$13614$new_n1747_
.sym 151142 $abc$13614$new_n1353_
.sym 151143 FSM_I2C_FIFO.i2c_master.r_nstate[3]
.sym 151146 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 151147 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 151148 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 151149 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 151170 FSM_I2C_FIFO.i2c_master.r_proc_cntr[0]
.sym 151171 $abc$13614$new_n1353_
.sym 151174 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 151175 FSM_I2C_FIFO.i2c_master.r_proc_cntr[1]
.sym 151178 $abc$13614$new_n1352_
.sym 151179 $abc$13614$new_n1354_
.sym 151180 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$procmux$2495_Y_new_
.sym 151181 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6924_new_
.sym 151186 FSM_I2C_FIFO.i2c_master.r_proc_cntr[0]
.sym 151187 FSM_I2C_FIFO.i2c_master.r_proc_cntr[1]
.sym 151190 FSM_I2C_FIFO.i2c_master.r_proc_cntr[0]
.sym 151191 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 151192 FSM_I2C_FIFO.w_sda_o
.sym 151193 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6872_new_
.sym 151194 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 151195 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 151196 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 151197 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 151198 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 151202 FSM_I2C_FIFO.i2c_master.r_proc_cntr[1]
.sym 151203 $abc$13614$new_n1320_
.sym 151204 FSM_I2C_FIFO.w_sda_o
.sym 151206 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 151207 FSM_I2C_FIFO.i2c_master.r_proc_cntr[0]
.sym 151210 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[0]_new_
.sym 151211 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 151212 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 151214 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$9806_new_inv_
.sym 151215 FSM_I2C_FIFO.w_sda_i
.sym 151218 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 151219 $abc$13614$auto$simplemap.cc:127:simplemap_reduce$10028[0]_new_
.sym 151220 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6924_new_
.sym 151221 FSM_I2C_FIFO.w_scl_i
.sym 151222 $abc$13614$new_n1320_
.sym 151223 FSM_I2C_FIFO.i2c_master.r_proc_cntr[1]
.sym 151224 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12139
.sym 151230 $abc$13614$new_n1719_
.sym 151231 FSM_I2C_FIFO.i2c_master.r_proc_cntr[0]
.sym 151232 FSM_I2C_FIFO.i2c_master.r_fsm_tick
.sym 151233 $abc$13614$auto$dff2dffe.cc:158:make_patterns_logic$12139
.sym 151234 $abc$13614$new_n1385_
.sym 151235 $abc$13614$new_n1384_
.sym 151236 FSM_I2C_FIFO.i2c_master.r_proc_cntr[1]
.sym 151238 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6850_new_
.sym 151239 FSM_I2C_FIFO.i2c_master.r_proc_cntr[1]
.sym 151240 $abc$13614$new_n1320_
.sym 151241 $abc$13614$auto$opt_reduce.cc:132:opt_mux$3282_new_inv_
.sym 151246 FSM_I2C_FIFO.i2c_master.r_astate[0]
.sym 151247 FSM_I2C_FIFO.i2c_master.r_astate[2]
.sym 151248 FSM_I2C_FIFO.i2c_master.r_astate[1]
.sym 151249 FSM_I2C_FIFO.i2c_master.r_astate[3]
.sym 151250 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6924_new_
.sym 151251 $abc$13614$new_n991_
.sym 151252 $abc$13614$auto$simplemap.cc:309:simplemap_lut$6850_new_
.sym 151266 $abc$13614$new_n1317_
.sym 151267 $abc$13614$new_n1320_
.sym 151268 $abc$13614$new_n1710_
.sym 151269 FSM_I2C_FIFO.w_scl_o
.sym 151982 $abc$13614$new_n1132_
.sym 151983 FSM_I2C_FIFO.w_nbytes_bits[0]
.sym 151994 $abc$13614$new_n1132_
.sym 151995 FSM_I2C_FIFO.w_nbytes_bits[3]
.sym 152002 $abc$13614$new_n1132_
.sym 152003 FSM_I2C_FIFO.w_nbytes_bits[7]
.sym 152018 $abc$13614$new_n1132_
.sym 152019 FSM_I2C_FIFO.w_nbytes_bits[1]
.sym 152117 FSM_I2C_FIFO.w_sda_i
.sym 159286 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[1]
.sym 159310 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 159311 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[1]
.sym 159326 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 159327 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[0]
.sym 160263 $auto$alumacc.cc:474:replace_alu$3431.C[2]
.sym 160268 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[2]
.sym 160272 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[3]
.sym 160276 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[4]
.sym 160280 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[5]
.sym 160283 $PACKER_VCC_NET
.sym 160284 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[6]
.sym 160288 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[7]
.sym 160292 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[8]
.sym 160296 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[9]
.sym 160300 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[10]
.sym 160304 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[11]
.sym 160308 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[12]
.sym 160312 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[13]
.sym 160316 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[14]
.sym 160320 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[15]
.sym 160324 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[16]
.sym 160328 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[17]
.sym 160332 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[18]
.sym 160336 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[19]
.sym 160340 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[20]
.sym 160344 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[21]
.sym 160348 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[22]
.sym 160352 $abc$13614$auto$alumacc.cc:474:replace_alu$3431.BB[23]
.sym 160354 $abc$13614$new_n1029_
.sym 160355 $abc$13614$new_n1034_
.sym 160356 $abc$13614$new_n1035_
.sym 160357 $abc$13614$auto$alumacc.cc:491:replace_alu$3433[23]
.sym 160358 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[13]
.sym 160362 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[16]
.sym 160366 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[22]
.sym 160370 $abc$13614$new_n1030_
.sym 160371 $abc$13614$new_n1031_
.sym 160372 $abc$13614$new_n1032_
.sym 160373 $abc$13614$new_n1033_
.sym 160374 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[18]
.sym 160378 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[19]
.sym 160382 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[20]
.sym 160386 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[17]
.sym 160394 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[18]
.sym 160395 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[19]
.sym 160396 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[20]
.sym 160397 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[21]
.sym 160399 $PACKER_VCC_NET
.sym 160400 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[0]
.sym 160410 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[21]
.sym 160414 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 160415 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[0]
.sym 161294 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[5]
.sym 161302 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[2]
.sym 161306 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[7]
.sym 161310 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[4]
.sym 161318 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[3]
.sym 161322 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[6]
.sym 161326 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[12]
.sym 161330 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[15]
.sym 161334 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[10]
.sym 161338 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[8]
.sym 161342 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[11]
.sym 161346 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[14]
.sym 161350 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[9]
.sym 161354 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 161355 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[12]
.sym 161358 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[7]
.sym 161359 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[9]
.sym 161360 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[10]
.sym 161361 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[12]
.sym 161362 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 161363 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[3]
.sym 161366 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[23]
.sym 161370 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 161371 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[8]
.sym 161374 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[3]
.sym 161375 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[4]
.sym 161376 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[5]
.sym 161377 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[0]
.sym 161378 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[23]
.sym 161379 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[1]
.sym 161380 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[2]
.sym 161381 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[6]
.sym 161382 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 161383 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[14]
.sym 161386 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[8]
.sym 161387 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[11]
.sym 161388 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[13]
.sym 161389 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[22]
.sym 161390 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 161391 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[15]
.sym 161394 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 161395 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[9]
.sym 161398 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 161399 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[10]
.sym 161402 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 161403 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[13]
.sym 161406 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[14]
.sym 161407 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[15]
.sym 161408 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[16]
.sym 161409 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[17]
.sym 161410 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 161411 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[11]
.sym 161414 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 161415 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[16]
.sym 161418 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 161419 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[23]
.sym 161422 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 161423 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[18]
.sym 161426 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 161427 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[22]
.sym 161430 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 161431 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[20]
.sym 161434 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 161435 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[17]
.sym 161438 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 161439 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[21]
.sym 161442 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 161443 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[19]
.sym 162350 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 162351 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[7]
.sym 162358 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 162359 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[5]
.sym 162362 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 162363 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[6]
.sym 162366 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 162367 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[4]
.sym 162370 $abc$13614$auto$rtlil.cc:1836:ReduceOr$3439
.sym 162371 $abc$13614$techmap\FSM_I2C_FIFO.i2c_master.$add$../../FSM_I2C_FIFO/../i2c_master/i2c_master_oe.v:181$563_Y[2]
.sym 162375 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[0]
.sym 162380 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[1]
.sym 162384 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[2]
.sym 162385 $auto$alumacc.cc:474:replace_alu$3486.C[2]
.sym 162388 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[3]
.sym 162389 $auto$alumacc.cc:474:replace_alu$3486.C[3]
.sym 162392 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[4]
.sym 162393 $auto$alumacc.cc:474:replace_alu$3486.C[4]
.sym 162396 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[5]
.sym 162397 $auto$alumacc.cc:474:replace_alu$3486.C[5]
.sym 162400 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[6]
.sym 162401 $auto$alumacc.cc:474:replace_alu$3486.C[6]
.sym 162404 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[7]
.sym 162405 $auto$alumacc.cc:474:replace_alu$3486.C[7]
.sym 162408 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[8]
.sym 162409 $auto$alumacc.cc:474:replace_alu$3486.C[8]
.sym 162412 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[9]
.sym 162413 $auto$alumacc.cc:474:replace_alu$3486.C[9]
.sym 162416 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[10]
.sym 162417 $auto$alumacc.cc:474:replace_alu$3486.C[10]
.sym 162420 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[11]
.sym 162421 $auto$alumacc.cc:474:replace_alu$3486.C[11]
.sym 162424 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[12]
.sym 162425 $auto$alumacc.cc:474:replace_alu$3486.C[12]
.sym 162428 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[13]
.sym 162429 $auto$alumacc.cc:474:replace_alu$3486.C[13]
.sym 162432 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[14]
.sym 162433 $auto$alumacc.cc:474:replace_alu$3486.C[14]
.sym 162436 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[15]
.sym 162437 $auto$alumacc.cc:474:replace_alu$3486.C[15]
.sym 162440 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[16]
.sym 162441 $auto$alumacc.cc:474:replace_alu$3486.C[16]
.sym 162444 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[17]
.sym 162445 $auto$alumacc.cc:474:replace_alu$3486.C[17]
.sym 162448 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[18]
.sym 162449 $auto$alumacc.cc:474:replace_alu$3486.C[18]
.sym 162452 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[19]
.sym 162453 $auto$alumacc.cc:474:replace_alu$3486.C[19]
.sym 162456 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[20]
.sym 162457 $auto$alumacc.cc:474:replace_alu$3486.C[20]
.sym 162460 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[21]
.sym 162461 $auto$alumacc.cc:474:replace_alu$3486.C[21]
.sym 162464 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[22]
.sym 162465 $auto$alumacc.cc:474:replace_alu$3486.C[22]
.sym 162468 FSM_I2C_FIFO.i2c_master.r_clkdiv_cntr[23]
.sym 162469 $auto$alumacc.cc:474:replace_alu$3486.C[23]
