// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "11/16/2023 21:35:39"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ns/ 1 ps

module SRAM (
	WE,
	RE,
	clk,
	RD,
	Address,
	WD);
input 	WE;
input 	RE;
input 	clk;
output 	[31:0] RD;
input 	[31:0] Address;
input 	[31:0] WD;

// Design Ports Information
// RD[0]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[2]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[3]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[4]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[5]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[6]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[7]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[8]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[9]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[10]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[11]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[12]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[13]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[14]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[15]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[16]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[17]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[18]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[19]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[20]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[21]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[22]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[23]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[24]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[25]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[26]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[27]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[28]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[29]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[30]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RD[31]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Address[14]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Address[15]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Address[16]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Address[17]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Address[18]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Address[19]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Address[20]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Address[21]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Address[22]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Address[23]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Address[24]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Address[25]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Address[26]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Address[27]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Address[28]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Address[29]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Address[30]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Address[31]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WE	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Address[12]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RE	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Address[13]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WD[0]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Address[0]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Address[1]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Address[2]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Address[3]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Address[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Address[5]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Address[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Address[7]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Address[8]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Address[9]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Address[10]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Address[11]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WD[1]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WD[2]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WD[3]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WD[4]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WD[5]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WD[6]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WD[7]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WD[8]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WD[9]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WD[10]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WD[11]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WD[12]	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WD[13]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WD[14]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WD[15]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WD[16]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WD[17]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WD[18]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WD[19]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WD[20]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WD[21]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WD[22]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WD[23]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WD[24]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WD[25]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WD[26]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WD[27]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WD[28]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WD[29]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WD[30]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WD[31]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Sram_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout ;
wire \Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout ;
wire \Sram_rtl_0|auto_generated|decode2|w_anode1272w[2]~0_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \Sram_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[0]~0_combout ;
wire \Sram_rtl_0|auto_generated|ram_block1a64~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[0]~1_combout ;
wire \RE~combout ;
wire \WE~combout ;
wire \always0~0_combout ;
wire \RD[0]~en_regout ;
wire \Sram_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[1]~2_combout ;
wire \Sram_rtl_0|auto_generated|ram_block1a65 ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[1]~3_combout ;
wire \RD[1]~enfeeder_combout ;
wire \RD[1]~en_regout ;
wire \Sram_rtl_0|auto_generated|ram_block1a66~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[2]~4_combout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[2]~5_combout ;
wire \RD[2]~enfeeder_combout ;
wire \RD[2]~en_regout ;
wire \Sram_rtl_0|auto_generated|ram_block1a67 ;
wire \Sram_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[3]~6_combout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[3]~7_combout ;
wire \RD[3]~enfeeder_combout ;
wire \RD[3]~en_regout ;
wire \Sram_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[4]~8_combout ;
wire \Sram_rtl_0|auto_generated|ram_block1a68~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[4]~9_combout ;
wire \RD[4]~enfeeder_combout ;
wire \RD[4]~en_regout ;
wire \Sram_rtl_0|auto_generated|ram_block1a69 ;
wire \Sram_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[5]~10_combout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[5]~11_combout ;
wire \RD[5]~enfeeder_combout ;
wire \RD[5]~en_regout ;
wire \Sram_rtl_0|auto_generated|ram_block1a70~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[6]~12_combout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[6]~13_combout ;
wire \RD[6]~enfeeder_combout ;
wire \RD[6]~en_regout ;
wire \Sram_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[7]~14_combout ;
wire \Sram_rtl_0|auto_generated|ram_block1a71 ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[7]~15_combout ;
wire \RD[7]~enfeeder_combout ;
wire \RD[7]~en_regout ;
wire \Sram_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[8]~16_combout ;
wire \Sram_rtl_0|auto_generated|ram_block1a72~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[8]~17_combout ;
wire \RD[8]~enfeeder_combout ;
wire \RD[8]~en_regout ;
wire \Sram_rtl_0|auto_generated|ram_block1a73 ;
wire \Sram_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[9]~18_combout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[9]~19_combout ;
wire \RD[9]~enfeeder_combout ;
wire \RD[9]~en_regout ;
wire \Sram_rtl_0|auto_generated|ram_block1a74~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[10]~20_combout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[10]~21_combout ;
wire \RD[10]~enfeeder_combout ;
wire \RD[10]~en_regout ;
wire \Sram_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[11]~22_combout ;
wire \Sram_rtl_0|auto_generated|ram_block1a75 ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[11]~23_combout ;
wire \RD[11]~enfeeder_combout ;
wire \RD[11]~en_regout ;
wire \Sram_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[12]~24_combout ;
wire \Sram_rtl_0|auto_generated|ram_block1a76~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[12]~25_combout ;
wire \RD[12]~enfeeder_combout ;
wire \RD[12]~en_regout ;
wire \Sram_rtl_0|auto_generated|ram_block1a77 ;
wire \Sram_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[13]~26_combout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[13]~27_combout ;
wire \RD[13]~enfeeder_combout ;
wire \RD[13]~en_regout ;
wire \Sram_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[14]~28_combout ;
wire \Sram_rtl_0|auto_generated|ram_block1a78~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[14]~29_combout ;
wire \RD[14]~enfeeder_combout ;
wire \RD[14]~en_regout ;
wire \Sram_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[15]~30_combout ;
wire \Sram_rtl_0|auto_generated|ram_block1a79 ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[15]~31_combout ;
wire \RD[15]~enfeeder_combout ;
wire \RD[15]~en_regout ;
wire \Sram_rtl_0|auto_generated|ram_block1a80~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[16]~32_combout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[16]~33_combout ;
wire \RD[16]~enfeeder_combout ;
wire \RD[16]~en_regout ;
wire \Sram_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[17]~34_combout ;
wire \Sram_rtl_0|auto_generated|ram_block1a81 ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[17]~35_combout ;
wire \RD[17]~enfeeder_combout ;
wire \RD[17]~en_regout ;
wire \Sram_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[18]~36_combout ;
wire \Sram_rtl_0|auto_generated|ram_block1a82~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[18]~37_combout ;
wire \RD[18]~enfeeder_combout ;
wire \RD[18]~en_regout ;
wire \Sram_rtl_0|auto_generated|ram_block1a83 ;
wire \Sram_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[19]~38_combout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[19]~39_combout ;
wire \RD[19]~enfeeder_combout ;
wire \RD[19]~en_regout ;
wire \Sram_rtl_0|auto_generated|ram_block1a84~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[20]~40_combout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[20]~41_combout ;
wire \RD[20]~enfeeder_combout ;
wire \RD[20]~en_regout ;
wire \Sram_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[21]~42_combout ;
wire \Sram_rtl_0|auto_generated|ram_block1a85 ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[21]~43_combout ;
wire \RD[21]~enfeeder_combout ;
wire \RD[21]~en_regout ;
wire \Sram_rtl_0|auto_generated|ram_block1a86~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[22]~44_combout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[22]~45_combout ;
wire \RD[22]~enfeeder_combout ;
wire \RD[22]~en_regout ;
wire \Sram_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[23]~46_combout ;
wire \Sram_rtl_0|auto_generated|ram_block1a87 ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[23]~47_combout ;
wire \RD[23]~enfeeder_combout ;
wire \RD[23]~en_regout ;
wire \Sram_rtl_0|auto_generated|ram_block1a88~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[24]~48_combout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[24]~49_combout ;
wire \RD[24]~enfeeder_combout ;
wire \RD[24]~en_regout ;
wire \Sram_rtl_0|auto_generated|ram_block1a89 ;
wire \Sram_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[25]~50_combout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[25]~51_combout ;
wire \RD[25]~enfeeder_combout ;
wire \RD[25]~en_regout ;
wire \Sram_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[26]~52_combout ;
wire \Sram_rtl_0|auto_generated|ram_block1a90~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[26]~53_combout ;
wire \RD[26]~enfeeder_combout ;
wire \RD[26]~en_regout ;
wire \Sram_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[27]~54_combout ;
wire \Sram_rtl_0|auto_generated|ram_block1a91 ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[27]~55_combout ;
wire \RD[27]~enfeeder_combout ;
wire \RD[27]~en_regout ;
wire \Sram_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \Sram_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[28]~56_combout ;
wire \Sram_rtl_0|auto_generated|ram_block1a92~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[28]~57_combout ;
wire \RD[28]~enfeeder_combout ;
wire \RD[28]~en_regout ;
wire \Sram_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[29]~58_combout ;
wire \Sram_rtl_0|auto_generated|ram_block1a93 ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[29]~59_combout ;
wire \RD[29]~enfeeder_combout ;
wire \RD[29]~en_regout ;
wire \Sram_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[30]~60_combout ;
wire \Sram_rtl_0|auto_generated|ram_block1a94~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[30]~61_combout ;
wire \RD[30]~enfeeder_combout ;
wire \RD[30]~en_regout ;
wire \Sram_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[31]~62_combout ;
wire \Sram_rtl_0|auto_generated|ram_block1a95 ;
wire \Sram_rtl_0|auto_generated|mux3|result_node[31]~63_combout ;
wire \RD[31]~enfeeder_combout ;
wire \RD[31]~en_regout ;
wire [31:0] \WD~combout ;
wire [31:0] \Address~combout ;
wire [1:0] \Sram_rtl_0|auto_generated|address_reg_b ;

wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \Sram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [1:0] \Sram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [1:0] \Sram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [1:0] \Sram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [1:0] \Sram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [1:0] \Sram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [1:0] \Sram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [1:0] \Sram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [1:0] \Sram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [1:0] \Sram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [1:0] \Sram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [1:0] \Sram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [1:0] \Sram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [1:0] \Sram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [1:0] \Sram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [1:0] \Sram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \Sram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;

assign \Sram_rtl_0|auto_generated|ram_block1a32~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a64~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];
assign \Sram_rtl_0|auto_generated|ram_block1a65  = \Sram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [1];

assign \Sram_rtl_0|auto_generated|ram_block1a33~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a1~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a34~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a2~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a66~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];
assign \Sram_rtl_0|auto_generated|ram_block1a67  = \Sram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [1];

assign \Sram_rtl_0|auto_generated|ram_block1a35~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a3~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a36~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a4~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a68~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];
assign \Sram_rtl_0|auto_generated|ram_block1a69  = \Sram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [1];

assign \Sram_rtl_0|auto_generated|ram_block1a37~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a5~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a38~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a6~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a70~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];
assign \Sram_rtl_0|auto_generated|ram_block1a71  = \Sram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [1];

assign \Sram_rtl_0|auto_generated|ram_block1a39~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a7~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a40~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a8~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a72~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];
assign \Sram_rtl_0|auto_generated|ram_block1a73  = \Sram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [1];

assign \Sram_rtl_0|auto_generated|ram_block1a41~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a9~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a42~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a10~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a74~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];
assign \Sram_rtl_0|auto_generated|ram_block1a75  = \Sram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [1];

assign \Sram_rtl_0|auto_generated|ram_block1a43~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a11~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a44~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a12~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a76~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];
assign \Sram_rtl_0|auto_generated|ram_block1a77  = \Sram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [1];

assign \Sram_rtl_0|auto_generated|ram_block1a45~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a13~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a46~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a14~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a78~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];
assign \Sram_rtl_0|auto_generated|ram_block1a79  = \Sram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus [1];

assign \Sram_rtl_0|auto_generated|ram_block1a47~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a15~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a48~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a16~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a80~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];
assign \Sram_rtl_0|auto_generated|ram_block1a81  = \Sram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus [1];

assign \Sram_rtl_0|auto_generated|ram_block1a49~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a17~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a50~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a18~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a82~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];
assign \Sram_rtl_0|auto_generated|ram_block1a83  = \Sram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus [1];

assign \Sram_rtl_0|auto_generated|ram_block1a51~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a19~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a52~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a20~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a84~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];
assign \Sram_rtl_0|auto_generated|ram_block1a85  = \Sram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus [1];

assign \Sram_rtl_0|auto_generated|ram_block1a53~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a21~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a54~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a22~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a86~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];
assign \Sram_rtl_0|auto_generated|ram_block1a87  = \Sram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus [1];

assign \Sram_rtl_0|auto_generated|ram_block1a55~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a23~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a56~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a24~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a88~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];
assign \Sram_rtl_0|auto_generated|ram_block1a89  = \Sram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus [1];

assign \Sram_rtl_0|auto_generated|ram_block1a57~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a25~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a58~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a26~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a90~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];
assign \Sram_rtl_0|auto_generated|ram_block1a91  = \Sram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus [1];

assign \Sram_rtl_0|auto_generated|ram_block1a59~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a27~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a60~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a28~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a92~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];
assign \Sram_rtl_0|auto_generated|ram_block1a93  = \Sram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus [1];

assign \Sram_rtl_0|auto_generated|ram_block1a61~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a29~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a62~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a30~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a94~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];
assign \Sram_rtl_0|auto_generated|ram_block1a95  = \Sram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus [1];

assign \Sram_rtl_0|auto_generated|ram_block1a63~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \Sram_rtl_0|auto_generated|ram_block1a31~portbdataout  = \Sram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

// Location: M4K_X13_Y27
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [1]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a33 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y27
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [5]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y35
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [6]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y32
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [7]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a39 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y32
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [8]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a40 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y34
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [9]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y15
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [16]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a16 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y19
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [17]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 17;
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a49 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y9
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [19]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 19;
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a51 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y20
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [24]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 24;
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a56 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y18
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [25]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a25 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y20
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [29]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a29 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y28
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [30]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 30;
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a62 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y30
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [31]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 31;
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a63 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N16
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0 (
// Equation(s):
// \Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout  = (!\Address~combout [13] & (\Address~combout [12] & (!\RE~combout  & \WE~combout )))

	.dataa(\Address~combout [13]),
	.datab(\Address~combout [12]),
	.datac(\RE~combout ),
	.datad(\WE~combout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0 .lut_mask = 16'h0400;
defparam \Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N22
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0 (
// Equation(s):
// \Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout  = (!\Address~combout [13] & (!\Address~combout [12] & (!\RE~combout  & \WE~combout )))

	.dataa(\Address~combout [13]),
	.datab(\Address~combout [12]),
	.datac(\RE~combout ),
	.datad(\WE~combout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0 .lut_mask = 16'h0100;
defparam \Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N8
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|decode2|w_anode1272w[2]~0 (
// Equation(s):
// \Sram_rtl_0|auto_generated|decode2|w_anode1272w[2]~0_combout  = (\Address~combout [13] & (!\Address~combout [12] & (!\RE~combout  & \WE~combout )))

	.dataa(\Address~combout [13]),
	.datab(\Address~combout [12]),
	.datac(\RE~combout ),
	.datad(\WE~combout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|decode2|w_anode1272w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|decode2|w_anode1272w[2]~0 .lut_mask = 16'h0200;
defparam \Sram_rtl_0|auto_generated|decode2|w_anode1272w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Address[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Address~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Address[13]));
// synopsys translate_off
defparam \Address[13]~I .input_async_reset = "none";
defparam \Address[13]~I .input_power_up = "low";
defparam \Address[13]~I .input_register_mode = "none";
defparam \Address[13]~I .input_sync_reset = "none";
defparam \Address[13]~I .oe_async_reset = "none";
defparam \Address[13]~I .oe_power_up = "low";
defparam \Address[13]~I .oe_register_mode = "none";
defparam \Address[13]~I .oe_sync_reset = "none";
defparam \Address[13]~I .operation_mode = "input";
defparam \Address[13]~I .output_async_reset = "none";
defparam \Address[13]~I .output_power_up = "low";
defparam \Address[13]~I .output_register_mode = "none";
defparam \Address[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X12_Y30_N15
cycloneii_lcell_ff \Sram_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Address~combout [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Sram_rtl_0|auto_generated|address_reg_b [1]));

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WD[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WD~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[0]));
// synopsys translate_off
defparam \WD[0]~I .input_async_reset = "none";
defparam \WD[0]~I .input_power_up = "low";
defparam \WD[0]~I .input_register_mode = "none";
defparam \WD[0]~I .input_sync_reset = "none";
defparam \WD[0]~I .oe_async_reset = "none";
defparam \WD[0]~I .oe_power_up = "low";
defparam \WD[0]~I .oe_register_mode = "none";
defparam \WD[0]~I .oe_sync_reset = "none";
defparam \WD[0]~I .operation_mode = "input";
defparam \WD[0]~I .output_async_reset = "none";
defparam \WD[0]~I .output_power_up = "low";
defparam \WD[0]~I .output_register_mode = "none";
defparam \WD[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Address[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Address~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Address[0]));
// synopsys translate_off
defparam \Address[0]~I .input_async_reset = "none";
defparam \Address[0]~I .input_power_up = "low";
defparam \Address[0]~I .input_register_mode = "none";
defparam \Address[0]~I .input_sync_reset = "none";
defparam \Address[0]~I .oe_async_reset = "none";
defparam \Address[0]~I .oe_power_up = "low";
defparam \Address[0]~I .oe_register_mode = "none";
defparam \Address[0]~I .oe_sync_reset = "none";
defparam \Address[0]~I .operation_mode = "input";
defparam \Address[0]~I .output_async_reset = "none";
defparam \Address[0]~I .output_power_up = "low";
defparam \Address[0]~I .output_register_mode = "none";
defparam \Address[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Address[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Address~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Address[1]));
// synopsys translate_off
defparam \Address[1]~I .input_async_reset = "none";
defparam \Address[1]~I .input_power_up = "low";
defparam \Address[1]~I .input_register_mode = "none";
defparam \Address[1]~I .input_sync_reset = "none";
defparam \Address[1]~I .oe_async_reset = "none";
defparam \Address[1]~I .oe_power_up = "low";
defparam \Address[1]~I .oe_register_mode = "none";
defparam \Address[1]~I .oe_sync_reset = "none";
defparam \Address[1]~I .operation_mode = "input";
defparam \Address[1]~I .output_async_reset = "none";
defparam \Address[1]~I .output_power_up = "low";
defparam \Address[1]~I .output_register_mode = "none";
defparam \Address[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Address[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Address~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Address[2]));
// synopsys translate_off
defparam \Address[2]~I .input_async_reset = "none";
defparam \Address[2]~I .input_power_up = "low";
defparam \Address[2]~I .input_register_mode = "none";
defparam \Address[2]~I .input_sync_reset = "none";
defparam \Address[2]~I .oe_async_reset = "none";
defparam \Address[2]~I .oe_power_up = "low";
defparam \Address[2]~I .oe_register_mode = "none";
defparam \Address[2]~I .oe_sync_reset = "none";
defparam \Address[2]~I .operation_mode = "input";
defparam \Address[2]~I .output_async_reset = "none";
defparam \Address[2]~I .output_power_up = "low";
defparam \Address[2]~I .output_register_mode = "none";
defparam \Address[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Address[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Address~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Address[3]));
// synopsys translate_off
defparam \Address[3]~I .input_async_reset = "none";
defparam \Address[3]~I .input_power_up = "low";
defparam \Address[3]~I .input_register_mode = "none";
defparam \Address[3]~I .input_sync_reset = "none";
defparam \Address[3]~I .oe_async_reset = "none";
defparam \Address[3]~I .oe_power_up = "low";
defparam \Address[3]~I .oe_register_mode = "none";
defparam \Address[3]~I .oe_sync_reset = "none";
defparam \Address[3]~I .operation_mode = "input";
defparam \Address[3]~I .output_async_reset = "none";
defparam \Address[3]~I .output_power_up = "low";
defparam \Address[3]~I .output_register_mode = "none";
defparam \Address[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Address[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Address~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Address[4]));
// synopsys translate_off
defparam \Address[4]~I .input_async_reset = "none";
defparam \Address[4]~I .input_power_up = "low";
defparam \Address[4]~I .input_register_mode = "none";
defparam \Address[4]~I .input_sync_reset = "none";
defparam \Address[4]~I .oe_async_reset = "none";
defparam \Address[4]~I .oe_power_up = "low";
defparam \Address[4]~I .oe_register_mode = "none";
defparam \Address[4]~I .oe_sync_reset = "none";
defparam \Address[4]~I .operation_mode = "input";
defparam \Address[4]~I .output_async_reset = "none";
defparam \Address[4]~I .output_power_up = "low";
defparam \Address[4]~I .output_register_mode = "none";
defparam \Address[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Address[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Address~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Address[5]));
// synopsys translate_off
defparam \Address[5]~I .input_async_reset = "none";
defparam \Address[5]~I .input_power_up = "low";
defparam \Address[5]~I .input_register_mode = "none";
defparam \Address[5]~I .input_sync_reset = "none";
defparam \Address[5]~I .oe_async_reset = "none";
defparam \Address[5]~I .oe_power_up = "low";
defparam \Address[5]~I .oe_register_mode = "none";
defparam \Address[5]~I .oe_sync_reset = "none";
defparam \Address[5]~I .operation_mode = "input";
defparam \Address[5]~I .output_async_reset = "none";
defparam \Address[5]~I .output_power_up = "low";
defparam \Address[5]~I .output_register_mode = "none";
defparam \Address[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Address[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Address~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Address[6]));
// synopsys translate_off
defparam \Address[6]~I .input_async_reset = "none";
defparam \Address[6]~I .input_power_up = "low";
defparam \Address[6]~I .input_register_mode = "none";
defparam \Address[6]~I .input_sync_reset = "none";
defparam \Address[6]~I .oe_async_reset = "none";
defparam \Address[6]~I .oe_power_up = "low";
defparam \Address[6]~I .oe_register_mode = "none";
defparam \Address[6]~I .oe_sync_reset = "none";
defparam \Address[6]~I .operation_mode = "input";
defparam \Address[6]~I .output_async_reset = "none";
defparam \Address[6]~I .output_power_up = "low";
defparam \Address[6]~I .output_register_mode = "none";
defparam \Address[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Address[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Address~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Address[7]));
// synopsys translate_off
defparam \Address[7]~I .input_async_reset = "none";
defparam \Address[7]~I .input_power_up = "low";
defparam \Address[7]~I .input_register_mode = "none";
defparam \Address[7]~I .input_sync_reset = "none";
defparam \Address[7]~I .oe_async_reset = "none";
defparam \Address[7]~I .oe_power_up = "low";
defparam \Address[7]~I .oe_register_mode = "none";
defparam \Address[7]~I .oe_sync_reset = "none";
defparam \Address[7]~I .operation_mode = "input";
defparam \Address[7]~I .output_async_reset = "none";
defparam \Address[7]~I .output_power_up = "low";
defparam \Address[7]~I .output_register_mode = "none";
defparam \Address[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Address[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Address~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Address[8]));
// synopsys translate_off
defparam \Address[8]~I .input_async_reset = "none";
defparam \Address[8]~I .input_power_up = "low";
defparam \Address[8]~I .input_register_mode = "none";
defparam \Address[8]~I .input_sync_reset = "none";
defparam \Address[8]~I .oe_async_reset = "none";
defparam \Address[8]~I .oe_power_up = "low";
defparam \Address[8]~I .oe_register_mode = "none";
defparam \Address[8]~I .oe_sync_reset = "none";
defparam \Address[8]~I .operation_mode = "input";
defparam \Address[8]~I .output_async_reset = "none";
defparam \Address[8]~I .output_power_up = "low";
defparam \Address[8]~I .output_register_mode = "none";
defparam \Address[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Address[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Address~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Address[9]));
// synopsys translate_off
defparam \Address[9]~I .input_async_reset = "none";
defparam \Address[9]~I .input_power_up = "low";
defparam \Address[9]~I .input_register_mode = "none";
defparam \Address[9]~I .input_sync_reset = "none";
defparam \Address[9]~I .oe_async_reset = "none";
defparam \Address[9]~I .oe_power_up = "low";
defparam \Address[9]~I .oe_register_mode = "none";
defparam \Address[9]~I .oe_sync_reset = "none";
defparam \Address[9]~I .operation_mode = "input";
defparam \Address[9]~I .output_async_reset = "none";
defparam \Address[9]~I .output_power_up = "low";
defparam \Address[9]~I .output_register_mode = "none";
defparam \Address[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Address[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Address~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Address[10]));
// synopsys translate_off
defparam \Address[10]~I .input_async_reset = "none";
defparam \Address[10]~I .input_power_up = "low";
defparam \Address[10]~I .input_register_mode = "none";
defparam \Address[10]~I .input_sync_reset = "none";
defparam \Address[10]~I .oe_async_reset = "none";
defparam \Address[10]~I .oe_power_up = "low";
defparam \Address[10]~I .oe_register_mode = "none";
defparam \Address[10]~I .oe_sync_reset = "none";
defparam \Address[10]~I .operation_mode = "input";
defparam \Address[10]~I .output_async_reset = "none";
defparam \Address[10]~I .output_power_up = "low";
defparam \Address[10]~I .output_register_mode = "none";
defparam \Address[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Address[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Address~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Address[11]));
// synopsys translate_off
defparam \Address[11]~I .input_async_reset = "none";
defparam \Address[11]~I .input_power_up = "low";
defparam \Address[11]~I .input_register_mode = "none";
defparam \Address[11]~I .input_sync_reset = "none";
defparam \Address[11]~I .oe_async_reset = "none";
defparam \Address[11]~I .oe_power_up = "low";
defparam \Address[11]~I .oe_register_mode = "none";
defparam \Address[11]~I .oe_sync_reset = "none";
defparam \Address[11]~I .operation_mode = "input";
defparam \Address[11]~I .output_async_reset = "none";
defparam \Address[11]~I .output_power_up = "low";
defparam \Address[11]~I .output_register_mode = "none";
defparam \Address[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X13_Y28
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [0]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a32 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y29
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [0]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N14
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[0]~0 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[0]~0_combout  = (!\Sram_rtl_0|auto_generated|address_reg_b [1] & ((\Sram_rtl_0|auto_generated|address_reg_b [0] & (\Sram_rtl_0|auto_generated|ram_block1a32~portbdataout )) # 
// (!\Sram_rtl_0|auto_generated|address_reg_b [0] & ((\Sram_rtl_0|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\Sram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\Sram_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datac(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[0]~0 .lut_mask = 16'h0D08;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WD[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WD~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[1]));
// synopsys translate_off
defparam \WD[1]~I .input_async_reset = "none";
defparam \WD[1]~I .input_power_up = "low";
defparam \WD[1]~I .input_register_mode = "none";
defparam \WD[1]~I .input_sync_reset = "none";
defparam \WD[1]~I .oe_async_reset = "none";
defparam \WD[1]~I .oe_power_up = "low";
defparam \WD[1]~I .oe_register_mode = "none";
defparam \WD[1]~I .oe_sync_reset = "none";
defparam \WD[1]~I .operation_mode = "input";
defparam \WD[1]~I .output_async_reset = "none";
defparam \WD[1]~I .output_power_up = "low";
defparam \WD[1]~I .output_register_mode = "none";
defparam \WD[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X13_Y30
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a64 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1272w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [1],\WD~combout [0]}),
	.portaaddr({\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 2047;
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .port_b_last_address = 2047;
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a64 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N28
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[0]~1 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[0]~1_combout  = (\Sram_rtl_0|auto_generated|mux3|result_node[0]~0_combout ) # ((\Sram_rtl_0|auto_generated|address_reg_b [1] & \Sram_rtl_0|auto_generated|ram_block1a64~portbdataout ))

	.dataa(vcc),
	.datab(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\Sram_rtl_0|auto_generated|mux3|result_node[0]~0_combout ),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a64~portbdataout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[0]~1 .lut_mask = 16'hFCF0;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RE~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RE~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RE));
// synopsys translate_off
defparam \RE~I .input_async_reset = "none";
defparam \RE~I .input_power_up = "low";
defparam \RE~I .input_register_mode = "none";
defparam \RE~I .input_sync_reset = "none";
defparam \RE~I .oe_async_reset = "none";
defparam \RE~I .oe_power_up = "low";
defparam \RE~I .oe_register_mode = "none";
defparam \RE~I .oe_sync_reset = "none";
defparam \RE~I .operation_mode = "input";
defparam \RE~I .output_async_reset = "none";
defparam \RE~I .output_power_up = "low";
defparam \RE~I .output_register_mode = "none";
defparam \RE~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WE~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WE~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WE));
// synopsys translate_off
defparam \WE~I .input_async_reset = "none";
defparam \WE~I .input_power_up = "low";
defparam \WE~I .input_register_mode = "none";
defparam \WE~I .input_sync_reset = "none";
defparam \WE~I .oe_async_reset = "none";
defparam \WE~I .oe_power_up = "low";
defparam \WE~I .oe_register_mode = "none";
defparam \WE~I .oe_sync_reset = "none";
defparam \WE~I .operation_mode = "input";
defparam \WE~I .output_async_reset = "none";
defparam \WE~I .output_power_up = "low";
defparam \WE~I .output_register_mode = "none";
defparam \WE~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N30
cycloneii_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (\RE~combout  & !\WE~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\RE~combout ),
	.datad(\WE~combout ),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'h00F0;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y30_N31
cycloneii_lcell_ff \RD[0]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\always0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RD[0]~en_regout ));

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Address[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Address~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Address[12]));
// synopsys translate_off
defparam \Address[12]~I .input_async_reset = "none";
defparam \Address[12]~I .input_power_up = "low";
defparam \Address[12]~I .input_register_mode = "none";
defparam \Address[12]~I .input_sync_reset = "none";
defparam \Address[12]~I .oe_async_reset = "none";
defparam \Address[12]~I .oe_power_up = "low";
defparam \Address[12]~I .oe_register_mode = "none";
defparam \Address[12]~I .oe_sync_reset = "none";
defparam \Address[12]~I .operation_mode = "input";
defparam \Address[12]~I .output_async_reset = "none";
defparam \Address[12]~I .output_power_up = "low";
defparam \Address[12]~I .output_register_mode = "none";
defparam \Address[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X12_Y30_N21
cycloneii_lcell_ff \Sram_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Address~combout [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Sram_rtl_0|auto_generated|address_reg_b [0]));

// Location: M4K_X13_Y26
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [1]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N20
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[1]~2 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[1]~2_combout  = (!\Sram_rtl_0|auto_generated|address_reg_b [1] & ((\Sram_rtl_0|auto_generated|address_reg_b [0] & (\Sram_rtl_0|auto_generated|ram_block1a33~portbdataout )) # 
// (!\Sram_rtl_0|auto_generated|address_reg_b [0] & ((\Sram_rtl_0|auto_generated|ram_block1a1~portbdataout )))))

	.dataa(\Sram_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datab(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\Sram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[1]~2 .lut_mask = 16'h2320;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N12
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[1]~3 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[1]~3_combout  = (\Sram_rtl_0|auto_generated|mux3|result_node[1]~2_combout ) # ((\Sram_rtl_0|auto_generated|address_reg_b [1] & \Sram_rtl_0|auto_generated|ram_block1a65 ))

	.dataa(vcc),
	.datab(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\Sram_rtl_0|auto_generated|mux3|result_node[1]~2_combout ),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a65 ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[1]~3 .lut_mask = 16'hFCF0;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y35_N16
cycloneii_lcell_comb \RD[1]~enfeeder (
// Equation(s):
// \RD[1]~enfeeder_combout  = \always0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\RD[1]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \RD[1]~enfeeder .lut_mask = 16'hFF00;
defparam \RD[1]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y35_N17
cycloneii_lcell_ff \RD[1]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RD[1]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RD[1]~en_regout ));

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WD[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WD~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[2]));
// synopsys translate_off
defparam \WD[2]~I .input_async_reset = "none";
defparam \WD[2]~I .input_power_up = "low";
defparam \WD[2]~I .input_register_mode = "none";
defparam \WD[2]~I .input_sync_reset = "none";
defparam \WD[2]~I .oe_async_reset = "none";
defparam \WD[2]~I .oe_power_up = "low";
defparam \WD[2]~I .oe_register_mode = "none";
defparam \WD[2]~I .oe_sync_reset = "none";
defparam \WD[2]~I .operation_mode = "input";
defparam \WD[2]~I .output_async_reset = "none";
defparam \WD[2]~I .output_power_up = "low";
defparam \WD[2]~I .output_register_mode = "none";
defparam \WD[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WD[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WD~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[3]));
// synopsys translate_off
defparam \WD[3]~I .input_async_reset = "none";
defparam \WD[3]~I .input_power_up = "low";
defparam \WD[3]~I .input_register_mode = "none";
defparam \WD[3]~I .input_sync_reset = "none";
defparam \WD[3]~I .oe_async_reset = "none";
defparam \WD[3]~I .oe_power_up = "low";
defparam \WD[3]~I .oe_register_mode = "none";
defparam \WD[3]~I .oe_sync_reset = "none";
defparam \WD[3]~I .operation_mode = "input";
defparam \WD[3]~I .output_async_reset = "none";
defparam \WD[3]~I .output_power_up = "low";
defparam \WD[3]~I .output_register_mode = "none";
defparam \WD[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X13_Y24
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a66 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1272w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [3],\WD~combout [2]}),
	.portaaddr({\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 2047;
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .port_b_last_address = 2047;
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a66 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y23
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [2]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y25
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [2]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a34 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N12
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[2]~4 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[2]~4_combout  = (!\Sram_rtl_0|auto_generated|address_reg_b [1] & ((\Sram_rtl_0|auto_generated|address_reg_b [0] & ((\Sram_rtl_0|auto_generated|ram_block1a34~portbdataout ))) # 
// (!\Sram_rtl_0|auto_generated|address_reg_b [0] & (\Sram_rtl_0|auto_generated|ram_block1a2~portbdataout ))))

	.dataa(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\Sram_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datac(\Sram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[2]~4 .lut_mask = 16'h5404;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N2
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[2]~5 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[2]~5_combout  = (\Sram_rtl_0|auto_generated|mux3|result_node[2]~4_combout ) # ((\Sram_rtl_0|auto_generated|ram_block1a66~portbdataout  & \Sram_rtl_0|auto_generated|address_reg_b [1]))

	.dataa(\Sram_rtl_0|auto_generated|ram_block1a66~portbdataout ),
	.datab(vcc),
	.datac(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\Sram_rtl_0|auto_generated|mux3|result_node[2]~4_combout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[2]~5 .lut_mask = 16'hFFA0;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y35_N18
cycloneii_lcell_comb \RD[2]~enfeeder (
// Equation(s):
// \RD[2]~enfeeder_combout  = \always0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\RD[2]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \RD[2]~enfeeder .lut_mask = 16'hFF00;
defparam \RD[2]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y35_N19
cycloneii_lcell_ff \RD[2]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RD[2]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RD[2]~en_regout ));

// Location: M4K_X13_Y21
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [3]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y22
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [3]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a35 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N0
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[3]~6 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[3]~6_combout  = (!\Sram_rtl_0|auto_generated|address_reg_b [1] & ((\Sram_rtl_0|auto_generated|address_reg_b [0] & ((\Sram_rtl_0|auto_generated|ram_block1a35~portbdataout ))) # 
// (!\Sram_rtl_0|auto_generated|address_reg_b [0] & (\Sram_rtl_0|auto_generated|ram_block1a3~portbdataout ))))

	.dataa(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\Sram_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datac(\Sram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[3]~6 .lut_mask = 16'h5404;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N22
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[3]~7 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[3]~7_combout  = (\Sram_rtl_0|auto_generated|mux3|result_node[3]~6_combout ) # ((\Sram_rtl_0|auto_generated|ram_block1a67  & \Sram_rtl_0|auto_generated|address_reg_b [1]))

	.dataa(vcc),
	.datab(\Sram_rtl_0|auto_generated|ram_block1a67 ),
	.datac(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\Sram_rtl_0|auto_generated|mux3|result_node[3]~6_combout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[3]~7 .lut_mask = 16'hFFC0;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N0
cycloneii_lcell_comb \RD[3]~enfeeder (
// Equation(s):
// \RD[3]~enfeeder_combout  = \always0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\RD[3]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \RD[3]~enfeeder .lut_mask = 16'hFF00;
defparam \RD[3]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y35_N1
cycloneii_lcell_ff \RD[3]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RD[3]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RD[3]~en_regout ));

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WD[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WD~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[4]));
// synopsys translate_off
defparam \WD[4]~I .input_async_reset = "none";
defparam \WD[4]~I .input_power_up = "low";
defparam \WD[4]~I .input_register_mode = "none";
defparam \WD[4]~I .input_sync_reset = "none";
defparam \WD[4]~I .oe_async_reset = "none";
defparam \WD[4]~I .oe_power_up = "low";
defparam \WD[4]~I .oe_register_mode = "none";
defparam \WD[4]~I .oe_sync_reset = "none";
defparam \WD[4]~I .operation_mode = "input";
defparam \WD[4]~I .output_async_reset = "none";
defparam \WD[4]~I .output_power_up = "low";
defparam \WD[4]~I .output_register_mode = "none";
defparam \WD[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X26_Y25
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [4]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a36 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y24
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [4]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N28
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[4]~8 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[4]~8_combout  = (!\Sram_rtl_0|auto_generated|address_reg_b [1] & ((\Sram_rtl_0|auto_generated|address_reg_b [0] & (\Sram_rtl_0|auto_generated|ram_block1a36~portbdataout )) # 
// (!\Sram_rtl_0|auto_generated|address_reg_b [0] & ((\Sram_rtl_0|auto_generated|ram_block1a4~portbdataout )))))

	.dataa(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\Sram_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datac(\Sram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[4]~8 .lut_mask = 16'h4540;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WD[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WD~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[5]));
// synopsys translate_off
defparam \WD[5]~I .input_async_reset = "none";
defparam \WD[5]~I .input_power_up = "low";
defparam \WD[5]~I .input_register_mode = "none";
defparam \WD[5]~I .input_sync_reset = "none";
defparam \WD[5]~I .oe_async_reset = "none";
defparam \WD[5]~I .oe_power_up = "low";
defparam \WD[5]~I .oe_register_mode = "none";
defparam \WD[5]~I .oe_sync_reset = "none";
defparam \WD[5]~I .operation_mode = "input";
defparam \WD[5]~I .output_async_reset = "none";
defparam \WD[5]~I .output_power_up = "low";
defparam \WD[5]~I .output_register_mode = "none";
defparam \WD[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X26_Y26
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1272w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [5],\WD~combout [4]}),
	.portaaddr({\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 2047;
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 2047;
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a68 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N6
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[4]~9 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[4]~9_combout  = (\Sram_rtl_0|auto_generated|mux3|result_node[4]~8_combout ) # ((\Sram_rtl_0|auto_generated|address_reg_b [1] & \Sram_rtl_0|auto_generated|ram_block1a68~portbdataout ))

	.dataa(vcc),
	.datab(\Sram_rtl_0|auto_generated|mux3|result_node[4]~8_combout ),
	.datac(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a68~portbdataout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[4]~9 .lut_mask = 16'hFCCC;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y35_N12
cycloneii_lcell_comb \RD[4]~enfeeder (
// Equation(s):
// \RD[4]~enfeeder_combout  = \always0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\RD[4]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \RD[4]~enfeeder .lut_mask = 16'hFF00;
defparam \RD[4]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y35_N13
cycloneii_lcell_ff \RD[4]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RD[4]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RD[4]~en_regout ));

// Location: M4K_X52_Y31
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [5]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a37 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N0
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[5]~10 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[5]~10_combout  = (!\Sram_rtl_0|auto_generated|address_reg_b [1] & ((\Sram_rtl_0|auto_generated|address_reg_b [0] & ((\Sram_rtl_0|auto_generated|ram_block1a37~portbdataout ))) # 
// (!\Sram_rtl_0|auto_generated|address_reg_b [0] & (\Sram_rtl_0|auto_generated|ram_block1a5~portbdataout ))))

	.dataa(\Sram_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datab(\Sram_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datac(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\Sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[5]~10 .lut_mask = 16'h0C0A;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N6
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[5]~11 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[5]~11_combout  = (\Sram_rtl_0|auto_generated|mux3|result_node[5]~10_combout ) # ((\Sram_rtl_0|auto_generated|ram_block1a69  & \Sram_rtl_0|auto_generated|address_reg_b [1]))

	.dataa(\Sram_rtl_0|auto_generated|ram_block1a69 ),
	.datab(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(vcc),
	.datad(\Sram_rtl_0|auto_generated|mux3|result_node[5]~10_combout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[5]~11 .lut_mask = 16'hFF88;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N2
cycloneii_lcell_comb \RD[5]~enfeeder (
// Equation(s):
// \RD[5]~enfeeder_combout  = \always0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\RD[5]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \RD[5]~enfeeder .lut_mask = 16'hFF00;
defparam \RD[5]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y35_N3
cycloneii_lcell_ff \RD[5]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RD[5]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RD[5]~en_regout ));

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WD[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WD~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[6]));
// synopsys translate_off
defparam \WD[6]~I .input_async_reset = "none";
defparam \WD[6]~I .input_power_up = "low";
defparam \WD[6]~I .input_register_mode = "none";
defparam \WD[6]~I .input_sync_reset = "none";
defparam \WD[6]~I .oe_async_reset = "none";
defparam \WD[6]~I .oe_power_up = "low";
defparam \WD[6]~I .oe_register_mode = "none";
defparam \WD[6]~I .oe_sync_reset = "none";
defparam \WD[6]~I .operation_mode = "input";
defparam \WD[6]~I .output_async_reset = "none";
defparam \WD[6]~I .output_power_up = "low";
defparam \WD[6]~I .output_register_mode = "none";
defparam \WD[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WD[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WD~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[7]));
// synopsys translate_off
defparam \WD[7]~I .input_async_reset = "none";
defparam \WD[7]~I .input_power_up = "low";
defparam \WD[7]~I .input_register_mode = "none";
defparam \WD[7]~I .input_sync_reset = "none";
defparam \WD[7]~I .oe_async_reset = "none";
defparam \WD[7]~I .oe_power_up = "low";
defparam \WD[7]~I .oe_register_mode = "none";
defparam \WD[7]~I .oe_sync_reset = "none";
defparam \WD[7]~I .operation_mode = "input";
defparam \WD[7]~I .output_async_reset = "none";
defparam \WD[7]~I .output_power_up = "low";
defparam \WD[7]~I .output_register_mode = "none";
defparam \WD[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X26_Y32
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a70 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1272w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [7],\WD~combout [6]}),
	.portaaddr({\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 2047;
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .port_b_last_address = 2047;
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a70 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y31
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [6]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a38 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N28
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[6]~12 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[6]~12_combout  = (!\Sram_rtl_0|auto_generated|address_reg_b [1] & ((\Sram_rtl_0|auto_generated|address_reg_b [0] & ((\Sram_rtl_0|auto_generated|ram_block1a38~portbdataout ))) # 
// (!\Sram_rtl_0|auto_generated|address_reg_b [0] & (\Sram_rtl_0|auto_generated|ram_block1a6~portbdataout ))))

	.dataa(\Sram_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datab(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\Sram_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datad(\Sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[6]~12 .lut_mask = 16'h3022;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N10
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[6]~13 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[6]~13_combout  = (\Sram_rtl_0|auto_generated|mux3|result_node[6]~12_combout ) # ((\Sram_rtl_0|auto_generated|ram_block1a70~portbdataout  & \Sram_rtl_0|auto_generated|address_reg_b [1]))

	.dataa(\Sram_rtl_0|auto_generated|ram_block1a70~portbdataout ),
	.datab(\Sram_rtl_0|auto_generated|mux3|result_node[6]~12_combout ),
	.datac(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[6]~13 .lut_mask = 16'hECEC;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N16
cycloneii_lcell_comb \RD[6]~enfeeder (
// Equation(s):
// \RD[6]~enfeeder_combout  = \always0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\RD[6]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \RD[6]~enfeeder .lut_mask = 16'hFF00;
defparam \RD[6]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y35_N17
cycloneii_lcell_ff \RD[6]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RD[6]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RD[6]~en_regout ));

// Location: M4K_X52_Y33
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [7]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N12
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[7]~14 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[7]~14_combout  = (!\Sram_rtl_0|auto_generated|address_reg_b [1] & ((\Sram_rtl_0|auto_generated|address_reg_b [0] & (\Sram_rtl_0|auto_generated|ram_block1a39~portbdataout )) # 
// (!\Sram_rtl_0|auto_generated|address_reg_b [0] & ((\Sram_rtl_0|auto_generated|ram_block1a7~portbdataout )))))

	.dataa(\Sram_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datab(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\Sram_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datad(\Sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[7]~14 .lut_mask = 16'h2230;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N18
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[7]~15 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[7]~15_combout  = (\Sram_rtl_0|auto_generated|mux3|result_node[7]~14_combout ) # ((\Sram_rtl_0|auto_generated|address_reg_b [1] & \Sram_rtl_0|auto_generated|ram_block1a71 ))

	.dataa(\Sram_rtl_0|auto_generated|mux3|result_node[7]~14_combout ),
	.datab(vcc),
	.datac(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a71 ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[7]~15 .lut_mask = 16'hFAAA;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N14
cycloneii_lcell_comb \RD[7]~enfeeder (
// Equation(s):
// \RD[7]~enfeeder_combout  = \always0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\RD[7]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \RD[7]~enfeeder .lut_mask = 16'hFF00;
defparam \RD[7]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y35_N15
cycloneii_lcell_ff \RD[7]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RD[7]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RD[7]~en_regout ));

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WD[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WD~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[8]));
// synopsys translate_off
defparam \WD[8]~I .input_async_reset = "none";
defparam \WD[8]~I .input_power_up = "low";
defparam \WD[8]~I .input_register_mode = "none";
defparam \WD[8]~I .input_sync_reset = "none";
defparam \WD[8]~I .oe_async_reset = "none";
defparam \WD[8]~I .oe_power_up = "low";
defparam \WD[8]~I .oe_register_mode = "none";
defparam \WD[8]~I .oe_sync_reset = "none";
defparam \WD[8]~I .operation_mode = "input";
defparam \WD[8]~I .output_async_reset = "none";
defparam \WD[8]~I .output_power_up = "low";
defparam \WD[8]~I .output_register_mode = "none";
defparam \WD[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X13_Y35
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [8]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N16
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[8]~16 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[8]~16_combout  = (!\Sram_rtl_0|auto_generated|address_reg_b [1] & ((\Sram_rtl_0|auto_generated|address_reg_b [0] & (\Sram_rtl_0|auto_generated|ram_block1a40~portbdataout )) # 
// (!\Sram_rtl_0|auto_generated|address_reg_b [0] & ((\Sram_rtl_0|auto_generated|ram_block1a8~portbdataout )))))

	.dataa(\Sram_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datab(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\Sram_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datad(\Sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[8]~16 .lut_mask = 16'h2230;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WD[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WD~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[9]));
// synopsys translate_off
defparam \WD[9]~I .input_async_reset = "none";
defparam \WD[9]~I .input_power_up = "low";
defparam \WD[9]~I .input_register_mode = "none";
defparam \WD[9]~I .input_sync_reset = "none";
defparam \WD[9]~I .oe_async_reset = "none";
defparam \WD[9]~I .oe_power_up = "low";
defparam \WD[9]~I .oe_register_mode = "none";
defparam \WD[9]~I .oe_sync_reset = "none";
defparam \WD[9]~I .operation_mode = "input";
defparam \WD[9]~I .output_async_reset = "none";
defparam \WD[9]~I .output_power_up = "low";
defparam \WD[9]~I .output_register_mode = "none";
defparam \WD[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X13_Y33
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1272w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [9],\WD~combout [8]}),
	.portaaddr({\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 2047;
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 8;
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 2047;
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a72 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N2
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[8]~17 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[8]~17_combout  = (\Sram_rtl_0|auto_generated|mux3|result_node[8]~16_combout ) # ((\Sram_rtl_0|auto_generated|ram_block1a72~portbdataout  & \Sram_rtl_0|auto_generated|address_reg_b [1]))

	.dataa(\Sram_rtl_0|auto_generated|mux3|result_node[8]~16_combout ),
	.datab(\Sram_rtl_0|auto_generated|ram_block1a72~portbdataout ),
	.datac(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[8]~17 .lut_mask = 16'hEAEA;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y35_N14
cycloneii_lcell_comb \RD[8]~enfeeder (
// Equation(s):
// \RD[8]~enfeeder_combout  = \always0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\RD[8]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \RD[8]~enfeeder .lut_mask = 16'hFF00;
defparam \RD[8]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y35_N15
cycloneii_lcell_ff \RD[8]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RD[8]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RD[8]~en_regout ));

// Location: M4K_X13_Y31
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [9]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a41 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N26
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[9]~18 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[9]~18_combout  = (!\Sram_rtl_0|auto_generated|address_reg_b [1] & ((\Sram_rtl_0|auto_generated|address_reg_b [0] & ((\Sram_rtl_0|auto_generated|ram_block1a41~portbdataout ))) # 
// (!\Sram_rtl_0|auto_generated|address_reg_b [0] & (\Sram_rtl_0|auto_generated|ram_block1a9~portbdataout ))))

	.dataa(\Sram_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datab(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\Sram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[9]~18 .lut_mask = 16'h3202;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N24
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[9]~19 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[9]~19_combout  = (\Sram_rtl_0|auto_generated|mux3|result_node[9]~18_combout ) # ((\Sram_rtl_0|auto_generated|ram_block1a73  & \Sram_rtl_0|auto_generated|address_reg_b [1]))

	.dataa(\Sram_rtl_0|auto_generated|ram_block1a73 ),
	.datab(\Sram_rtl_0|auto_generated|mux3|result_node[9]~18_combout ),
	.datac(vcc),
	.datad(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[9]~19 .lut_mask = 16'hEECC;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N18
cycloneii_lcell_comb \RD[9]~enfeeder (
// Equation(s):
// \RD[9]~enfeeder_combout  = \always0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\RD[9]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \RD[9]~enfeeder .lut_mask = 16'hFF00;
defparam \RD[9]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y30_N19
cycloneii_lcell_ff \RD[9]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RD[9]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RD[9]~en_regout ));

// Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WD[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WD~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[10]));
// synopsys translate_off
defparam \WD[10]~I .input_async_reset = "none";
defparam \WD[10]~I .input_power_up = "low";
defparam \WD[10]~I .input_register_mode = "none";
defparam \WD[10]~I .input_sync_reset = "none";
defparam \WD[10]~I .oe_async_reset = "none";
defparam \WD[10]~I .oe_power_up = "low";
defparam \WD[10]~I .oe_register_mode = "none";
defparam \WD[10]~I .oe_sync_reset = "none";
defparam \WD[10]~I .operation_mode = "input";
defparam \WD[10]~I .output_async_reset = "none";
defparam \WD[10]~I .output_power_up = "low";
defparam \WD[10]~I .output_register_mode = "none";
defparam \WD[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WD[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WD~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[11]));
// synopsys translate_off
defparam \WD[11]~I .input_async_reset = "none";
defparam \WD[11]~I .input_power_up = "low";
defparam \WD[11]~I .input_register_mode = "none";
defparam \WD[11]~I .input_sync_reset = "none";
defparam \WD[11]~I .oe_async_reset = "none";
defparam \WD[11]~I .oe_power_up = "low";
defparam \WD[11]~I .oe_register_mode = "none";
defparam \WD[11]~I .oe_sync_reset = "none";
defparam \WD[11]~I .operation_mode = "input";
defparam \WD[11]~I .output_async_reset = "none";
defparam \WD[11]~I .output_power_up = "low";
defparam \WD[11]~I .output_register_mode = "none";
defparam \WD[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X26_Y13
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a74 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1272w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [11],\WD~combout [10]}),
	.portaaddr({\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 2047;
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .port_b_first_bit_number = 10;
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .port_b_last_address = 2047;
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a74 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y12
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [10]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y13
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [10]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a42 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[10]~20 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[10]~20_combout  = (!\Sram_rtl_0|auto_generated|address_reg_b [1] & ((\Sram_rtl_0|auto_generated|address_reg_b [0] & ((\Sram_rtl_0|auto_generated|ram_block1a42~portbdataout ))) # 
// (!\Sram_rtl_0|auto_generated|address_reg_b [0] & (\Sram_rtl_0|auto_generated|ram_block1a10~portbdataout ))))

	.dataa(\Sram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\Sram_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[10]~20 .lut_mask = 16'h3210;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[10]~21 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[10]~21_combout  = (\Sram_rtl_0|auto_generated|mux3|result_node[10]~20_combout ) # ((\Sram_rtl_0|auto_generated|ram_block1a74~portbdataout  & \Sram_rtl_0|auto_generated|address_reg_b [1]))

	.dataa(\Sram_rtl_0|auto_generated|ram_block1a74~portbdataout ),
	.datab(vcc),
	.datac(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\Sram_rtl_0|auto_generated|mux3|result_node[10]~20_combout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[10]~21 .lut_mask = 16'hFFA0;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N24
cycloneii_lcell_comb \RD[10]~enfeeder (
// Equation(s):
// \RD[10]~enfeeder_combout  = \always0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\RD[10]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \RD[10]~enfeeder .lut_mask = 16'hFF00;
defparam \RD[10]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y35_N25
cycloneii_lcell_ff \RD[10]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RD[10]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RD[10]~en_regout ));

// Location: M4K_X26_Y9
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [11]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a43 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y11
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [11]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[11]~22 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[11]~22_combout  = (!\Sram_rtl_0|auto_generated|address_reg_b [1] & ((\Sram_rtl_0|auto_generated|address_reg_b [0] & (\Sram_rtl_0|auto_generated|ram_block1a43~portbdataout )) # 
// (!\Sram_rtl_0|auto_generated|address_reg_b [0] & ((\Sram_rtl_0|auto_generated|ram_block1a11~portbdataout )))))

	.dataa(\Sram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\Sram_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[11]~22 .lut_mask = 16'h3120;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[11]~23 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[11]~23_combout  = (\Sram_rtl_0|auto_generated|mux3|result_node[11]~22_combout ) # ((\Sram_rtl_0|auto_generated|address_reg_b [1] & \Sram_rtl_0|auto_generated|ram_block1a75 ))

	.dataa(vcc),
	.datab(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\Sram_rtl_0|auto_generated|mux3|result_node[11]~22_combout ),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a75 ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[11]~23 .lut_mask = 16'hFCF0;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y35_N0
cycloneii_lcell_comb \RD[11]~enfeeder (
// Equation(s):
// \RD[11]~enfeeder_combout  = \always0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\RD[11]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \RD[11]~enfeeder .lut_mask = 16'hFF00;
defparam \RD[11]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y35_N1
cycloneii_lcell_ff \RD[11]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RD[11]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RD[11]~en_regout ));

// Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WD[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WD~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[12]));
// synopsys translate_off
defparam \WD[12]~I .input_async_reset = "none";
defparam \WD[12]~I .input_power_up = "low";
defparam \WD[12]~I .input_register_mode = "none";
defparam \WD[12]~I .input_sync_reset = "none";
defparam \WD[12]~I .oe_async_reset = "none";
defparam \WD[12]~I .oe_power_up = "low";
defparam \WD[12]~I .oe_register_mode = "none";
defparam \WD[12]~I .oe_sync_reset = "none";
defparam \WD[12]~I .operation_mode = "input";
defparam \WD[12]~I .output_async_reset = "none";
defparam \WD[12]~I .output_power_up = "low";
defparam \WD[12]~I .output_register_mode = "none";
defparam \WD[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X52_Y15
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [12]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a44 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y14
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [12]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[12]~24 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[12]~24_combout  = (!\Sram_rtl_0|auto_generated|address_reg_b [1] & ((\Sram_rtl_0|auto_generated|address_reg_b [0] & (\Sram_rtl_0|auto_generated|ram_block1a44~portbdataout )) # 
// (!\Sram_rtl_0|auto_generated|address_reg_b [0] & ((\Sram_rtl_0|auto_generated|ram_block1a12~portbdataout )))))

	.dataa(\Sram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\Sram_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[12]~24 .lut_mask = 16'h3120;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WD[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WD~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[13]));
// synopsys translate_off
defparam \WD[13]~I .input_async_reset = "none";
defparam \WD[13]~I .input_power_up = "low";
defparam \WD[13]~I .input_register_mode = "none";
defparam \WD[13]~I .input_sync_reset = "none";
defparam \WD[13]~I .oe_async_reset = "none";
defparam \WD[13]~I .oe_power_up = "low";
defparam \WD[13]~I .oe_register_mode = "none";
defparam \WD[13]~I .oe_sync_reset = "none";
defparam \WD[13]~I .operation_mode = "input";
defparam \WD[13]~I .output_async_reset = "none";
defparam \WD[13]~I .output_power_up = "low";
defparam \WD[13]~I .output_register_mode = "none";
defparam \WD[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X52_Y16
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1272w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [13],\WD~combout [12]}),
	.portaaddr({\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 2047;
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 2047;
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a76 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[12]~25 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[12]~25_combout  = (\Sram_rtl_0|auto_generated|mux3|result_node[12]~24_combout ) # ((\Sram_rtl_0|auto_generated|address_reg_b [1] & \Sram_rtl_0|auto_generated|ram_block1a76~portbdataout ))

	.dataa(vcc),
	.datab(\Sram_rtl_0|auto_generated|mux3|result_node[12]~24_combout ),
	.datac(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a76~portbdataout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[12]~25 .lut_mask = 16'hFCCC;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y35_N30
cycloneii_lcell_comb \RD[12]~enfeeder (
// Equation(s):
// \RD[12]~enfeeder_combout  = \always0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\RD[12]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \RD[12]~enfeeder .lut_mask = 16'hFF00;
defparam \RD[12]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y35_N31
cycloneii_lcell_ff \RD[12]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RD[12]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RD[12]~en_regout ));

// Location: M4K_X52_Y17
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [13]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y18
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [13]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a45 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[13]~26 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[13]~26_combout  = (!\Sram_rtl_0|auto_generated|address_reg_b [1] & ((\Sram_rtl_0|auto_generated|address_reg_b [0] & ((\Sram_rtl_0|auto_generated|ram_block1a45~portbdataout ))) # 
// (!\Sram_rtl_0|auto_generated|address_reg_b [0] & (\Sram_rtl_0|auto_generated|ram_block1a13~portbdataout ))))

	.dataa(\Sram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\Sram_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[13]~26 .lut_mask = 16'h3210;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[13]~27 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[13]~27_combout  = (\Sram_rtl_0|auto_generated|mux3|result_node[13]~26_combout ) # ((\Sram_rtl_0|auto_generated|address_reg_b [1] & \Sram_rtl_0|auto_generated|ram_block1a77 ))

	.dataa(vcc),
	.datab(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\Sram_rtl_0|auto_generated|ram_block1a77 ),
	.datad(\Sram_rtl_0|auto_generated|mux3|result_node[13]~26_combout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[13]~27 .lut_mask = 16'hFFC0;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N6
cycloneii_lcell_comb \RD[13]~enfeeder (
// Equation(s):
// \RD[13]~enfeeder_combout  = \always0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\RD[13]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \RD[13]~enfeeder .lut_mask = 16'hFF00;
defparam \RD[13]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y35_N7
cycloneii_lcell_ff \RD[13]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RD[13]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RD[13]~en_regout ));

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WD[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WD~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[14]));
// synopsys translate_off
defparam \WD[14]~I .input_async_reset = "none";
defparam \WD[14]~I .input_power_up = "low";
defparam \WD[14]~I .input_register_mode = "none";
defparam \WD[14]~I .input_sync_reset = "none";
defparam \WD[14]~I .oe_async_reset = "none";
defparam \WD[14]~I .oe_power_up = "low";
defparam \WD[14]~I .oe_register_mode = "none";
defparam \WD[14]~I .oe_sync_reset = "none";
defparam \WD[14]~I .operation_mode = "input";
defparam \WD[14]~I .output_async_reset = "none";
defparam \WD[14]~I .output_power_up = "low";
defparam \WD[14]~I .output_register_mode = "none";
defparam \WD[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X26_Y6
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [14]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a46 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y5
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [14]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[14]~28 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[14]~28_combout  = (!\Sram_rtl_0|auto_generated|address_reg_b [1] & ((\Sram_rtl_0|auto_generated|address_reg_b [0] & (\Sram_rtl_0|auto_generated|ram_block1a46~portbdataout )) # 
// (!\Sram_rtl_0|auto_generated|address_reg_b [0] & ((\Sram_rtl_0|auto_generated|ram_block1a14~portbdataout )))))

	.dataa(\Sram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\Sram_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[14]~28 .lut_mask = 16'h3120;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WD[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WD~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[15]));
// synopsys translate_off
defparam \WD[15]~I .input_async_reset = "none";
defparam \WD[15]~I .input_power_up = "low";
defparam \WD[15]~I .input_register_mode = "none";
defparam \WD[15]~I .input_sync_reset = "none";
defparam \WD[15]~I .oe_async_reset = "none";
defparam \WD[15]~I .oe_power_up = "low";
defparam \WD[15]~I .oe_register_mode = "none";
defparam \WD[15]~I .oe_sync_reset = "none";
defparam \WD[15]~I .operation_mode = "input";
defparam \WD[15]~I .output_async_reset = "none";
defparam \WD[15]~I .output_power_up = "low";
defparam \WD[15]~I .output_register_mode = "none";
defparam \WD[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X26_Y8
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a78 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1272w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [15],\WD~combout [14]}),
	.portaaddr({\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 2047;
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .port_b_first_bit_number = 14;
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .port_b_last_address = 2047;
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a78 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[14]~29 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[14]~29_combout  = (\Sram_rtl_0|auto_generated|mux3|result_node[14]~28_combout ) # ((\Sram_rtl_0|auto_generated|address_reg_b [1] & \Sram_rtl_0|auto_generated|ram_block1a78~portbdataout ))

	.dataa(\Sram_rtl_0|auto_generated|mux3|result_node[14]~28_combout ),
	.datab(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\Sram_rtl_0|auto_generated|ram_block1a78~portbdataout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[14]~29 .lut_mask = 16'hEAEA;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N12
cycloneii_lcell_comb \RD[14]~enfeeder (
// Equation(s):
// \RD[14]~enfeeder_combout  = \always0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\RD[14]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \RD[14]~enfeeder .lut_mask = 16'hFF00;
defparam \RD[14]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y35_N13
cycloneii_lcell_ff \RD[14]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RD[14]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RD[14]~en_regout ));

// Location: M4K_X26_Y7
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [15]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a47 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y4
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [15]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[15]~30 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[15]~30_combout  = (!\Sram_rtl_0|auto_generated|address_reg_b [1] & ((\Sram_rtl_0|auto_generated|address_reg_b [0] & (\Sram_rtl_0|auto_generated|ram_block1a47~portbdataout )) # 
// (!\Sram_rtl_0|auto_generated|address_reg_b [0] & ((\Sram_rtl_0|auto_generated|ram_block1a15~portbdataout )))))

	.dataa(\Sram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\Sram_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[15]~30 .lut_mask = 16'h3120;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[15]~31 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[15]~31_combout  = (\Sram_rtl_0|auto_generated|mux3|result_node[15]~30_combout ) # ((\Sram_rtl_0|auto_generated|address_reg_b [1] & \Sram_rtl_0|auto_generated|ram_block1a79 ))

	.dataa(vcc),
	.datab(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\Sram_rtl_0|auto_generated|mux3|result_node[15]~30_combout ),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a79 ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[15]~31 .lut_mask = 16'hFCF0;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N18
cycloneii_lcell_comb \RD[15]~enfeeder (
// Equation(s):
// \RD[15]~enfeeder_combout  = \always0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\RD[15]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \RD[15]~enfeeder .lut_mask = 16'hFF00;
defparam \RD[15]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y35_N19
cycloneii_lcell_ff \RD[15]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RD[15]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RD[15]~en_regout ));

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WD[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WD~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[16]));
// synopsys translate_off
defparam \WD[16]~I .input_async_reset = "none";
defparam \WD[16]~I .input_power_up = "low";
defparam \WD[16]~I .input_register_mode = "none";
defparam \WD[16]~I .input_sync_reset = "none";
defparam \WD[16]~I .oe_async_reset = "none";
defparam \WD[16]~I .oe_power_up = "low";
defparam \WD[16]~I .oe_register_mode = "none";
defparam \WD[16]~I .oe_sync_reset = "none";
defparam \WD[16]~I .operation_mode = "input";
defparam \WD[16]~I .output_async_reset = "none";
defparam \WD[16]~I .output_power_up = "low";
defparam \WD[16]~I .output_register_mode = "none";
defparam \WD[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WD[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WD~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[17]));
// synopsys translate_off
defparam \WD[17]~I .input_async_reset = "none";
defparam \WD[17]~I .input_power_up = "low";
defparam \WD[17]~I .input_register_mode = "none";
defparam \WD[17]~I .input_sync_reset = "none";
defparam \WD[17]~I .oe_async_reset = "none";
defparam \WD[17]~I .oe_power_up = "low";
defparam \WD[17]~I .oe_register_mode = "none";
defparam \WD[17]~I .oe_sync_reset = "none";
defparam \WD[17]~I .operation_mode = "input";
defparam \WD[17]~I .output_async_reset = "none";
defparam \WD[17]~I .output_power_up = "low";
defparam \WD[17]~I .output_register_mode = "none";
defparam \WD[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X26_Y16
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a80 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1272w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [17],\WD~combout [16]}),
	.portaaddr({\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 16;
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 2047;
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .port_b_first_bit_number = 16;
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .port_b_last_address = 2047;
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a80 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y17
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [16]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 16;
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a48 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[16]~32 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[16]~32_combout  = (!\Sram_rtl_0|auto_generated|address_reg_b [1] & ((\Sram_rtl_0|auto_generated|address_reg_b [0] & ((\Sram_rtl_0|auto_generated|ram_block1a48~portbdataout ))) # 
// (!\Sram_rtl_0|auto_generated|address_reg_b [0] & (\Sram_rtl_0|auto_generated|ram_block1a16~portbdataout ))))

	.dataa(\Sram_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datab(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\Sram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[16]~32 .lut_mask = 16'h3202;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[16]~33 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[16]~33_combout  = (\Sram_rtl_0|auto_generated|mux3|result_node[16]~32_combout ) # ((\Sram_rtl_0|auto_generated|ram_block1a80~portbdataout  & \Sram_rtl_0|auto_generated|address_reg_b [1]))

	.dataa(\Sram_rtl_0|auto_generated|ram_block1a80~portbdataout ),
	.datab(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\Sram_rtl_0|auto_generated|mux3|result_node[16]~32_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[16]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[16]~33 .lut_mask = 16'hF8F8;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[16]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N28
cycloneii_lcell_comb \RD[16]~enfeeder (
// Equation(s):
// \RD[16]~enfeeder_combout  = \always0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\RD[16]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \RD[16]~enfeeder .lut_mask = 16'hFF00;
defparam \RD[16]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y35_N29
cycloneii_lcell_ff \RD[16]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RD[16]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RD[16]~en_regout ));

// Location: M4K_X26_Y18
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [17]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a17 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[17]~34 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[17]~34_combout  = (!\Sram_rtl_0|auto_generated|address_reg_b [1] & ((\Sram_rtl_0|auto_generated|address_reg_b [0] & (\Sram_rtl_0|auto_generated|ram_block1a49~portbdataout )) # 
// (!\Sram_rtl_0|auto_generated|address_reg_b [0] & ((\Sram_rtl_0|auto_generated|ram_block1a17~portbdataout )))))

	.dataa(\Sram_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datab(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\Sram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[17]~34 .lut_mask = 16'h2320;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[17]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[17]~35 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[17]~35_combout  = (\Sram_rtl_0|auto_generated|mux3|result_node[17]~34_combout ) # ((\Sram_rtl_0|auto_generated|address_reg_b [1] & \Sram_rtl_0|auto_generated|ram_block1a81 ))

	.dataa(vcc),
	.datab(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\Sram_rtl_0|auto_generated|mux3|result_node[17]~34_combout ),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a81 ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[17]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[17]~35 .lut_mask = 16'hFCF0;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[17]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y35_N8
cycloneii_lcell_comb \RD[17]~enfeeder (
// Equation(s):
// \RD[17]~enfeeder_combout  = \always0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\RD[17]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \RD[17]~enfeeder .lut_mask = 16'hFF00;
defparam \RD[17]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y35_N9
cycloneii_lcell_ff \RD[17]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RD[17]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RD[17]~en_regout ));

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WD[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WD~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[18]));
// synopsys translate_off
defparam \WD[18]~I .input_async_reset = "none";
defparam \WD[18]~I .input_power_up = "low";
defparam \WD[18]~I .input_register_mode = "none";
defparam \WD[18]~I .input_sync_reset = "none";
defparam \WD[18]~I .oe_async_reset = "none";
defparam \WD[18]~I .oe_power_up = "low";
defparam \WD[18]~I .oe_register_mode = "none";
defparam \WD[18]~I .oe_sync_reset = "none";
defparam \WD[18]~I .operation_mode = "input";
defparam \WD[18]~I .output_async_reset = "none";
defparam \WD[18]~I .output_power_up = "low";
defparam \WD[18]~I .output_register_mode = "none";
defparam \WD[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X26_Y10
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [18]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y12
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [18]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 18;
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a50 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[18]~36 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[18]~36_combout  = (!\Sram_rtl_0|auto_generated|address_reg_b [1] & ((\Sram_rtl_0|auto_generated|address_reg_b [0] & ((\Sram_rtl_0|auto_generated|ram_block1a50~portbdataout ))) # 
// (!\Sram_rtl_0|auto_generated|address_reg_b [0] & (\Sram_rtl_0|auto_generated|ram_block1a18~portbdataout ))))

	.dataa(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\Sram_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datac(\Sram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[18]~36 .lut_mask = 16'h5404;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WD[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WD~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[19]));
// synopsys translate_off
defparam \WD[19]~I .input_async_reset = "none";
defparam \WD[19]~I .input_power_up = "low";
defparam \WD[19]~I .input_register_mode = "none";
defparam \WD[19]~I .input_sync_reset = "none";
defparam \WD[19]~I .oe_async_reset = "none";
defparam \WD[19]~I .oe_power_up = "low";
defparam \WD[19]~I .oe_register_mode = "none";
defparam \WD[19]~I .oe_sync_reset = "none";
defparam \WD[19]~I .operation_mode = "input";
defparam \WD[19]~I .output_async_reset = "none";
defparam \WD[19]~I .output_power_up = "low";
defparam \WD[19]~I .output_register_mode = "none";
defparam \WD[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X13_Y12
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a82 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1272w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [19],\WD~combout [18]}),
	.portaaddr({\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 18;
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 2047;
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .port_b_first_bit_number = 18;
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .port_b_last_address = 2047;
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a82 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[18]~37 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[18]~37_combout  = (\Sram_rtl_0|auto_generated|mux3|result_node[18]~36_combout ) # ((\Sram_rtl_0|auto_generated|address_reg_b [1] & \Sram_rtl_0|auto_generated|ram_block1a82~portbdataout ))

	.dataa(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(vcc),
	.datac(\Sram_rtl_0|auto_generated|mux3|result_node[18]~36_combout ),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a82~portbdataout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[18]~37 .lut_mask = 16'hFAF0;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y35_N26
cycloneii_lcell_comb \RD[18]~enfeeder (
// Equation(s):
// \RD[18]~enfeeder_combout  = \always0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\RD[18]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \RD[18]~enfeeder .lut_mask = 16'hFF00;
defparam \RD[18]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y35_N27
cycloneii_lcell_ff \RD[18]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RD[18]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RD[18]~en_regout ));

// Location: M4K_X13_Y10
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [19]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a19 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[19]~38 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[19]~38_combout  = (!\Sram_rtl_0|auto_generated|address_reg_b [1] & ((\Sram_rtl_0|auto_generated|address_reg_b [0] & (\Sram_rtl_0|auto_generated|ram_block1a51~portbdataout )) # 
// (!\Sram_rtl_0|auto_generated|address_reg_b [0] & ((\Sram_rtl_0|auto_generated|ram_block1a19~portbdataout )))))

	.dataa(\Sram_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datab(\Sram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\Sram_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datad(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[19]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[19]~38 .lut_mask = 16'h00B8;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[19]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N14
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[19]~39 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[19]~39_combout  = (\Sram_rtl_0|auto_generated|mux3|result_node[19]~38_combout ) # ((\Sram_rtl_0|auto_generated|address_reg_b [1] & \Sram_rtl_0|auto_generated|ram_block1a83 ))

	.dataa(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\Sram_rtl_0|auto_generated|ram_block1a83 ),
	.datac(vcc),
	.datad(\Sram_rtl_0|auto_generated|mux3|result_node[19]~38_combout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[19]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[19]~39 .lut_mask = 16'hFF88;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[19]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N30
cycloneii_lcell_comb \RD[19]~enfeeder (
// Equation(s):
// \RD[19]~enfeeder_combout  = \always0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\RD[19]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \RD[19]~enfeeder .lut_mask = 16'hFF00;
defparam \RD[19]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y35_N31
cycloneii_lcell_ff \RD[19]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RD[19]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RD[19]~en_regout ));

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WD[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WD~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[20]));
// synopsys translate_off
defparam \WD[20]~I .input_async_reset = "none";
defparam \WD[20]~I .input_power_up = "low";
defparam \WD[20]~I .input_register_mode = "none";
defparam \WD[20]~I .input_sync_reset = "none";
defparam \WD[20]~I .oe_async_reset = "none";
defparam \WD[20]~I .oe_power_up = "low";
defparam \WD[20]~I .oe_register_mode = "none";
defparam \WD[20]~I .oe_sync_reset = "none";
defparam \WD[20]~I .operation_mode = "input";
defparam \WD[20]~I .output_async_reset = "none";
defparam \WD[20]~I .output_power_up = "low";
defparam \WD[20]~I .output_register_mode = "none";
defparam \WD[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WD[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WD~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[21]));
// synopsys translate_off
defparam \WD[21]~I .input_async_reset = "none";
defparam \WD[21]~I .input_power_up = "low";
defparam \WD[21]~I .input_register_mode = "none";
defparam \WD[21]~I .input_sync_reset = "none";
defparam \WD[21]~I .oe_async_reset = "none";
defparam \WD[21]~I .oe_power_up = "low";
defparam \WD[21]~I .oe_register_mode = "none";
defparam \WD[21]~I .oe_sync_reset = "none";
defparam \WD[21]~I .operation_mode = "input";
defparam \WD[21]~I .output_async_reset = "none";
defparam \WD[21]~I .output_power_up = "low";
defparam \WD[21]~I .output_register_mode = "none";
defparam \WD[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X13_Y15
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a84 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1272w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [21],\WD~combout [20]}),
	.portaaddr({\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 20;
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 2047;
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .port_b_first_bit_number = 20;
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .port_b_last_address = 2047;
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a84 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y14
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [20]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a20 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y14
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [20]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 20;
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a52 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[20]~40 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[20]~40_combout  = (!\Sram_rtl_0|auto_generated|address_reg_b [1] & ((\Sram_rtl_0|auto_generated|address_reg_b [0] & ((\Sram_rtl_0|auto_generated|ram_block1a52~portbdataout ))) # 
// (!\Sram_rtl_0|auto_generated|address_reg_b [0] & (\Sram_rtl_0|auto_generated|ram_block1a20~portbdataout ))))

	.dataa(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\Sram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\Sram_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[20]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[20]~40 .lut_mask = 16'h5410;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[20]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N30
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[20]~41 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[20]~41_combout  = (\Sram_rtl_0|auto_generated|mux3|result_node[20]~40_combout ) # ((\Sram_rtl_0|auto_generated|ram_block1a84~portbdataout  & \Sram_rtl_0|auto_generated|address_reg_b [1]))

	.dataa(\Sram_rtl_0|auto_generated|ram_block1a84~portbdataout ),
	.datab(\Sram_rtl_0|auto_generated|mux3|result_node[20]~40_combout ),
	.datac(vcc),
	.datad(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[20]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[20]~41 .lut_mask = 16'hEECC;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[20]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N8
cycloneii_lcell_comb \RD[20]~enfeeder (
// Equation(s):
// \RD[20]~enfeeder_combout  = \always0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\RD[20]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \RD[20]~enfeeder .lut_mask = 16'hFF00;
defparam \RD[20]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y35_N9
cycloneii_lcell_ff \RD[20]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RD[20]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RD[20]~en_regout ));

// Location: M4K_X13_Y13
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [21]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a21 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y11
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [21]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 21;
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a53 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N20
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[21]~42 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[21]~42_combout  = (!\Sram_rtl_0|auto_generated|address_reg_b [1] & ((\Sram_rtl_0|auto_generated|address_reg_b [0] & ((\Sram_rtl_0|auto_generated|ram_block1a53~portbdataout ))) # 
// (!\Sram_rtl_0|auto_generated|address_reg_b [0] & (\Sram_rtl_0|auto_generated|ram_block1a21~portbdataout ))))

	.dataa(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\Sram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\Sram_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[21]~42 .lut_mask = 16'h5410;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[21]~43 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[21]~43_combout  = (\Sram_rtl_0|auto_generated|mux3|result_node[21]~42_combout ) # ((\Sram_rtl_0|auto_generated|ram_block1a85  & \Sram_rtl_0|auto_generated|address_reg_b [1]))

	.dataa(\Sram_rtl_0|auto_generated|mux3|result_node[21]~42_combout ),
	.datab(\Sram_rtl_0|auto_generated|ram_block1a85 ),
	.datac(vcc),
	.datad(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[21]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[21]~43 .lut_mask = 16'hEEAA;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[21]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y35_N28
cycloneii_lcell_comb \RD[21]~enfeeder (
// Equation(s):
// \RD[21]~enfeeder_combout  = \always0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\RD[21]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \RD[21]~enfeeder .lut_mask = 16'hFF00;
defparam \RD[21]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y35_N29
cycloneii_lcell_ff \RD[21]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RD[21]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RD[21]~en_regout ));

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WD[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WD~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[22]));
// synopsys translate_off
defparam \WD[22]~I .input_async_reset = "none";
defparam \WD[22]~I .input_power_up = "low";
defparam \WD[22]~I .input_register_mode = "none";
defparam \WD[22]~I .input_sync_reset = "none";
defparam \WD[22]~I .oe_async_reset = "none";
defparam \WD[22]~I .oe_power_up = "low";
defparam \WD[22]~I .oe_register_mode = "none";
defparam \WD[22]~I .oe_sync_reset = "none";
defparam \WD[22]~I .operation_mode = "input";
defparam \WD[22]~I .output_async_reset = "none";
defparam \WD[22]~I .output_power_up = "low";
defparam \WD[22]~I .output_register_mode = "none";
defparam \WD[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WD[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WD~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[23]));
// synopsys translate_off
defparam \WD[23]~I .input_async_reset = "none";
defparam \WD[23]~I .input_power_up = "low";
defparam \WD[23]~I .input_register_mode = "none";
defparam \WD[23]~I .input_sync_reset = "none";
defparam \WD[23]~I .oe_async_reset = "none";
defparam \WD[23]~I .oe_power_up = "low";
defparam \WD[23]~I .oe_register_mode = "none";
defparam \WD[23]~I .oe_sync_reset = "none";
defparam \WD[23]~I .operation_mode = "input";
defparam \WD[23]~I .output_async_reset = "none";
defparam \WD[23]~I .output_power_up = "low";
defparam \WD[23]~I .output_register_mode = "none";
defparam \WD[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X13_Y8
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a86 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1272w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [23],\WD~combout [22]}),
	.portaaddr({\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 22;
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 2047;
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .port_b_first_bit_number = 22;
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .port_b_last_address = 2047;
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a86 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y6
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [22]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 22;
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a54 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y4
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [22]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a22 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[22]~44 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[22]~44_combout  = (!\Sram_rtl_0|auto_generated|address_reg_b [1] & ((\Sram_rtl_0|auto_generated|address_reg_b [0] & (\Sram_rtl_0|auto_generated|ram_block1a54~portbdataout )) # 
// (!\Sram_rtl_0|auto_generated|address_reg_b [0] & ((\Sram_rtl_0|auto_generated|ram_block1a22~portbdataout )))))

	.dataa(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\Sram_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datac(\Sram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[22]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[22]~44 .lut_mask = 16'h4540;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[22]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[22]~45 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[22]~45_combout  = (\Sram_rtl_0|auto_generated|mux3|result_node[22]~44_combout ) # ((\Sram_rtl_0|auto_generated|ram_block1a86~portbdataout  & \Sram_rtl_0|auto_generated|address_reg_b [1]))

	.dataa(\Sram_rtl_0|auto_generated|ram_block1a86~portbdataout ),
	.datab(\Sram_rtl_0|auto_generated|mux3|result_node[22]~44_combout ),
	.datac(vcc),
	.datad(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[22]~45 .lut_mask = 16'hEECC;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N26
cycloneii_lcell_comb \RD[22]~enfeeder (
// Equation(s):
// \RD[22]~enfeeder_combout  = \always0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\RD[22]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \RD[22]~enfeeder .lut_mask = 16'hFF00;
defparam \RD[22]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y35_N27
cycloneii_lcell_ff \RD[22]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RD[22]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RD[22]~en_regout ));

// Location: M4K_X13_Y5
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [23]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a23 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y7
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [23]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 23;
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a55 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[23]~46 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[23]~46_combout  = (!\Sram_rtl_0|auto_generated|address_reg_b [1] & ((\Sram_rtl_0|auto_generated|address_reg_b [0] & ((\Sram_rtl_0|auto_generated|ram_block1a55~portbdataout ))) # 
// (!\Sram_rtl_0|auto_generated|address_reg_b [0] & (\Sram_rtl_0|auto_generated|ram_block1a23~portbdataout ))))

	.dataa(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\Sram_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datac(\Sram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[23]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[23]~46 .lut_mask = 16'h5404;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[23]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[23]~47 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[23]~47_combout  = (\Sram_rtl_0|auto_generated|mux3|result_node[23]~46_combout ) # ((\Sram_rtl_0|auto_generated|ram_block1a87  & \Sram_rtl_0|auto_generated|address_reg_b [1]))

	.dataa(\Sram_rtl_0|auto_generated|mux3|result_node[23]~46_combout ),
	.datab(\Sram_rtl_0|auto_generated|ram_block1a87 ),
	.datac(vcc),
	.datad(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[23]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[23]~47 .lut_mask = 16'hEEAA;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[23]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N4
cycloneii_lcell_comb \RD[23]~enfeeder (
// Equation(s):
// \RD[23]~enfeeder_combout  = \always0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\RD[23]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \RD[23]~enfeeder .lut_mask = 16'hFF00;
defparam \RD[23]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y35_N5
cycloneii_lcell_ff \RD[23]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RD[23]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RD[23]~en_regout ));

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WD[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WD~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[24]));
// synopsys translate_off
defparam \WD[24]~I .input_async_reset = "none";
defparam \WD[24]~I .input_power_up = "low";
defparam \WD[24]~I .input_register_mode = "none";
defparam \WD[24]~I .input_sync_reset = "none";
defparam \WD[24]~I .oe_async_reset = "none";
defparam \WD[24]~I .oe_power_up = "low";
defparam \WD[24]~I .oe_register_mode = "none";
defparam \WD[24]~I .oe_sync_reset = "none";
defparam \WD[24]~I .operation_mode = "input";
defparam \WD[24]~I .output_async_reset = "none";
defparam \WD[24]~I .output_power_up = "low";
defparam \WD[24]~I .output_register_mode = "none";
defparam \WD[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WD[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WD~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[25]));
// synopsys translate_off
defparam \WD[25]~I .input_async_reset = "none";
defparam \WD[25]~I .input_power_up = "low";
defparam \WD[25]~I .input_register_mode = "none";
defparam \WD[25]~I .input_sync_reset = "none";
defparam \WD[25]~I .oe_async_reset = "none";
defparam \WD[25]~I .oe_power_up = "low";
defparam \WD[25]~I .oe_register_mode = "none";
defparam \WD[25]~I .oe_sync_reset = "none";
defparam \WD[25]~I .operation_mode = "input";
defparam \WD[25]~I .output_async_reset = "none";
defparam \WD[25]~I .output_power_up = "low";
defparam \WD[25]~I .output_register_mode = "none";
defparam \WD[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X13_Y16
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a88 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1272w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [25],\WD~combout [24]}),
	.portaaddr({\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 24;
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 2047;
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .port_b_first_bit_number = 24;
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .port_b_last_address = 2047;
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a88 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y19
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [24]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a24 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[24]~48 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[24]~48_combout  = (!\Sram_rtl_0|auto_generated|address_reg_b [1] & ((\Sram_rtl_0|auto_generated|address_reg_b [0] & (\Sram_rtl_0|auto_generated|ram_block1a56~portbdataout )) # 
// (!\Sram_rtl_0|auto_generated|address_reg_b [0] & ((\Sram_rtl_0|auto_generated|ram_block1a24~portbdataout )))))

	.dataa(\Sram_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datab(\Sram_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datac(\Sram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[24]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[24]~48 .lut_mask = 16'h00AC;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[24]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[24]~49 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[24]~49_combout  = (\Sram_rtl_0|auto_generated|mux3|result_node[24]~48_combout ) # ((\Sram_rtl_0|auto_generated|address_reg_b [1] & \Sram_rtl_0|auto_generated|ram_block1a88~portbdataout ))

	.dataa(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\Sram_rtl_0|auto_generated|ram_block1a88~portbdataout ),
	.datac(vcc),
	.datad(\Sram_rtl_0|auto_generated|mux3|result_node[24]~48_combout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[24]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[24]~49 .lut_mask = 16'hFF88;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[24]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y35_N22
cycloneii_lcell_comb \RD[24]~enfeeder (
// Equation(s):
// \RD[24]~enfeeder_combout  = \always0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\RD[24]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \RD[24]~enfeeder .lut_mask = 16'hFF00;
defparam \RD[24]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y35_N23
cycloneii_lcell_ff \RD[24]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RD[24]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RD[24]~en_regout ));

// Location: M4K_X13_Y17
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [25]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 25;
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a57 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[25]~50 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[25]~50_combout  = (!\Sram_rtl_0|auto_generated|address_reg_b [1] & ((\Sram_rtl_0|auto_generated|address_reg_b [0] & ((\Sram_rtl_0|auto_generated|ram_block1a57~portbdataout ))) # 
// (!\Sram_rtl_0|auto_generated|address_reg_b [0] & (\Sram_rtl_0|auto_generated|ram_block1a25~portbdataout ))))

	.dataa(\Sram_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datab(\Sram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\Sram_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datad(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[25]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[25]~50 .lut_mask = 16'h00E2;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[25]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[25]~51 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[25]~51_combout  = (\Sram_rtl_0|auto_generated|mux3|result_node[25]~50_combout ) # ((\Sram_rtl_0|auto_generated|address_reg_b [1] & \Sram_rtl_0|auto_generated|ram_block1a89 ))

	.dataa(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(vcc),
	.datac(\Sram_rtl_0|auto_generated|ram_block1a89 ),
	.datad(\Sram_rtl_0|auto_generated|mux3|result_node[25]~50_combout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[25]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[25]~51 .lut_mask = 16'hFFA0;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[25]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y35_N20
cycloneii_lcell_comb \RD[25]~enfeeder (
// Equation(s):
// \RD[25]~enfeeder_combout  = \always0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\RD[25]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \RD[25]~enfeeder .lut_mask = 16'hFF00;
defparam \RD[25]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y35_N21
cycloneii_lcell_ff \RD[25]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RD[25]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RD[25]~en_regout ));

// Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WD[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WD~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[26]));
// synopsys translate_off
defparam \WD[26]~I .input_async_reset = "none";
defparam \WD[26]~I .input_power_up = "low";
defparam \WD[26]~I .input_register_mode = "none";
defparam \WD[26]~I .input_sync_reset = "none";
defparam \WD[26]~I .oe_async_reset = "none";
defparam \WD[26]~I .oe_power_up = "low";
defparam \WD[26]~I .oe_register_mode = "none";
defparam \WD[26]~I .oe_sync_reset = "none";
defparam \WD[26]~I .operation_mode = "input";
defparam \WD[26]~I .output_async_reset = "none";
defparam \WD[26]~I .output_power_up = "low";
defparam \WD[26]~I .output_register_mode = "none";
defparam \WD[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X52_Y25
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [26]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 26;
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a58 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y23
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [26]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a26 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N4
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[26]~52 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[26]~52_combout  = (!\Sram_rtl_0|auto_generated|address_reg_b [1] & ((\Sram_rtl_0|auto_generated|address_reg_b [0] & (\Sram_rtl_0|auto_generated|ram_block1a58~portbdataout )) # 
// (!\Sram_rtl_0|auto_generated|address_reg_b [0] & ((\Sram_rtl_0|auto_generated|ram_block1a26~portbdataout )))))

	.dataa(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\Sram_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datac(\Sram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[26]~52 .lut_mask = 16'h4540;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WD[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WD~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[27]));
// synopsys translate_off
defparam \WD[27]~I .input_async_reset = "none";
defparam \WD[27]~I .input_power_up = "low";
defparam \WD[27]~I .input_register_mode = "none";
defparam \WD[27]~I .input_sync_reset = "none";
defparam \WD[27]~I .oe_async_reset = "none";
defparam \WD[27]~I .oe_power_up = "low";
defparam \WD[27]~I .oe_register_mode = "none";
defparam \WD[27]~I .oe_sync_reset = "none";
defparam \WD[27]~I .operation_mode = "input";
defparam \WD[27]~I .output_async_reset = "none";
defparam \WD[27]~I .output_power_up = "low";
defparam \WD[27]~I .output_register_mode = "none";
defparam \WD[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X52_Y24
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a90 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1272w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [27],\WD~combout [26]}),
	.portaaddr({\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 26;
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 2047;
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .port_b_first_bit_number = 26;
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .port_b_last_address = 2047;
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a90 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N10
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[26]~53 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[26]~53_combout  = (\Sram_rtl_0|auto_generated|mux3|result_node[26]~52_combout ) # ((\Sram_rtl_0|auto_generated|address_reg_b [1] & \Sram_rtl_0|auto_generated|ram_block1a90~portbdataout ))

	.dataa(vcc),
	.datab(\Sram_rtl_0|auto_generated|mux3|result_node[26]~52_combout ),
	.datac(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a90~portbdataout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[26]~53 .lut_mask = 16'hFCCC;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y35_N10
cycloneii_lcell_comb \RD[26]~enfeeder (
// Equation(s):
// \RD[26]~enfeeder_combout  = \always0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\RD[26]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \RD[26]~enfeeder .lut_mask = 16'hFF00;
defparam \RD[26]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y35_N11
cycloneii_lcell_ff \RD[26]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RD[26]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RD[26]~en_regout ));

// Location: M4K_X52_Y26
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [27]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 27;
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a59 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y27
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [27]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a27 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N16
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[27]~54 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[27]~54_combout  = (!\Sram_rtl_0|auto_generated|address_reg_b [1] & ((\Sram_rtl_0|auto_generated|address_reg_b [0] & (\Sram_rtl_0|auto_generated|ram_block1a59~portbdataout )) # 
// (!\Sram_rtl_0|auto_generated|address_reg_b [0] & ((\Sram_rtl_0|auto_generated|ram_block1a27~portbdataout )))))

	.dataa(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\Sram_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datac(\Sram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[27]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[27]~54 .lut_mask = 16'h4540;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[27]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N18
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[27]~55 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[27]~55_combout  = (\Sram_rtl_0|auto_generated|mux3|result_node[27]~54_combout ) # ((\Sram_rtl_0|auto_generated|address_reg_b [1] & \Sram_rtl_0|auto_generated|ram_block1a91 ))

	.dataa(\Sram_rtl_0|auto_generated|mux3|result_node[27]~54_combout ),
	.datab(vcc),
	.datac(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a91 ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[27]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[27]~55 .lut_mask = 16'hFAAA;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[27]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N10
cycloneii_lcell_comb \RD[27]~enfeeder (
// Equation(s):
// \RD[27]~enfeeder_combout  = \always0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\RD[27]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \RD[27]~enfeeder .lut_mask = 16'hFF00;
defparam \RD[27]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y35_N11
cycloneii_lcell_ff \RD[27]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RD[27]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RD[27]~en_regout ));

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WD[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WD~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[28]));
// synopsys translate_off
defparam \WD[28]~I .input_async_reset = "none";
defparam \WD[28]~I .input_power_up = "low";
defparam \WD[28]~I .input_register_mode = "none";
defparam \WD[28]~I .input_sync_reset = "none";
defparam \WD[28]~I .oe_async_reset = "none";
defparam \WD[28]~I .oe_power_up = "low";
defparam \WD[28]~I .oe_register_mode = "none";
defparam \WD[28]~I .oe_sync_reset = "none";
defparam \WD[28]~I .operation_mode = "input";
defparam \WD[28]~I .output_async_reset = "none";
defparam \WD[28]~I .output_power_up = "low";
defparam \WD[28]~I .output_register_mode = "none";
defparam \WD[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X26_Y23
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [28]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a28 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y22
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [28]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 28;
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a60 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N20
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[28]~56 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[28]~56_combout  = (!\Sram_rtl_0|auto_generated|address_reg_b [1] & ((\Sram_rtl_0|auto_generated|address_reg_b [0] & ((\Sram_rtl_0|auto_generated|ram_block1a60~portbdataout ))) # 
// (!\Sram_rtl_0|auto_generated|address_reg_b [0] & (\Sram_rtl_0|auto_generated|ram_block1a28~portbdataout ))))

	.dataa(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\Sram_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datac(\Sram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[28]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[28]~56 .lut_mask = 16'h5404;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[28]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WD[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WD~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[29]));
// synopsys translate_off
defparam \WD[29]~I .input_async_reset = "none";
defparam \WD[29]~I .input_power_up = "low";
defparam \WD[29]~I .input_register_mode = "none";
defparam \WD[29]~I .input_sync_reset = "none";
defparam \WD[29]~I .oe_async_reset = "none";
defparam \WD[29]~I .oe_power_up = "low";
defparam \WD[29]~I .oe_register_mode = "none";
defparam \WD[29]~I .oe_sync_reset = "none";
defparam \WD[29]~I .operation_mode = "input";
defparam \WD[29]~I .output_async_reset = "none";
defparam \WD[29]~I .output_power_up = "low";
defparam \WD[29]~I .output_register_mode = "none";
defparam \WD[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X26_Y22
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a92 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1272w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [29],\WD~combout [28]}),
	.portaaddr({\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 28;
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 2047;
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .port_b_first_bit_number = 28;
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .port_b_last_address = 2047;
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a92 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N30
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[28]~57 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[28]~57_combout  = (\Sram_rtl_0|auto_generated|mux3|result_node[28]~56_combout ) # ((\Sram_rtl_0|auto_generated|ram_block1a92~portbdataout  & \Sram_rtl_0|auto_generated|address_reg_b [1]))

	.dataa(\Sram_rtl_0|auto_generated|mux3|result_node[28]~56_combout ),
	.datab(\Sram_rtl_0|auto_generated|ram_block1a92~portbdataout ),
	.datac(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[28]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[28]~57 .lut_mask = 16'hEAEA;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[28]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N20
cycloneii_lcell_comb \RD[28]~enfeeder (
// Equation(s):
// \RD[28]~enfeeder_combout  = \always0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\RD[28]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \RD[28]~enfeeder .lut_mask = 16'hFF00;
defparam \RD[28]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y35_N21
cycloneii_lcell_ff \RD[28]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RD[28]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RD[28]~en_regout ));

// Location: M4K_X26_Y21
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1264w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [29]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 29;
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a61 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N24
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[29]~58 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[29]~58_combout  = (!\Sram_rtl_0|auto_generated|address_reg_b [1] & ((\Sram_rtl_0|auto_generated|address_reg_b [0] & ((\Sram_rtl_0|auto_generated|ram_block1a61~portbdataout ))) # 
// (!\Sram_rtl_0|auto_generated|address_reg_b [0] & (\Sram_rtl_0|auto_generated|ram_block1a29~portbdataout ))))

	.dataa(\Sram_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datab(\Sram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[29]~58 .lut_mask = 16'h0E02;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N26
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[29]~59 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[29]~59_combout  = (\Sram_rtl_0|auto_generated|mux3|result_node[29]~58_combout ) # ((\Sram_rtl_0|auto_generated|address_reg_b [1] & \Sram_rtl_0|auto_generated|ram_block1a93 ))

	.dataa(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(vcc),
	.datac(\Sram_rtl_0|auto_generated|mux3|result_node[29]~58_combout ),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a93 ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[29]~59 .lut_mask = 16'hFAF0;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y35_N24
cycloneii_lcell_comb \RD[29]~enfeeder (
// Equation(s):
// \RD[29]~enfeeder_combout  = \always0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\RD[29]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \RD[29]~enfeeder .lut_mask = 16'hFF00;
defparam \RD[29]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y35_N25
cycloneii_lcell_ff \RD[29]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RD[29]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RD[29]~en_regout ));

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WD[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WD~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[30]));
// synopsys translate_off
defparam \WD[30]~I .input_async_reset = "none";
defparam \WD[30]~I .input_power_up = "low";
defparam \WD[30]~I .input_register_mode = "none";
defparam \WD[30]~I .input_sync_reset = "none";
defparam \WD[30]~I .oe_async_reset = "none";
defparam \WD[30]~I .oe_power_up = "low";
defparam \WD[30]~I .oe_register_mode = "none";
defparam \WD[30]~I .oe_sync_reset = "none";
defparam \WD[30]~I .operation_mode = "input";
defparam \WD[30]~I .output_async_reset = "none";
defparam \WD[30]~I .output_power_up = "low";
defparam \WD[30]~I .output_register_mode = "none";
defparam \WD[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X26_Y29
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [30]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a30 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N20
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[30]~60 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[30]~60_combout  = (!\Sram_rtl_0|auto_generated|address_reg_b [1] & ((\Sram_rtl_0|auto_generated|address_reg_b [0] & (\Sram_rtl_0|auto_generated|ram_block1a62~portbdataout )) # 
// (!\Sram_rtl_0|auto_generated|address_reg_b [0] & ((\Sram_rtl_0|auto_generated|ram_block1a30~portbdataout )))))

	.dataa(\Sram_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datab(\Sram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[30]~60 .lut_mask = 16'h0B08;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WD[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WD~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[31]));
// synopsys translate_off
defparam \WD[31]~I .input_async_reset = "none";
defparam \WD[31]~I .input_power_up = "low";
defparam \WD[31]~I .input_register_mode = "none";
defparam \WD[31]~I .input_sync_reset = "none";
defparam \WD[31]~I .oe_async_reset = "none";
defparam \WD[31]~I .oe_power_up = "low";
defparam \WD[31]~I .oe_register_mode = "none";
defparam \WD[31]~I .oe_sync_reset = "none";
defparam \WD[31]~I .operation_mode = "input";
defparam \WD[31]~I .output_async_reset = "none";
defparam \WD[31]~I .output_power_up = "low";
defparam \WD[31]~I .output_register_mode = "none";
defparam \WD[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X26_Y33
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a94 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1272w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [31],\WD~combout [30]}),
	.portaaddr({\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 30;
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 2047;
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 11;
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 2;
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .port_b_first_bit_number = 30;
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .port_b_last_address = 2047;
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a94 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N26
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[30]~61 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[30]~61_combout  = (\Sram_rtl_0|auto_generated|mux3|result_node[30]~60_combout ) # ((\Sram_rtl_0|auto_generated|address_reg_b [1] & \Sram_rtl_0|auto_generated|ram_block1a94~portbdataout ))

	.dataa(\Sram_rtl_0|auto_generated|mux3|result_node[30]~60_combout ),
	.datab(vcc),
	.datac(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a94~portbdataout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[30]~61 .lut_mask = 16'hFAAA;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N22
cycloneii_lcell_comb \RD[30]~enfeeder (
// Equation(s):
// \RD[30]~enfeeder_combout  = \always0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\RD[30]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \RD[30]~enfeeder .lut_mask = 16'hFF00;
defparam \RD[30]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y35_N23
cycloneii_lcell_ff \RD[30]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RD[30]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RD[30]~en_regout ));

// Location: M4K_X26_Y34
cycloneii_ram_block \Sram_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\Sram_rtl_0|auto_generated|decode2|w_anode1251w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WD~combout [31]}),
	.portaaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Address~combout [11],\Address~combout [10],\Address~combout [9],\Address~combout [8],\Address~combout [7],\Address~combout [6],\Address~combout [5],\Address~combout [4],\Address~combout [3],\Address~combout [2],\Address~combout [1],\Address~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM";
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .port_a_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 12;
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .port_b_byte_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .port_b_data_in_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 4095;
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 10001;
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_write_enable_clear = "none";
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M4K";
defparam \Sram_rtl_0|auto_generated|ram_block1a31 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N4
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[31]~62 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[31]~62_combout  = (!\Sram_rtl_0|auto_generated|address_reg_b [1] & ((\Sram_rtl_0|auto_generated|address_reg_b [0] & (\Sram_rtl_0|auto_generated|ram_block1a63~portbdataout )) # 
// (!\Sram_rtl_0|auto_generated|address_reg_b [0] & ((\Sram_rtl_0|auto_generated|ram_block1a31~portbdataout )))))

	.dataa(\Sram_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datab(\Sram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[31]~62 .lut_mask = 16'h0B08;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[31]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N22
cycloneii_lcell_comb \Sram_rtl_0|auto_generated|mux3|result_node[31]~63 (
// Equation(s):
// \Sram_rtl_0|auto_generated|mux3|result_node[31]~63_combout  = (\Sram_rtl_0|auto_generated|mux3|result_node[31]~62_combout ) # ((\Sram_rtl_0|auto_generated|address_reg_b [1] & \Sram_rtl_0|auto_generated|ram_block1a95 ))

	.dataa(vcc),
	.datab(\Sram_rtl_0|auto_generated|mux3|result_node[31]~62_combout ),
	.datac(\Sram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\Sram_rtl_0|auto_generated|ram_block1a95 ),
	.cin(gnd),
	.combout(\Sram_rtl_0|auto_generated|mux3|result_node[31]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Sram_rtl_0|auto_generated|mux3|result_node[31]~63 .lut_mask = 16'hFCCC;
defparam \Sram_rtl_0|auto_generated|mux3|result_node[31]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y35_N2
cycloneii_lcell_comb \RD[31]~enfeeder (
// Equation(s):
// \RD[31]~enfeeder_combout  = \always0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\RD[31]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \RD[31]~enfeeder .lut_mask = 16'hFF00;
defparam \RD[31]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y35_N3
cycloneii_lcell_ff \RD[31]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\RD[31]~enfeeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RD[31]~en_regout ));

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[0]~I (
	.datain(\Sram_rtl_0|auto_generated|mux3|result_node[0]~1_combout ),
	.oe(\RD[0]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[0]));
// synopsys translate_off
defparam \RD[0]~I .input_async_reset = "none";
defparam \RD[0]~I .input_power_up = "low";
defparam \RD[0]~I .input_register_mode = "none";
defparam \RD[0]~I .input_sync_reset = "none";
defparam \RD[0]~I .oe_async_reset = "none";
defparam \RD[0]~I .oe_power_up = "low";
defparam \RD[0]~I .oe_register_mode = "none";
defparam \RD[0]~I .oe_sync_reset = "none";
defparam \RD[0]~I .operation_mode = "output";
defparam \RD[0]~I .output_async_reset = "none";
defparam \RD[0]~I .output_power_up = "low";
defparam \RD[0]~I .output_register_mode = "none";
defparam \RD[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[1]~I (
	.datain(\Sram_rtl_0|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(\RD[1]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[1]));
// synopsys translate_off
defparam \RD[1]~I .input_async_reset = "none";
defparam \RD[1]~I .input_power_up = "low";
defparam \RD[1]~I .input_register_mode = "none";
defparam \RD[1]~I .input_sync_reset = "none";
defparam \RD[1]~I .oe_async_reset = "none";
defparam \RD[1]~I .oe_power_up = "low";
defparam \RD[1]~I .oe_register_mode = "none";
defparam \RD[1]~I .oe_sync_reset = "none";
defparam \RD[1]~I .operation_mode = "output";
defparam \RD[1]~I .output_async_reset = "none";
defparam \RD[1]~I .output_power_up = "low";
defparam \RD[1]~I .output_register_mode = "none";
defparam \RD[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[2]~I (
	.datain(\Sram_rtl_0|auto_generated|mux3|result_node[2]~5_combout ),
	.oe(\RD[2]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[2]));
// synopsys translate_off
defparam \RD[2]~I .input_async_reset = "none";
defparam \RD[2]~I .input_power_up = "low";
defparam \RD[2]~I .input_register_mode = "none";
defparam \RD[2]~I .input_sync_reset = "none";
defparam \RD[2]~I .oe_async_reset = "none";
defparam \RD[2]~I .oe_power_up = "low";
defparam \RD[2]~I .oe_register_mode = "none";
defparam \RD[2]~I .oe_sync_reset = "none";
defparam \RD[2]~I .operation_mode = "output";
defparam \RD[2]~I .output_async_reset = "none";
defparam \RD[2]~I .output_power_up = "low";
defparam \RD[2]~I .output_register_mode = "none";
defparam \RD[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[3]~I (
	.datain(\Sram_rtl_0|auto_generated|mux3|result_node[3]~7_combout ),
	.oe(\RD[3]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[3]));
// synopsys translate_off
defparam \RD[3]~I .input_async_reset = "none";
defparam \RD[3]~I .input_power_up = "low";
defparam \RD[3]~I .input_register_mode = "none";
defparam \RD[3]~I .input_sync_reset = "none";
defparam \RD[3]~I .oe_async_reset = "none";
defparam \RD[3]~I .oe_power_up = "low";
defparam \RD[3]~I .oe_register_mode = "none";
defparam \RD[3]~I .oe_sync_reset = "none";
defparam \RD[3]~I .operation_mode = "output";
defparam \RD[3]~I .output_async_reset = "none";
defparam \RD[3]~I .output_power_up = "low";
defparam \RD[3]~I .output_register_mode = "none";
defparam \RD[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[4]~I (
	.datain(\Sram_rtl_0|auto_generated|mux3|result_node[4]~9_combout ),
	.oe(\RD[4]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[4]));
// synopsys translate_off
defparam \RD[4]~I .input_async_reset = "none";
defparam \RD[4]~I .input_power_up = "low";
defparam \RD[4]~I .input_register_mode = "none";
defparam \RD[4]~I .input_sync_reset = "none";
defparam \RD[4]~I .oe_async_reset = "none";
defparam \RD[4]~I .oe_power_up = "low";
defparam \RD[4]~I .oe_register_mode = "none";
defparam \RD[4]~I .oe_sync_reset = "none";
defparam \RD[4]~I .operation_mode = "output";
defparam \RD[4]~I .output_async_reset = "none";
defparam \RD[4]~I .output_power_up = "low";
defparam \RD[4]~I .output_register_mode = "none";
defparam \RD[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[5]~I (
	.datain(\Sram_rtl_0|auto_generated|mux3|result_node[5]~11_combout ),
	.oe(\RD[5]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[5]));
// synopsys translate_off
defparam \RD[5]~I .input_async_reset = "none";
defparam \RD[5]~I .input_power_up = "low";
defparam \RD[5]~I .input_register_mode = "none";
defparam \RD[5]~I .input_sync_reset = "none";
defparam \RD[5]~I .oe_async_reset = "none";
defparam \RD[5]~I .oe_power_up = "low";
defparam \RD[5]~I .oe_register_mode = "none";
defparam \RD[5]~I .oe_sync_reset = "none";
defparam \RD[5]~I .operation_mode = "output";
defparam \RD[5]~I .output_async_reset = "none";
defparam \RD[5]~I .output_power_up = "low";
defparam \RD[5]~I .output_register_mode = "none";
defparam \RD[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[6]~I (
	.datain(\Sram_rtl_0|auto_generated|mux3|result_node[6]~13_combout ),
	.oe(\RD[6]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[6]));
// synopsys translate_off
defparam \RD[6]~I .input_async_reset = "none";
defparam \RD[6]~I .input_power_up = "low";
defparam \RD[6]~I .input_register_mode = "none";
defparam \RD[6]~I .input_sync_reset = "none";
defparam \RD[6]~I .oe_async_reset = "none";
defparam \RD[6]~I .oe_power_up = "low";
defparam \RD[6]~I .oe_register_mode = "none";
defparam \RD[6]~I .oe_sync_reset = "none";
defparam \RD[6]~I .operation_mode = "output";
defparam \RD[6]~I .output_async_reset = "none";
defparam \RD[6]~I .output_power_up = "low";
defparam \RD[6]~I .output_register_mode = "none";
defparam \RD[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[7]~I (
	.datain(\Sram_rtl_0|auto_generated|mux3|result_node[7]~15_combout ),
	.oe(\RD[7]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[7]));
// synopsys translate_off
defparam \RD[7]~I .input_async_reset = "none";
defparam \RD[7]~I .input_power_up = "low";
defparam \RD[7]~I .input_register_mode = "none";
defparam \RD[7]~I .input_sync_reset = "none";
defparam \RD[7]~I .oe_async_reset = "none";
defparam \RD[7]~I .oe_power_up = "low";
defparam \RD[7]~I .oe_register_mode = "none";
defparam \RD[7]~I .oe_sync_reset = "none";
defparam \RD[7]~I .operation_mode = "output";
defparam \RD[7]~I .output_async_reset = "none";
defparam \RD[7]~I .output_power_up = "low";
defparam \RD[7]~I .output_register_mode = "none";
defparam \RD[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[8]~I (
	.datain(\Sram_rtl_0|auto_generated|mux3|result_node[8]~17_combout ),
	.oe(\RD[8]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[8]));
// synopsys translate_off
defparam \RD[8]~I .input_async_reset = "none";
defparam \RD[8]~I .input_power_up = "low";
defparam \RD[8]~I .input_register_mode = "none";
defparam \RD[8]~I .input_sync_reset = "none";
defparam \RD[8]~I .oe_async_reset = "none";
defparam \RD[8]~I .oe_power_up = "low";
defparam \RD[8]~I .oe_register_mode = "none";
defparam \RD[8]~I .oe_sync_reset = "none";
defparam \RD[8]~I .operation_mode = "output";
defparam \RD[8]~I .output_async_reset = "none";
defparam \RD[8]~I .output_power_up = "low";
defparam \RD[8]~I .output_register_mode = "none";
defparam \RD[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[9]~I (
	.datain(\Sram_rtl_0|auto_generated|mux3|result_node[9]~19_combout ),
	.oe(\RD[9]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[9]));
// synopsys translate_off
defparam \RD[9]~I .input_async_reset = "none";
defparam \RD[9]~I .input_power_up = "low";
defparam \RD[9]~I .input_register_mode = "none";
defparam \RD[9]~I .input_sync_reset = "none";
defparam \RD[9]~I .oe_async_reset = "none";
defparam \RD[9]~I .oe_power_up = "low";
defparam \RD[9]~I .oe_register_mode = "none";
defparam \RD[9]~I .oe_sync_reset = "none";
defparam \RD[9]~I .operation_mode = "output";
defparam \RD[9]~I .output_async_reset = "none";
defparam \RD[9]~I .output_power_up = "low";
defparam \RD[9]~I .output_register_mode = "none";
defparam \RD[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[10]~I (
	.datain(\Sram_rtl_0|auto_generated|mux3|result_node[10]~21_combout ),
	.oe(\RD[10]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[10]));
// synopsys translate_off
defparam \RD[10]~I .input_async_reset = "none";
defparam \RD[10]~I .input_power_up = "low";
defparam \RD[10]~I .input_register_mode = "none";
defparam \RD[10]~I .input_sync_reset = "none";
defparam \RD[10]~I .oe_async_reset = "none";
defparam \RD[10]~I .oe_power_up = "low";
defparam \RD[10]~I .oe_register_mode = "none";
defparam \RD[10]~I .oe_sync_reset = "none";
defparam \RD[10]~I .operation_mode = "output";
defparam \RD[10]~I .output_async_reset = "none";
defparam \RD[10]~I .output_power_up = "low";
defparam \RD[10]~I .output_register_mode = "none";
defparam \RD[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[11]~I (
	.datain(\Sram_rtl_0|auto_generated|mux3|result_node[11]~23_combout ),
	.oe(\RD[11]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[11]));
// synopsys translate_off
defparam \RD[11]~I .input_async_reset = "none";
defparam \RD[11]~I .input_power_up = "low";
defparam \RD[11]~I .input_register_mode = "none";
defparam \RD[11]~I .input_sync_reset = "none";
defparam \RD[11]~I .oe_async_reset = "none";
defparam \RD[11]~I .oe_power_up = "low";
defparam \RD[11]~I .oe_register_mode = "none";
defparam \RD[11]~I .oe_sync_reset = "none";
defparam \RD[11]~I .operation_mode = "output";
defparam \RD[11]~I .output_async_reset = "none";
defparam \RD[11]~I .output_power_up = "low";
defparam \RD[11]~I .output_register_mode = "none";
defparam \RD[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[12]~I (
	.datain(\Sram_rtl_0|auto_generated|mux3|result_node[12]~25_combout ),
	.oe(\RD[12]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[12]));
// synopsys translate_off
defparam \RD[12]~I .input_async_reset = "none";
defparam \RD[12]~I .input_power_up = "low";
defparam \RD[12]~I .input_register_mode = "none";
defparam \RD[12]~I .input_sync_reset = "none";
defparam \RD[12]~I .oe_async_reset = "none";
defparam \RD[12]~I .oe_power_up = "low";
defparam \RD[12]~I .oe_register_mode = "none";
defparam \RD[12]~I .oe_sync_reset = "none";
defparam \RD[12]~I .operation_mode = "output";
defparam \RD[12]~I .output_async_reset = "none";
defparam \RD[12]~I .output_power_up = "low";
defparam \RD[12]~I .output_register_mode = "none";
defparam \RD[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[13]~I (
	.datain(\Sram_rtl_0|auto_generated|mux3|result_node[13]~27_combout ),
	.oe(\RD[13]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[13]));
// synopsys translate_off
defparam \RD[13]~I .input_async_reset = "none";
defparam \RD[13]~I .input_power_up = "low";
defparam \RD[13]~I .input_register_mode = "none";
defparam \RD[13]~I .input_sync_reset = "none";
defparam \RD[13]~I .oe_async_reset = "none";
defparam \RD[13]~I .oe_power_up = "low";
defparam \RD[13]~I .oe_register_mode = "none";
defparam \RD[13]~I .oe_sync_reset = "none";
defparam \RD[13]~I .operation_mode = "output";
defparam \RD[13]~I .output_async_reset = "none";
defparam \RD[13]~I .output_power_up = "low";
defparam \RD[13]~I .output_register_mode = "none";
defparam \RD[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[14]~I (
	.datain(\Sram_rtl_0|auto_generated|mux3|result_node[14]~29_combout ),
	.oe(\RD[14]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[14]));
// synopsys translate_off
defparam \RD[14]~I .input_async_reset = "none";
defparam \RD[14]~I .input_power_up = "low";
defparam \RD[14]~I .input_register_mode = "none";
defparam \RD[14]~I .input_sync_reset = "none";
defparam \RD[14]~I .oe_async_reset = "none";
defparam \RD[14]~I .oe_power_up = "low";
defparam \RD[14]~I .oe_register_mode = "none";
defparam \RD[14]~I .oe_sync_reset = "none";
defparam \RD[14]~I .operation_mode = "output";
defparam \RD[14]~I .output_async_reset = "none";
defparam \RD[14]~I .output_power_up = "low";
defparam \RD[14]~I .output_register_mode = "none";
defparam \RD[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[15]~I (
	.datain(\Sram_rtl_0|auto_generated|mux3|result_node[15]~31_combout ),
	.oe(\RD[15]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[15]));
// synopsys translate_off
defparam \RD[15]~I .input_async_reset = "none";
defparam \RD[15]~I .input_power_up = "low";
defparam \RD[15]~I .input_register_mode = "none";
defparam \RD[15]~I .input_sync_reset = "none";
defparam \RD[15]~I .oe_async_reset = "none";
defparam \RD[15]~I .oe_power_up = "low";
defparam \RD[15]~I .oe_register_mode = "none";
defparam \RD[15]~I .oe_sync_reset = "none";
defparam \RD[15]~I .operation_mode = "output";
defparam \RD[15]~I .output_async_reset = "none";
defparam \RD[15]~I .output_power_up = "low";
defparam \RD[15]~I .output_register_mode = "none";
defparam \RD[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[16]~I (
	.datain(\Sram_rtl_0|auto_generated|mux3|result_node[16]~33_combout ),
	.oe(\RD[16]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[16]));
// synopsys translate_off
defparam \RD[16]~I .input_async_reset = "none";
defparam \RD[16]~I .input_power_up = "low";
defparam \RD[16]~I .input_register_mode = "none";
defparam \RD[16]~I .input_sync_reset = "none";
defparam \RD[16]~I .oe_async_reset = "none";
defparam \RD[16]~I .oe_power_up = "low";
defparam \RD[16]~I .oe_register_mode = "none";
defparam \RD[16]~I .oe_sync_reset = "none";
defparam \RD[16]~I .operation_mode = "output";
defparam \RD[16]~I .output_async_reset = "none";
defparam \RD[16]~I .output_power_up = "low";
defparam \RD[16]~I .output_register_mode = "none";
defparam \RD[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[17]~I (
	.datain(\Sram_rtl_0|auto_generated|mux3|result_node[17]~35_combout ),
	.oe(\RD[17]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[17]));
// synopsys translate_off
defparam \RD[17]~I .input_async_reset = "none";
defparam \RD[17]~I .input_power_up = "low";
defparam \RD[17]~I .input_register_mode = "none";
defparam \RD[17]~I .input_sync_reset = "none";
defparam \RD[17]~I .oe_async_reset = "none";
defparam \RD[17]~I .oe_power_up = "low";
defparam \RD[17]~I .oe_register_mode = "none";
defparam \RD[17]~I .oe_sync_reset = "none";
defparam \RD[17]~I .operation_mode = "output";
defparam \RD[17]~I .output_async_reset = "none";
defparam \RD[17]~I .output_power_up = "low";
defparam \RD[17]~I .output_register_mode = "none";
defparam \RD[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[18]~I (
	.datain(\Sram_rtl_0|auto_generated|mux3|result_node[18]~37_combout ),
	.oe(\RD[18]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[18]));
// synopsys translate_off
defparam \RD[18]~I .input_async_reset = "none";
defparam \RD[18]~I .input_power_up = "low";
defparam \RD[18]~I .input_register_mode = "none";
defparam \RD[18]~I .input_sync_reset = "none";
defparam \RD[18]~I .oe_async_reset = "none";
defparam \RD[18]~I .oe_power_up = "low";
defparam \RD[18]~I .oe_register_mode = "none";
defparam \RD[18]~I .oe_sync_reset = "none";
defparam \RD[18]~I .operation_mode = "output";
defparam \RD[18]~I .output_async_reset = "none";
defparam \RD[18]~I .output_power_up = "low";
defparam \RD[18]~I .output_register_mode = "none";
defparam \RD[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[19]~I (
	.datain(\Sram_rtl_0|auto_generated|mux3|result_node[19]~39_combout ),
	.oe(\RD[19]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[19]));
// synopsys translate_off
defparam \RD[19]~I .input_async_reset = "none";
defparam \RD[19]~I .input_power_up = "low";
defparam \RD[19]~I .input_register_mode = "none";
defparam \RD[19]~I .input_sync_reset = "none";
defparam \RD[19]~I .oe_async_reset = "none";
defparam \RD[19]~I .oe_power_up = "low";
defparam \RD[19]~I .oe_register_mode = "none";
defparam \RD[19]~I .oe_sync_reset = "none";
defparam \RD[19]~I .operation_mode = "output";
defparam \RD[19]~I .output_async_reset = "none";
defparam \RD[19]~I .output_power_up = "low";
defparam \RD[19]~I .output_register_mode = "none";
defparam \RD[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[20]~I (
	.datain(\Sram_rtl_0|auto_generated|mux3|result_node[20]~41_combout ),
	.oe(\RD[20]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[20]));
// synopsys translate_off
defparam \RD[20]~I .input_async_reset = "none";
defparam \RD[20]~I .input_power_up = "low";
defparam \RD[20]~I .input_register_mode = "none";
defparam \RD[20]~I .input_sync_reset = "none";
defparam \RD[20]~I .oe_async_reset = "none";
defparam \RD[20]~I .oe_power_up = "low";
defparam \RD[20]~I .oe_register_mode = "none";
defparam \RD[20]~I .oe_sync_reset = "none";
defparam \RD[20]~I .operation_mode = "output";
defparam \RD[20]~I .output_async_reset = "none";
defparam \RD[20]~I .output_power_up = "low";
defparam \RD[20]~I .output_register_mode = "none";
defparam \RD[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[21]~I (
	.datain(\Sram_rtl_0|auto_generated|mux3|result_node[21]~43_combout ),
	.oe(\RD[21]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[21]));
// synopsys translate_off
defparam \RD[21]~I .input_async_reset = "none";
defparam \RD[21]~I .input_power_up = "low";
defparam \RD[21]~I .input_register_mode = "none";
defparam \RD[21]~I .input_sync_reset = "none";
defparam \RD[21]~I .oe_async_reset = "none";
defparam \RD[21]~I .oe_power_up = "low";
defparam \RD[21]~I .oe_register_mode = "none";
defparam \RD[21]~I .oe_sync_reset = "none";
defparam \RD[21]~I .operation_mode = "output";
defparam \RD[21]~I .output_async_reset = "none";
defparam \RD[21]~I .output_power_up = "low";
defparam \RD[21]~I .output_register_mode = "none";
defparam \RD[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[22]~I (
	.datain(\Sram_rtl_0|auto_generated|mux3|result_node[22]~45_combout ),
	.oe(\RD[22]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[22]));
// synopsys translate_off
defparam \RD[22]~I .input_async_reset = "none";
defparam \RD[22]~I .input_power_up = "low";
defparam \RD[22]~I .input_register_mode = "none";
defparam \RD[22]~I .input_sync_reset = "none";
defparam \RD[22]~I .oe_async_reset = "none";
defparam \RD[22]~I .oe_power_up = "low";
defparam \RD[22]~I .oe_register_mode = "none";
defparam \RD[22]~I .oe_sync_reset = "none";
defparam \RD[22]~I .operation_mode = "output";
defparam \RD[22]~I .output_async_reset = "none";
defparam \RD[22]~I .output_power_up = "low";
defparam \RD[22]~I .output_register_mode = "none";
defparam \RD[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[23]~I (
	.datain(\Sram_rtl_0|auto_generated|mux3|result_node[23]~47_combout ),
	.oe(\RD[23]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[23]));
// synopsys translate_off
defparam \RD[23]~I .input_async_reset = "none";
defparam \RD[23]~I .input_power_up = "low";
defparam \RD[23]~I .input_register_mode = "none";
defparam \RD[23]~I .input_sync_reset = "none";
defparam \RD[23]~I .oe_async_reset = "none";
defparam \RD[23]~I .oe_power_up = "low";
defparam \RD[23]~I .oe_register_mode = "none";
defparam \RD[23]~I .oe_sync_reset = "none";
defparam \RD[23]~I .operation_mode = "output";
defparam \RD[23]~I .output_async_reset = "none";
defparam \RD[23]~I .output_power_up = "low";
defparam \RD[23]~I .output_register_mode = "none";
defparam \RD[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[24]~I (
	.datain(\Sram_rtl_0|auto_generated|mux3|result_node[24]~49_combout ),
	.oe(\RD[24]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[24]));
// synopsys translate_off
defparam \RD[24]~I .input_async_reset = "none";
defparam \RD[24]~I .input_power_up = "low";
defparam \RD[24]~I .input_register_mode = "none";
defparam \RD[24]~I .input_sync_reset = "none";
defparam \RD[24]~I .oe_async_reset = "none";
defparam \RD[24]~I .oe_power_up = "low";
defparam \RD[24]~I .oe_register_mode = "none";
defparam \RD[24]~I .oe_sync_reset = "none";
defparam \RD[24]~I .operation_mode = "output";
defparam \RD[24]~I .output_async_reset = "none";
defparam \RD[24]~I .output_power_up = "low";
defparam \RD[24]~I .output_register_mode = "none";
defparam \RD[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[25]~I (
	.datain(\Sram_rtl_0|auto_generated|mux3|result_node[25]~51_combout ),
	.oe(\RD[25]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[25]));
// synopsys translate_off
defparam \RD[25]~I .input_async_reset = "none";
defparam \RD[25]~I .input_power_up = "low";
defparam \RD[25]~I .input_register_mode = "none";
defparam \RD[25]~I .input_sync_reset = "none";
defparam \RD[25]~I .oe_async_reset = "none";
defparam \RD[25]~I .oe_power_up = "low";
defparam \RD[25]~I .oe_register_mode = "none";
defparam \RD[25]~I .oe_sync_reset = "none";
defparam \RD[25]~I .operation_mode = "output";
defparam \RD[25]~I .output_async_reset = "none";
defparam \RD[25]~I .output_power_up = "low";
defparam \RD[25]~I .output_register_mode = "none";
defparam \RD[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[26]~I (
	.datain(\Sram_rtl_0|auto_generated|mux3|result_node[26]~53_combout ),
	.oe(\RD[26]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[26]));
// synopsys translate_off
defparam \RD[26]~I .input_async_reset = "none";
defparam \RD[26]~I .input_power_up = "low";
defparam \RD[26]~I .input_register_mode = "none";
defparam \RD[26]~I .input_sync_reset = "none";
defparam \RD[26]~I .oe_async_reset = "none";
defparam \RD[26]~I .oe_power_up = "low";
defparam \RD[26]~I .oe_register_mode = "none";
defparam \RD[26]~I .oe_sync_reset = "none";
defparam \RD[26]~I .operation_mode = "output";
defparam \RD[26]~I .output_async_reset = "none";
defparam \RD[26]~I .output_power_up = "low";
defparam \RD[26]~I .output_register_mode = "none";
defparam \RD[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[27]~I (
	.datain(\Sram_rtl_0|auto_generated|mux3|result_node[27]~55_combout ),
	.oe(\RD[27]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[27]));
// synopsys translate_off
defparam \RD[27]~I .input_async_reset = "none";
defparam \RD[27]~I .input_power_up = "low";
defparam \RD[27]~I .input_register_mode = "none";
defparam \RD[27]~I .input_sync_reset = "none";
defparam \RD[27]~I .oe_async_reset = "none";
defparam \RD[27]~I .oe_power_up = "low";
defparam \RD[27]~I .oe_register_mode = "none";
defparam \RD[27]~I .oe_sync_reset = "none";
defparam \RD[27]~I .operation_mode = "output";
defparam \RD[27]~I .output_async_reset = "none";
defparam \RD[27]~I .output_power_up = "low";
defparam \RD[27]~I .output_register_mode = "none";
defparam \RD[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[28]~I (
	.datain(\Sram_rtl_0|auto_generated|mux3|result_node[28]~57_combout ),
	.oe(\RD[28]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[28]));
// synopsys translate_off
defparam \RD[28]~I .input_async_reset = "none";
defparam \RD[28]~I .input_power_up = "low";
defparam \RD[28]~I .input_register_mode = "none";
defparam \RD[28]~I .input_sync_reset = "none";
defparam \RD[28]~I .oe_async_reset = "none";
defparam \RD[28]~I .oe_power_up = "low";
defparam \RD[28]~I .oe_register_mode = "none";
defparam \RD[28]~I .oe_sync_reset = "none";
defparam \RD[28]~I .operation_mode = "output";
defparam \RD[28]~I .output_async_reset = "none";
defparam \RD[28]~I .output_power_up = "low";
defparam \RD[28]~I .output_register_mode = "none";
defparam \RD[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[29]~I (
	.datain(\Sram_rtl_0|auto_generated|mux3|result_node[29]~59_combout ),
	.oe(\RD[29]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[29]));
// synopsys translate_off
defparam \RD[29]~I .input_async_reset = "none";
defparam \RD[29]~I .input_power_up = "low";
defparam \RD[29]~I .input_register_mode = "none";
defparam \RD[29]~I .input_sync_reset = "none";
defparam \RD[29]~I .oe_async_reset = "none";
defparam \RD[29]~I .oe_power_up = "low";
defparam \RD[29]~I .oe_register_mode = "none";
defparam \RD[29]~I .oe_sync_reset = "none";
defparam \RD[29]~I .operation_mode = "output";
defparam \RD[29]~I .output_async_reset = "none";
defparam \RD[29]~I .output_power_up = "low";
defparam \RD[29]~I .output_register_mode = "none";
defparam \RD[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[30]~I (
	.datain(\Sram_rtl_0|auto_generated|mux3|result_node[30]~61_combout ),
	.oe(\RD[30]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[30]));
// synopsys translate_off
defparam \RD[30]~I .input_async_reset = "none";
defparam \RD[30]~I .input_power_up = "low";
defparam \RD[30]~I .input_register_mode = "none";
defparam \RD[30]~I .input_sync_reset = "none";
defparam \RD[30]~I .oe_async_reset = "none";
defparam \RD[30]~I .oe_power_up = "low";
defparam \RD[30]~I .oe_register_mode = "none";
defparam \RD[30]~I .oe_sync_reset = "none";
defparam \RD[30]~I .operation_mode = "output";
defparam \RD[30]~I .output_async_reset = "none";
defparam \RD[30]~I .output_power_up = "low";
defparam \RD[30]~I .output_register_mode = "none";
defparam \RD[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RD[31]~I (
	.datain(\Sram_rtl_0|auto_generated|mux3|result_node[31]~63_combout ),
	.oe(\RD[31]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RD[31]));
// synopsys translate_off
defparam \RD[31]~I .input_async_reset = "none";
defparam \RD[31]~I .input_power_up = "low";
defparam \RD[31]~I .input_register_mode = "none";
defparam \RD[31]~I .input_sync_reset = "none";
defparam \RD[31]~I .oe_async_reset = "none";
defparam \RD[31]~I .oe_power_up = "low";
defparam \RD[31]~I .oe_register_mode = "none";
defparam \RD[31]~I .oe_sync_reset = "none";
defparam \RD[31]~I .operation_mode = "output";
defparam \RD[31]~I .output_async_reset = "none";
defparam \RD[31]~I .output_power_up = "low";
defparam \RD[31]~I .output_register_mode = "none";
defparam \RD[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Address[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Address[14]));
// synopsys translate_off
defparam \Address[14]~I .input_async_reset = "none";
defparam \Address[14]~I .input_power_up = "low";
defparam \Address[14]~I .input_register_mode = "none";
defparam \Address[14]~I .input_sync_reset = "none";
defparam \Address[14]~I .oe_async_reset = "none";
defparam \Address[14]~I .oe_power_up = "low";
defparam \Address[14]~I .oe_register_mode = "none";
defparam \Address[14]~I .oe_sync_reset = "none";
defparam \Address[14]~I .operation_mode = "input";
defparam \Address[14]~I .output_async_reset = "none";
defparam \Address[14]~I .output_power_up = "low";
defparam \Address[14]~I .output_register_mode = "none";
defparam \Address[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Address[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Address[15]));
// synopsys translate_off
defparam \Address[15]~I .input_async_reset = "none";
defparam \Address[15]~I .input_power_up = "low";
defparam \Address[15]~I .input_register_mode = "none";
defparam \Address[15]~I .input_sync_reset = "none";
defparam \Address[15]~I .oe_async_reset = "none";
defparam \Address[15]~I .oe_power_up = "low";
defparam \Address[15]~I .oe_register_mode = "none";
defparam \Address[15]~I .oe_sync_reset = "none";
defparam \Address[15]~I .operation_mode = "input";
defparam \Address[15]~I .output_async_reset = "none";
defparam \Address[15]~I .output_power_up = "low";
defparam \Address[15]~I .output_register_mode = "none";
defparam \Address[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Address[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Address[16]));
// synopsys translate_off
defparam \Address[16]~I .input_async_reset = "none";
defparam \Address[16]~I .input_power_up = "low";
defparam \Address[16]~I .input_register_mode = "none";
defparam \Address[16]~I .input_sync_reset = "none";
defparam \Address[16]~I .oe_async_reset = "none";
defparam \Address[16]~I .oe_power_up = "low";
defparam \Address[16]~I .oe_register_mode = "none";
defparam \Address[16]~I .oe_sync_reset = "none";
defparam \Address[16]~I .operation_mode = "input";
defparam \Address[16]~I .output_async_reset = "none";
defparam \Address[16]~I .output_power_up = "low";
defparam \Address[16]~I .output_register_mode = "none";
defparam \Address[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Address[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Address[17]));
// synopsys translate_off
defparam \Address[17]~I .input_async_reset = "none";
defparam \Address[17]~I .input_power_up = "low";
defparam \Address[17]~I .input_register_mode = "none";
defparam \Address[17]~I .input_sync_reset = "none";
defparam \Address[17]~I .oe_async_reset = "none";
defparam \Address[17]~I .oe_power_up = "low";
defparam \Address[17]~I .oe_register_mode = "none";
defparam \Address[17]~I .oe_sync_reset = "none";
defparam \Address[17]~I .operation_mode = "input";
defparam \Address[17]~I .output_async_reset = "none";
defparam \Address[17]~I .output_power_up = "low";
defparam \Address[17]~I .output_register_mode = "none";
defparam \Address[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Address[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Address[18]));
// synopsys translate_off
defparam \Address[18]~I .input_async_reset = "none";
defparam \Address[18]~I .input_power_up = "low";
defparam \Address[18]~I .input_register_mode = "none";
defparam \Address[18]~I .input_sync_reset = "none";
defparam \Address[18]~I .oe_async_reset = "none";
defparam \Address[18]~I .oe_power_up = "low";
defparam \Address[18]~I .oe_register_mode = "none";
defparam \Address[18]~I .oe_sync_reset = "none";
defparam \Address[18]~I .operation_mode = "input";
defparam \Address[18]~I .output_async_reset = "none";
defparam \Address[18]~I .output_power_up = "low";
defparam \Address[18]~I .output_register_mode = "none";
defparam \Address[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Address[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Address[19]));
// synopsys translate_off
defparam \Address[19]~I .input_async_reset = "none";
defparam \Address[19]~I .input_power_up = "low";
defparam \Address[19]~I .input_register_mode = "none";
defparam \Address[19]~I .input_sync_reset = "none";
defparam \Address[19]~I .oe_async_reset = "none";
defparam \Address[19]~I .oe_power_up = "low";
defparam \Address[19]~I .oe_register_mode = "none";
defparam \Address[19]~I .oe_sync_reset = "none";
defparam \Address[19]~I .operation_mode = "input";
defparam \Address[19]~I .output_async_reset = "none";
defparam \Address[19]~I .output_power_up = "low";
defparam \Address[19]~I .output_register_mode = "none";
defparam \Address[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Address[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Address[20]));
// synopsys translate_off
defparam \Address[20]~I .input_async_reset = "none";
defparam \Address[20]~I .input_power_up = "low";
defparam \Address[20]~I .input_register_mode = "none";
defparam \Address[20]~I .input_sync_reset = "none";
defparam \Address[20]~I .oe_async_reset = "none";
defparam \Address[20]~I .oe_power_up = "low";
defparam \Address[20]~I .oe_register_mode = "none";
defparam \Address[20]~I .oe_sync_reset = "none";
defparam \Address[20]~I .operation_mode = "input";
defparam \Address[20]~I .output_async_reset = "none";
defparam \Address[20]~I .output_power_up = "low";
defparam \Address[20]~I .output_register_mode = "none";
defparam \Address[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Address[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Address[21]));
// synopsys translate_off
defparam \Address[21]~I .input_async_reset = "none";
defparam \Address[21]~I .input_power_up = "low";
defparam \Address[21]~I .input_register_mode = "none";
defparam \Address[21]~I .input_sync_reset = "none";
defparam \Address[21]~I .oe_async_reset = "none";
defparam \Address[21]~I .oe_power_up = "low";
defparam \Address[21]~I .oe_register_mode = "none";
defparam \Address[21]~I .oe_sync_reset = "none";
defparam \Address[21]~I .operation_mode = "input";
defparam \Address[21]~I .output_async_reset = "none";
defparam \Address[21]~I .output_power_up = "low";
defparam \Address[21]~I .output_register_mode = "none";
defparam \Address[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Address[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Address[22]));
// synopsys translate_off
defparam \Address[22]~I .input_async_reset = "none";
defparam \Address[22]~I .input_power_up = "low";
defparam \Address[22]~I .input_register_mode = "none";
defparam \Address[22]~I .input_sync_reset = "none";
defparam \Address[22]~I .oe_async_reset = "none";
defparam \Address[22]~I .oe_power_up = "low";
defparam \Address[22]~I .oe_register_mode = "none";
defparam \Address[22]~I .oe_sync_reset = "none";
defparam \Address[22]~I .operation_mode = "input";
defparam \Address[22]~I .output_async_reset = "none";
defparam \Address[22]~I .output_power_up = "low";
defparam \Address[22]~I .output_register_mode = "none";
defparam \Address[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Address[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Address[23]));
// synopsys translate_off
defparam \Address[23]~I .input_async_reset = "none";
defparam \Address[23]~I .input_power_up = "low";
defparam \Address[23]~I .input_register_mode = "none";
defparam \Address[23]~I .input_sync_reset = "none";
defparam \Address[23]~I .oe_async_reset = "none";
defparam \Address[23]~I .oe_power_up = "low";
defparam \Address[23]~I .oe_register_mode = "none";
defparam \Address[23]~I .oe_sync_reset = "none";
defparam \Address[23]~I .operation_mode = "input";
defparam \Address[23]~I .output_async_reset = "none";
defparam \Address[23]~I .output_power_up = "low";
defparam \Address[23]~I .output_register_mode = "none";
defparam \Address[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Address[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Address[24]));
// synopsys translate_off
defparam \Address[24]~I .input_async_reset = "none";
defparam \Address[24]~I .input_power_up = "low";
defparam \Address[24]~I .input_register_mode = "none";
defparam \Address[24]~I .input_sync_reset = "none";
defparam \Address[24]~I .oe_async_reset = "none";
defparam \Address[24]~I .oe_power_up = "low";
defparam \Address[24]~I .oe_register_mode = "none";
defparam \Address[24]~I .oe_sync_reset = "none";
defparam \Address[24]~I .operation_mode = "input";
defparam \Address[24]~I .output_async_reset = "none";
defparam \Address[24]~I .output_power_up = "low";
defparam \Address[24]~I .output_register_mode = "none";
defparam \Address[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Address[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Address[25]));
// synopsys translate_off
defparam \Address[25]~I .input_async_reset = "none";
defparam \Address[25]~I .input_power_up = "low";
defparam \Address[25]~I .input_register_mode = "none";
defparam \Address[25]~I .input_sync_reset = "none";
defparam \Address[25]~I .oe_async_reset = "none";
defparam \Address[25]~I .oe_power_up = "low";
defparam \Address[25]~I .oe_register_mode = "none";
defparam \Address[25]~I .oe_sync_reset = "none";
defparam \Address[25]~I .operation_mode = "input";
defparam \Address[25]~I .output_async_reset = "none";
defparam \Address[25]~I .output_power_up = "low";
defparam \Address[25]~I .output_register_mode = "none";
defparam \Address[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Address[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Address[26]));
// synopsys translate_off
defparam \Address[26]~I .input_async_reset = "none";
defparam \Address[26]~I .input_power_up = "low";
defparam \Address[26]~I .input_register_mode = "none";
defparam \Address[26]~I .input_sync_reset = "none";
defparam \Address[26]~I .oe_async_reset = "none";
defparam \Address[26]~I .oe_power_up = "low";
defparam \Address[26]~I .oe_register_mode = "none";
defparam \Address[26]~I .oe_sync_reset = "none";
defparam \Address[26]~I .operation_mode = "input";
defparam \Address[26]~I .output_async_reset = "none";
defparam \Address[26]~I .output_power_up = "low";
defparam \Address[26]~I .output_register_mode = "none";
defparam \Address[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Address[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Address[27]));
// synopsys translate_off
defparam \Address[27]~I .input_async_reset = "none";
defparam \Address[27]~I .input_power_up = "low";
defparam \Address[27]~I .input_register_mode = "none";
defparam \Address[27]~I .input_sync_reset = "none";
defparam \Address[27]~I .oe_async_reset = "none";
defparam \Address[27]~I .oe_power_up = "low";
defparam \Address[27]~I .oe_register_mode = "none";
defparam \Address[27]~I .oe_sync_reset = "none";
defparam \Address[27]~I .operation_mode = "input";
defparam \Address[27]~I .output_async_reset = "none";
defparam \Address[27]~I .output_power_up = "low";
defparam \Address[27]~I .output_register_mode = "none";
defparam \Address[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Address[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Address[28]));
// synopsys translate_off
defparam \Address[28]~I .input_async_reset = "none";
defparam \Address[28]~I .input_power_up = "low";
defparam \Address[28]~I .input_register_mode = "none";
defparam \Address[28]~I .input_sync_reset = "none";
defparam \Address[28]~I .oe_async_reset = "none";
defparam \Address[28]~I .oe_power_up = "low";
defparam \Address[28]~I .oe_register_mode = "none";
defparam \Address[28]~I .oe_sync_reset = "none";
defparam \Address[28]~I .operation_mode = "input";
defparam \Address[28]~I .output_async_reset = "none";
defparam \Address[28]~I .output_power_up = "low";
defparam \Address[28]~I .output_register_mode = "none";
defparam \Address[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Address[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Address[29]));
// synopsys translate_off
defparam \Address[29]~I .input_async_reset = "none";
defparam \Address[29]~I .input_power_up = "low";
defparam \Address[29]~I .input_register_mode = "none";
defparam \Address[29]~I .input_sync_reset = "none";
defparam \Address[29]~I .oe_async_reset = "none";
defparam \Address[29]~I .oe_power_up = "low";
defparam \Address[29]~I .oe_register_mode = "none";
defparam \Address[29]~I .oe_sync_reset = "none";
defparam \Address[29]~I .operation_mode = "input";
defparam \Address[29]~I .output_async_reset = "none";
defparam \Address[29]~I .output_power_up = "low";
defparam \Address[29]~I .output_register_mode = "none";
defparam \Address[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Address[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Address[30]));
// synopsys translate_off
defparam \Address[30]~I .input_async_reset = "none";
defparam \Address[30]~I .input_power_up = "low";
defparam \Address[30]~I .input_register_mode = "none";
defparam \Address[30]~I .input_sync_reset = "none";
defparam \Address[30]~I .oe_async_reset = "none";
defparam \Address[30]~I .oe_power_up = "low";
defparam \Address[30]~I .oe_register_mode = "none";
defparam \Address[30]~I .oe_sync_reset = "none";
defparam \Address[30]~I .operation_mode = "input";
defparam \Address[30]~I .output_async_reset = "none";
defparam \Address[30]~I .output_power_up = "low";
defparam \Address[30]~I .output_register_mode = "none";
defparam \Address[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Address[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Address[31]));
// synopsys translate_off
defparam \Address[31]~I .input_async_reset = "none";
defparam \Address[31]~I .input_power_up = "low";
defparam \Address[31]~I .input_register_mode = "none";
defparam \Address[31]~I .input_sync_reset = "none";
defparam \Address[31]~I .oe_async_reset = "none";
defparam \Address[31]~I .oe_power_up = "low";
defparam \Address[31]~I .oe_register_mode = "none";
defparam \Address[31]~I .oe_sync_reset = "none";
defparam \Address[31]~I .operation_mode = "input";
defparam \Address[31]~I .output_async_reset = "none";
defparam \Address[31]~I .output_power_up = "low";
defparam \Address[31]~I .output_register_mode = "none";
defparam \Address[31]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
