

================================================================
== Vitis HLS Report for 'Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j'
================================================================
* Date:           Sat Sep  2 22:24:33 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.274 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   589837|   589837|  5.898 ms|  5.898 ms|  589837|  589837|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- l_S_k_0_k_l_j  |   589835|   589835|        13|          1|          1|  589824|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    157|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|     143|    321|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     384|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     527|    596|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U4  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  321|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                             |                               |        0|   3|  143|  321|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln33_1_fu_214_p2     |         +|   0|  0|  17|          14|          14|
    |add_ln33_2_fu_147_p2     |         +|   0|  0|  27|          20|           1|
    |add_ln33_fu_159_p2       |         +|   0|  0|  13|          10|           1|
    |add_ln34_fu_187_p2       |         +|   0|  0|  13|          10|           1|
    |add_ln37_fu_248_p2       |         +|   0|  0|  20|          20|          20|
    |sub_ln37_fu_242_p2       |         -|   0|  0|  20|          20|          20|
    |icmp_ln33_fu_141_p2      |      icmp|   0|  0|  14|          20|          20|
    |icmp_ln34_fu_165_p2      |      icmp|   0|  0|  11|          10|          10|
    |select_ln33_1_fu_179_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln33_fu_171_p3    |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 157|         127|         100|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |indvar_flatten7_fu_62    |   9|          2|   20|         40|
    |j_fu_54                  |   9|          2|   10|         20|
    |k_fu_58                  |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   43|         86|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |indvar_flatten7_fu_62              |  20|   0|   20|          0|
    |j_fu_54                            |  10|   0|   10|          0|
    |k_fu_58                            |  10|   0|   10|          0|
    |select_ln33_1_reg_308              |  10|   0|   10|          0|
    |select_ln33_reg_301                |  10|   0|   10|          0|
    |v13_reg_350                        |  32|   0|   32|          0|
    |v14_reg_355                        |  32|   0|   32|          0|
    |v15_reg_360                        |  32|   0|   32|          0|
    |v220_load_reg_324                  |  32|   0|   32|          0|
    |v221_load_reg_329                  |  32|   0|   32|          0|
    |v7_addr_reg_344                    |  10|   0|   10|          0|
    |select_ln33_reg_301                |  64|  32|   10|          0|
    |v7_addr_reg_344                    |  64|  32|   10|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 384|  64|  276|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j|  return value|
|grp_fu_173_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j|  return value|
|grp_fu_173_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j|  return value|
|grp_fu_173_p_opcode  |  out|    2|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j|  return value|
|grp_fu_173_p_dout0   |   in|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j|  return value|
|grp_fu_173_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j|  return value|
|empty                |   in|   14|     ap_none|                                    empty|        scalar|
|v220_address0        |  out|   14|   ap_memory|                                     v220|         array|
|v220_ce0             |  out|    1|   ap_memory|                                     v220|         array|
|v220_q0              |   in|   32|   ap_memory|                                     v220|         array|
|v221_address0        |  out|   20|   ap_memory|                                     v221|         array|
|v221_ce0             |  out|    1|   ap_memory|                                     v221|         array|
|v221_q0              |   in|   32|   ap_memory|                                     v221|         array|
|v7_address0          |  out|   10|   ap_memory|                                       v7|         array|
|v7_ce0               |  out|    1|   ap_memory|                                       v7|         array|
|v7_we0               |  out|    1|   ap_memory|                                       v7|         array|
|v7_d0                |  out|   32|   ap_memory|                                       v7|         array|
|v7_address1          |  out|   10|   ap_memory|                                       v7|         array|
|v7_ce1               |  out|    1|   ap_memory|                                       v7|         array|
|v7_q1                |   in|   32|   ap_memory|                                       v7|         array|
+---------------------+-----+-----+------------+-----------------------------------------+--------------+

