<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.6 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
C:\Users\bkunkler\Documents\CEEM\repos\Belle-II\firmware\KLM_SCROD\klm_scrod\chipscope\klm_scrod_daq\smartxplorer_results\run8\klm_scrod.ncd
C:\Users\bkunkler\Documents\CEEM\repos\Belle-II\firmware\KLM_SCROD\klm_scrod\chipscope\klm_scrod_daq\smartxplorer_results\run8\klm_scrod.pcf
-xml
C:\Users\bkunkler\Documents\CEEM\repos\Belle-II\firmware\KLM_SCROD\klm_scrod\chipscope\klm_scrod_daq\smartxplorer_results\run8\klm_scrod.twx
-v 3 -s 3 -n 3 -fastpaths -o
C:\Users\bkunkler\Documents\CEEM\repos\Belle-II\firmware\KLM_SCROD\klm_scrod\chipscope\klm_scrod_daq\smartxplorer_results\run8\klm_scrod.twr

</twCmdLine><twDesign>klm_scrod.ncd</twDesign><twDesignPath>C:/Users/bkunkler/Documents/CEEM/repos/Belle-II/firmware/KLM_SCROD/klm_scrod/chipscope/klm_scrod_daq/smartxplorer_results/run8/klm_scrod.ncd</twDesignPath><twPCF>klm_scrod.pcf</twPCF><twPcfPath>C:/Users/bkunkler/Documents/CEEM/repos/Belle-II/firmware/KLM_SCROD/klm_scrod/chipscope/klm_scrod_daq/smartxplorer_results/run8/klm_scrod.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx150t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-06-08</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X89Y148.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="7"><twUnconstPath anchorID="8" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.298</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.941</twDel><twSUTime>0.322</twSUTime><twTotPathDel>4.263</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X91Y148.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X91Y148.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y149.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y149.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y149.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y149.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y150.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y150.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y148.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y148.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y148.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y148.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.638</twLogDel><twRouteDel>2.625</twRouteDel><twTotDel>4.263</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X88Y148.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="9"><twUnconstPath anchorID="10" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.950</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.779</twDel><twSUTime>0.136</twSUTime><twTotPathDel>1.915</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y148.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X91Y148.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y149.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y149.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y148.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y148.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.783</twLogDel><twRouteDel>1.132</twRouteDel><twTotDel>1.915</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X88Y149.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="11"><twUnconstPath anchorID="12" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.564</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.188</twDel><twSUTime>0.341</twSUTime><twTotPathDel>1.529</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y148.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X91Y148.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y149.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y149.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.783</twLogDel><twRouteDel>0.746</twRouteDel><twTotDel>1.529</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>51.2</twPctLog><twPctRoute>48.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X88Y149.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="13"><twUnconstPath anchorID="14" twDataPathType="twDataPathMinDelay" ><twTotDel>0.831</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.676</twDel><twSUTime>-0.190</twSUTime><twTotPathDel>0.866</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y148.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X91Y148.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y149.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X88Y149.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.425</twLogDel><twRouteDel>0.441</twRouteDel><twTotDel>0.866</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X88Y148.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="15"><twUnconstPath anchorID="16" twDataPathType="twDataPathMinDelay" ><twTotDel>1.023</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.010</twDel><twSUTime>-0.048</twSUTime><twTotPathDel>1.058</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y148.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X91Y148.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y149.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y149.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y148.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X88Y148.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.425</twLogDel><twRouteDel>0.633</twRouteDel><twTotDel>1.058</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X89Y148.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="17"><twUnconstPath anchorID="18" twDataPathType="twDataPathMinDelay" ><twTotDel>2.470</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.290</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>2.505</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X91Y148.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X91Y148.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y149.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y149.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y149.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y149.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y150.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y150.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y148.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y148.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y148.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X89Y148.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>1.473</twRouteDel><twTotDel>2.505</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="19" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="20" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="21" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X91Y148.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="22"><twUnconstPath anchorID="23" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.010</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.010</twTotPathDel><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X92Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X92Y151.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y150.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y150.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y148.B5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y148.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y148.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.862</twLogDel><twRouteDel>2.148</twRouteDel><twTotDel>3.010</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="24"><twUnconstPath anchorID="25" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.970</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>2.970</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X88Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X88Y150.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y150.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y150.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y148.B2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y148.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y148.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.816</twLogDel><twRouteDel>2.154</twRouteDel><twTotDel>2.970</twTotDel><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="26"><twUnconstPath anchorID="27" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.797</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>2.797</twTotPathDel><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X91Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X91Y150.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y150.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y150.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y148.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y148.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y148.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.923</twLogDel><twRouteDel>1.874</twRouteDel><twTotDel>2.797</twTotDel><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X91Y148.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twUnconstPath anchorID="29" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.892</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>0.971</twDel><twSUTime>0.280</twSUTime><twTotPathDel>1.251</twTotPathDel><twClkSkew dest = "2.099" src = "3.494">1.395</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.163" fPhaseErr="0.157" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.246</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X92Y147.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y148.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y148.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.688</twLogDel><twRouteDel>0.563</twRouteDel><twTotDel>1.251</twTotDel><twDestClk twEdge ="twFalling">icon_control0&lt;13&gt;</twDestClk><twPctLog>55.0</twPctLog><twPctRoute>45.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X91Y148.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twUnconstPath anchorID="31" twDataPathType="twDataPathMinDelay" ><twTotDel>0.284</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>0.548</twDel><twSUTime>-0.155</twSUTime><twTotPathDel>0.703</twTotPathDel><twClkSkew dest = "1.784" src = "1.611">-0.173</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.163" fPhaseErr="0.157" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.246</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X92Y147.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y148.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X91Y148.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.355</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>0.703</twTotDel><twDestClk twEdge ="twFalling">icon_control0&lt;13&gt;</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="32" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>3611</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>569</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.881</twMinPer></twConstHead><twPathRptBanner iPaths="181" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X95Y153.B3), 181 paths
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.119</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>11.846</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X98Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X98Y135.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y128.A2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">4.555</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y134.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.693</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y134.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;4&gt;1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y134.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y134.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;4&gt;1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y148.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.821</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y148.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y153.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y153.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>10.055</twRouteDel><twTotDel>11.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.238</twSlack><twSrc BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>11.727</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X2Y66.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB16_X2Y66.DOA14</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y148.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y148.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_145</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_136</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y148.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_136</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y148.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_145</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y134.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.706</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y134.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;4&gt;1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y148.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.821</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y148.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y153.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y153.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.287</twLogDel><twRouteDel>8.440</twRouteDel><twTotDel>11.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.501</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>11.464</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X98Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X98Y135.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y128.A6</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">4.173</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y134.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.693</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y134.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;4&gt;1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y134.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y134.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;4&gt;1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y148.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.821</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y148.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y153.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y153.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>9.673</twRouteDel><twTotDel>11.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD (SLICE_X2Y133.DI), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.694</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_TDI_reg</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD</twDest><twTotPathDel>10.271</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_TDI_reg</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X126Y189.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X126Y189.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>icon_control0&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDI_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y133.DI</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">9.835</twDelInfo><twComp>icon_control0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y133.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD</twBEL></twPathDel><twLogDel>0.436</twLogDel><twRouteDel>9.835</twRouteDel><twTotDel>10.271</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>4.2</twPctLog><twPctRoute>95.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD (SLICE_X18Y144.DI), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.037</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_TDI_reg</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD</twDest><twTotPathDel>8.928</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_TDI_reg</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X126Y189.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X126Y189.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>icon_control0&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDI_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y144.DI</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">8.492</twDelInfo><twComp>icon_control0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y144.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD</twBEL></twPathDel><twLogDel>0.436</twLogDel><twRouteDel>8.492</twRouteDel><twTotDel>8.928</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>4.9</twPctLog><twPctRoute>95.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X81Y146.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.266</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twDest><twTotPathDel>0.266</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X80Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X80Y146.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y146.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.163</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X81Y146.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twBEL></twPathDel><twLogDel>0.103</twLogDel><twRouteDel>0.163</twRouteDel><twTotDel>0.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (SLICE_X92Y150.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.379</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twDest><twTotPathDel>0.379</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X92Y150.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y150.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X92Y150.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X88Y149.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.407</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twTotPathDel>0.407</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X88Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X88Y149.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y149.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.017</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X88Y149.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.017</twRouteDel><twTotDel>0.407</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>95.8</twPctLog><twPctRoute>4.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="49"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="50" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="26.876" period="30.000" constraintValue="30.000" deviceLimit="3.124" freqLimit="320.102" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA" locationPin="RAMB16_X4Y74.CLKA" clockNet="icon_control0&lt;0&gt;"/><twPinLimit anchorID="51" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="26.876" period="30.000" constraintValue="30.000" deviceLimit="3.124" freqLimit="320.102" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA" locationPin="RAMB16_X2Y64.CLKA" clockNet="icon_control0&lt;0&gt;"/><twPinLimit anchorID="52" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="26.876" period="30.000" constraintValue="30.000" deviceLimit="3.124" freqLimit="320.102" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKAWRCLK" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKAWRCLK" locationPin="RAMB8_X4Y67.CLKAWRCLK" clockNet="icon_control0&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="53" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.443</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (SLICE_X91Y150.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathFromToDelay"><twSlack>9.557</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twDest><twTotPathDel>5.408</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X113Y173.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X113Y173.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y150.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.059</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y150.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y150.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.336</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y150.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twLogDel>1.013</twLogDel><twRouteDel>4.395</twRouteDel><twTotDel>5.408</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X91Y150.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathFromToDelay"><twSlack>9.558</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twDest><twTotPathDel>5.407</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X113Y173.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X113Y173.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y150.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.059</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y150.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y150.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.336</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y150.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>1.012</twLogDel><twRouteDel>4.395</twRouteDel><twTotDel>5.407</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X91Y150.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathFromToDelay"><twSlack>9.559</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twDest><twTotPathDel>5.406</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X113Y173.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X113Y173.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y150.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.059</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y150.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y150.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.336</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y150.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>1.011</twLogDel><twRouteDel>4.395</twRouteDel><twTotDel>5.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X92Y151.SR), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="60"><twSlack>2.389</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X113Y173.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X113Y173.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y152.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.654</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y151.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X92Y151.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twLogDel>0.355</twLogDel><twRouteDel>2.069</twRouteDel><twTotDel>2.424</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X92Y152.SR), 1 path
</twPathRptBanner><twRacePath anchorID="61"><twSlack>2.451</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X113Y173.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X113Y173.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y152.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.654</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y152.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X92Y152.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.355</twLogDel><twRouteDel>2.131</twRouteDel><twTotDel>2.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X92Y152.SR), 1 path
</twPathRptBanner><twRacePath anchorID="62"><twSlack>2.464</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X113Y173.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X113Y173.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y152.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.654</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y152.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y152.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X92Y152.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.368</twLogDel><twRouteDel>2.131</twRouteDel><twTotDel>2.499</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="63" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.877</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X113Y173.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathFromToDelay"><twSlack>14.123</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.842</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X113Y173.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X113Y173.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y173.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.129</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y173.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.713</twLogDel><twRouteDel>0.129</twRouteDel><twTotDel>0.842</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>84.7</twPctLog><twPctRoute>15.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X113Y173.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="66"><twSlack>0.440</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X113Y173.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X113Y173.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y173.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X113Y173.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.027</twRouteDel><twTotDel>0.440</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>93.9</twPctLog><twPctRoute>6.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="67" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>2319</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>275</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X3Y132.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="68"><twUnconstPath anchorID="69" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.259</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>7.876</twDel><twSUTime>0.348</twSUTime><twTotPathDel>8.224</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X91Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X91Y150.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y150.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y150.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y150.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y150.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y132.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">5.542</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y132.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.319</twLogDel><twRouteDel>6.905</twRouteDel><twTotDel>8.224</twTotDel><twDestClk twEdge ="twRising">sys_clk_ib</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="70"><twUnconstPath anchorID="71" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.244</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>7.861</twDel><twSUTime>0.348</twSUTime><twTotPathDel>8.209</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X91Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X91Y150.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y150.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y150.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y150.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y150.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y132.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">5.542</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y132.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.249</twLogDel><twRouteDel>6.960</twRouteDel><twTotDel>8.209</twTotDel><twDestClk twEdge ="twRising">sys_clk_ib</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="72"><twUnconstPath anchorID="73" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.001</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>7.618</twDel><twSUTime>0.348</twSUTime><twTotPathDel>7.966</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X91Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X91Y150.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y150.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y150.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y150.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y150.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y132.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">5.542</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y132.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.319</twLogDel><twRouteDel>6.647</twRouteDel><twTotDel>7.966</twTotDel><twDestClk twEdge ="twRising">sys_clk_ib</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X3Y132.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="74"><twUnconstPath anchorID="75" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.235</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>7.876</twDel><twSUTime>0.324</twSUTime><twTotPathDel>8.200</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X91Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X91Y150.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y150.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y150.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y150.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y150.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y132.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">5.542</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y132.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.295</twLogDel><twRouteDel>6.905</twRouteDel><twTotDel>8.200</twTotDel><twDestClk twEdge ="twRising">sys_clk_ib</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="76"><twUnconstPath anchorID="77" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.220</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>7.861</twDel><twSUTime>0.324</twSUTime><twTotPathDel>8.185</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X91Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X91Y150.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y150.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y150.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y150.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y150.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y132.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">5.542</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y132.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.225</twLogDel><twRouteDel>6.960</twRouteDel><twTotDel>8.185</twTotDel><twDestClk twEdge ="twRising">sys_clk_ib</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="78"><twUnconstPath anchorID="79" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.977</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>7.618</twDel><twSUTime>0.324</twSUTime><twTotPathDel>7.942</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X91Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X91Y150.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y150.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y150.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y150.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y150.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y132.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">5.542</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y132.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.295</twLogDel><twRouteDel>6.647</twRouteDel><twTotDel>7.942</twTotDel><twDestClk twEdge ="twRising">sys_clk_ib</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X3Y132.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="80"><twUnconstPath anchorID="81" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.215</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>7.876</twDel><twSUTime>0.304</twSUTime><twTotPathDel>8.180</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X91Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X91Y150.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y150.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y150.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y150.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y150.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y132.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">5.542</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y132.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.275</twLogDel><twRouteDel>6.905</twRouteDel><twTotDel>8.180</twTotDel><twDestClk twEdge ="twRising">sys_clk_ib</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="82"><twUnconstPath anchorID="83" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.200</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>7.861</twDel><twSUTime>0.304</twSUTime><twTotPathDel>8.165</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X91Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X91Y150.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y150.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y150.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y150.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y150.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y132.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">5.542</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y132.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.205</twLogDel><twRouteDel>6.960</twRouteDel><twTotDel>8.165</twTotDel><twDestClk twEdge ="twRising">sys_clk_ib</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="84"><twUnconstPath anchorID="85" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.957</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>7.618</twDel><twSUTime>0.304</twSUTime><twTotPathDel>7.922</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X91Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X91Y150.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y150.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y150.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y150.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y150.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y132.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">5.542</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y132.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.275</twLogDel><twRouteDel>6.647</twRouteDel><twTotDel>7.922</twTotDel><twDestClk twEdge ="twRising">sys_clk_ib</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X80Y145.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twUnconstPath anchorID="87" twDataPathType="twDataPathMinDelay" ><twTotDel>0.432</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twDel>0.426</twDel><twSUTime>-0.041</twSUTime><twTotPathDel>0.467</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X78Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X78Y145.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y145.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X80Y145.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twBEL></twPathDel><twLogDel>0.241</twLogDel><twRouteDel>0.226</twRouteDel><twTotDel>0.467</twTotDel><twDestClk twEdge ="twRising">sys_clk_ib</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X90Y146.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twUnconstPath anchorID="89" twDataPathType="twDataPathMinDelay" ><twTotDel>0.456</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twDest><twDel>0.450</twDel><twSUTime>-0.041</twSUTime><twTotPathDel>0.491</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X90Y147.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y146.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y146.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.216</twRouteDel><twTotDel>0.491</twTotDel><twDestClk twEdge ="twRising">sys_clk_ib</twDestClk><twPctLog>56.0</twPctLog><twPctRoute>44.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (SLICE_X93Y150.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twUnconstPath anchorID="91" twDataPathType="twDataPathMinDelay" ><twTotDel>0.640</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR</twDest><twDel>0.460</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>0.675</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X92Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X92Y150.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y150.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X93Y150.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.260</twRouteDel><twTotDel>0.675</twTotDel><twDestClk twEdge ="twRising">sys_clk_ib</twDestClk><twPctLog>61.5</twPctLog><twPctRoute>38.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="92" twConstType="PATHBLOCK" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>501</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>390</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X124Y114.A2), 7 paths
</twPathRptBanner><twPathRpt anchorID="93"><twUnconstPath anchorID="94" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.428</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>5.428</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X103Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X103Y136.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y123.C1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.440</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y123.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel&lt;15&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O12</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y123.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y123.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel&lt;15&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O13</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y114.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.870</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;3&gt;</twComp></twPathDel><twLogDel>0.909</twLogDel><twRouteDel>4.519</twRouteDel><twTotDel>5.428</twTotDel><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="95"><twUnconstPath anchorID="96" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.297</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>5.297</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X103Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X103Y136.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y123.A5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.202</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel&lt;15&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y123.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y123.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel&lt;15&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O13</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y114.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.870</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;3&gt;</twComp></twPathDel><twLogDel>0.909</twLogDel><twRouteDel>4.388</twRouteDel><twTotDel>5.297</twTotDel><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="97"><twUnconstPath anchorID="98" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.910</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>4.910</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X103Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X103Y136.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y123.C6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.922</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y123.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel&lt;15&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O12</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y123.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y123.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel&lt;15&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O13</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y114.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.870</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;3&gt;</twComp></twPathDel><twLogDel>0.909</twLogDel><twRouteDel>4.001</twRouteDel><twTotDel>4.910</twTotDel><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X124Y112.A2), 7 paths
</twPathRptBanner><twPathRpt anchorID="99"><twUnconstPath anchorID="100" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.424</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>5.424</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X103Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X103Y136.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y119.B4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y119.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O12</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y119.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y119.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O13</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y112.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;1&gt;</twComp></twPathDel><twLogDel>0.909</twLogDel><twRouteDel>4.515</twRouteDel><twTotDel>5.424</twTotDel><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="101"><twUnconstPath anchorID="102" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.223</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>5.223</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X103Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X103Y136.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y119.B6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.340</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y119.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O12</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y119.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y119.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O13</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y112.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;1&gt;</twComp></twPathDel><twLogDel>0.909</twLogDel><twRouteDel>4.314</twRouteDel><twTotDel>5.223</twTotDel><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="103"><twUnconstPath anchorID="104" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.020</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>5.020</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X103Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X103Y136.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y119.D6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.314</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y119.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y119.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O13</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y112.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;1&gt;</twComp></twPathDel><twLogDel>0.909</twLogDel><twRouteDel>4.111</twRouteDel><twTotDel>5.020</twTotDel><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E (SLICE_X120Y113.A2), 7 paths
</twPathRptBanner><twPathRpt anchorID="105"><twUnconstPath anchorID="106" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.047</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>5.047</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X103Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X103Y136.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y118.C1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.660</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O12</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y118.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O11</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O13</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y113.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.269</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;0&gt;</twComp></twPathDel><twLogDel>0.909</twLogDel><twRouteDel>4.138</twRouteDel><twTotDel>5.047</twTotDel><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="107"><twUnconstPath anchorID="108" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.979</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>4.979</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X104Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X104Y135.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;6&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y118.C2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.338</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y118.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O1</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O13</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y113.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.269</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;0&gt;</twComp></twPathDel><twLogDel>0.910</twLogDel><twRouteDel>4.069</twRouteDel><twTotDel>4.979</twTotDel><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="109"><twUnconstPath anchorID="110" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.958</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>4.958</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X103Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X103Y136.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y118.C5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.373</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y118.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O1</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O13</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y113.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.269</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;0&gt;</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>4.104</twRouteDel><twTotDel>4.958</twTotDel><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="111" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_TTD_CLK = PERIOD TIMEGRP &quot;TTD_CLK&quot; 7.861 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="112"><twPinLimitBanner>Component Switching Limit Checks: TS_TTD_CLK = PERIOD TIMEGRP &quot;TTD_CLK&quot; 7.861 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="113" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.527" period="7.861" constraintValue="3.930" deviceLimit="1.667" physResource="b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1" logResource="b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="b2tt_ins/gen_useextclk0.map_clk/clk_127"/><twPinLimit anchorID="114" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.527" period="7.861" constraintValue="3.930" deviceLimit="1.667" physResource="b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1" logResource="b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="b2tt_ins/gen_useextclk0.map_clk/clk_127"/><twPinLimit anchorID="115" type="MINPERIOD" name="Tpllper_CLKIN(Finmax)" slack="6.009" period="7.861" constraintValue="7.861" deviceLimit="1.852" freqLimit="539.957" physResource="b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1" logResource="b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="b2tt_ins/gen_useextclk0.map_clk/clk_127"/></twPinLimitRpt></twConst><twConst anchorID="116" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 7.861 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.250</twMinPer></twConstHead><twPinLimitRpt anchorID="117"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 7.861 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="118" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="1.611" period="7.861" constraintValue="7.861" deviceLimit="6.250" freqLimit="160.000" physResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK20" logResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK20" locationPin="GTPA1_DUAL_X0Y1.RXUSRCLK20" clockNet="sys_clk_ib"/><twPinLimit anchorID="119" type="MINPERIOD" name="Tgtpcper_TXUSRCLK" slack="1.611" period="7.861" constraintValue="7.861" deviceLimit="6.250" freqLimit="160.000" physResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20" logResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20" locationPin="GTPA1_DUAL_X0Y1.TXUSRCLK20" clockNet="sys_clk_ib"/><twPinLimit anchorID="120" type="MINPERIOD" name="Tgtpcper_GCLK" slack="4.736" period="7.861" constraintValue="7.861" deviceLimit="3.125" freqLimit="320.000" physResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/GCLK00" logResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/GCLK00" locationPin="GTPA1_DUAL_X0Y1.GCLK00" clockNet="sys_clk_ib"/></twPinLimitRpt></twConst><twConst anchorID="121" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_SYS_CLK2X = PERIOD TIMEGRP &quot;SYS_CLK2X&quot; TS_SYS_CLK / 2 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.916</twMinPer></twConstHead><twPinLimitRpt anchorID="122"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_CLK2X = PERIOD TIMEGRP &quot;SYS_CLK2X&quot; TS_SYS_CLK / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="123" type="MINPERIOD" name="Tdspper_BREG_MREG" slack="0.014" period="3.930" constraintValue="3.930" deviceLimit="3.916" freqLimit="255.363" physResource="conc_intfc_ins/trg_chan_ins/DSP48A1_inst/CLK" logResource="conc_intfc_ins/trg_chan_ins/DSP48A1_inst/CLK" locationPin="DSP48_X1Y29.CLK" clockNet="sys_clk2x_ib"/><twPinLimit anchorID="124" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="0.805" period="3.930" constraintValue="3.930" deviceLimit="3.125" freqLimit="320.000" physResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK0" logResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK0" locationPin="GTPA1_DUAL_X0Y1.RXUSRCLK0" clockNet="sys_clk2x_ib"/><twPinLimit anchorID="125" type="MINPERIOD" name="Tgtpcper_TXUSRCLK" slack="0.805" period="3.930" constraintValue="3.930" deviceLimit="3.125" freqLimit="320.000" physResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0" logResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0" locationPin="GTPA1_DUAL_X0Y1.TXUSRCLK0" clockNet="sys_clk2x_ib"/></twPinLimitRpt></twConst><twConst anchorID="126" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_TTB = PERIOD TIMEGRP &quot;TNM_TTB&quot; 100000 ns HIGH 12 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1791.666</twMinPer></twConstHead><twPinLimitRpt anchorID="127"><twPinLimitBanner>Component Switching Limit Checks: TS_TTB = PERIOD TIMEGRP &quot;TNM_TTB&quot; 100000 ns HIGH 12 ns;</twPinLimitBanner><twPinLimit anchorID="128" type="MINHIGHPULSE" name="Trpw" slack="98208.333" period="100000.000" constraintValue="12.000" deviceLimit="0.215" physResource="conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst/SR" logResource="conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst/SR" locationPin="SLICE_X4Y129.SR" clockNet="conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"/><twPinLimit anchorID="129" type="MINHIGHPULSE" name="Trpw" slack="98208.333" period="100000.000" constraintValue="12.000" deviceLimit="0.215" physResource="conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst/SR" logResource="conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst/SR" locationPin="SLICE_X4Y159.SR" clockNet="conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"/><twPinLimit anchorID="130" type="MINHIGHPULSE" name="Trpw" slack="98208.333" period="100000.000" constraintValue="12.000" deviceLimit="0.215" physResource="conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst/SR" logResource="conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst/SR" locationPin="SLICE_X4Y161.SR" clockNet="conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"/></twPinLimitRpt></twConst><twConst anchorID="131" twConstType="PATHDELAY" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_TDC_2X = MAXDELAY FROM TIMEGRP &quot;TDC_2X_GRP&quot; TO TIMEGRP &quot;TDC_2X_GRP&quot;         TS_TTD_CLK * 2;</twConstName><twItemCnt>32514</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>77</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>9.172</twMaxDel></twConstHead><twPathRptBanner iPaths="404" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_4 (SLICE_X60Y80.AX), 404 paths
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathFromToDelay"><twSlack>6.550</twSlack><twSrc BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_1</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_4</twDest><twTotPathDel>9.079</twTotPathDel><twClkSkew dest = "0.246" src = "0.259">0.013</twClkSkew><twDelConst>15.722</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_1</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X46Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X46Y81.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t&lt;2&gt;&lt;7&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t&lt;2&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y80.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1&lt;4&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1&lt;2&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/Mmux_dmin21</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y82.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin2&lt;2&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y83.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y82.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/N31</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y81.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2&lt;4&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/Mmux_cmin51</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y80.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y80.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/cmin&lt;7&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_4</twBEL></twPathDel><twLogDel>2.132</twLogDel><twRouteDel>6.947</twRouteDel><twTotDel>9.079</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathFromToDelay"><twSlack>6.692</twSlack><twSrc BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_2</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_4</twDest><twTotPathDel>8.937</twTotPathDel><twClkSkew dest = "0.246" src = "0.259">0.013</twClkSkew><twDelConst>15.722</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_2</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X46Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X46Y81.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t&lt;2&gt;&lt;7&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t&lt;2&gt;&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y80.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1&lt;4&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1&lt;2&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/Mmux_dmin21</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y82.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin2&lt;2&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y83.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y82.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/N31</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y81.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2&lt;4&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/Mmux_cmin51</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y80.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y80.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/cmin&lt;7&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_4</twBEL></twPathDel><twLogDel>2.132</twLogDel><twRouteDel>6.805</twRouteDel><twTotDel>8.937</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathFromToDelay"><twSlack>6.780</twSlack><twSrc BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_0</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_4</twDest><twTotPathDel>8.849</twTotPathDel><twClkSkew dest = "0.246" src = "0.259">0.013</twClkSkew><twDelConst>15.722</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_0</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X46Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X46Y81.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t&lt;2&gt;&lt;7&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t&lt;2&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y80.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1&lt;4&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1&lt;2&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/Mmux_dmin21</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y82.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin2&lt;2&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y83.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y82.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/N31</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y81.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2&lt;4&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/Mmux_cmin51</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y80.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y80.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/cmin&lt;7&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_4</twBEL></twPathDel><twLogDel>2.132</twLogDel><twRouteDel>6.717</twRouteDel><twTotDel>8.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="404" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_3 (SLICE_X49Y89.DX), 404 paths
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathFromToDelay"><twSlack>6.578</twSlack><twSrc BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_1</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_3</twDest><twTotPathDel>9.040</twTotPathDel><twClkSkew dest = "0.235" src = "0.259">0.024</twClkSkew><twDelConst>15.722</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_1</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_3</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X46Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X46Y81.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t&lt;2&gt;&lt;7&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t&lt;2&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y80.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1&lt;4&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1&lt;2&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/Mmux_dmin21</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y82.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin2&lt;2&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y83.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y82.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/N31</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y83.C2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y83.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin2&lt;5&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/Mmux_dmin41</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y89.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y89.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/dmin&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_3</twBEL></twPathDel><twLogDel>2.165</twLogDel><twRouteDel>6.875</twRouteDel><twTotDel>9.040</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathFromToDelay"><twSlack>6.720</twSlack><twSrc BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_2</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_3</twDest><twTotPathDel>8.898</twTotPathDel><twClkSkew dest = "0.235" src = "0.259">0.024</twClkSkew><twDelConst>15.722</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_2</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_3</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X46Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X46Y81.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t&lt;2&gt;&lt;7&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t&lt;2&gt;&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y80.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1&lt;4&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1&lt;2&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/Mmux_dmin21</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y82.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin2&lt;2&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y83.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y82.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/N31</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y83.C2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y83.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin2&lt;5&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/Mmux_dmin41</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y89.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y89.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/dmin&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_3</twBEL></twPathDel><twLogDel>2.165</twLogDel><twRouteDel>6.733</twRouteDel><twTotDel>8.898</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathFromToDelay"><twSlack>6.808</twSlack><twSrc BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_0</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_3</twDest><twTotPathDel>8.810</twTotPathDel><twClkSkew dest = "0.235" src = "0.259">0.024</twClkSkew><twDelConst>15.722</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_0</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_3</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X46Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X46Y81.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t&lt;2&gt;&lt;7&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t&lt;2&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y80.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1&lt;4&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1&lt;2&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/Mmux_dmin21</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y82.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin2&lt;2&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y83.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y82.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/N31</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y83.C2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y83.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin2&lt;5&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/Mmux_dmin41</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y89.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y89.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/dmin&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_3</twBEL></twPathDel><twLogDel>2.165</twLogDel><twRouteDel>6.645</twRouteDel><twTotDel>8.810</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="402" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_6 (SLICE_X60Y80.CX), 402 paths
</twPathRptBanner><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathFromToDelay"><twSlack>6.689</twSlack><twSrc BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_1</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_6</twDest><twTotPathDel>8.940</twTotPathDel><twClkSkew dest = "0.246" src = "0.259">0.013</twClkSkew><twDelConst>15.722</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_1</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_6</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X46Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X46Y81.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t&lt;2&gt;&lt;7&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t&lt;2&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y80.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1&lt;4&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1&lt;2&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/Mmux_dmin21</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y82.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin2&lt;2&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y83.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y82.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/N31</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y80.A4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.197</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2&lt;5&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/Mmux_cmin71</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y80.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y80.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/cmin&lt;7&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_6</twBEL></twPathDel><twLogDel>2.188</twLogDel><twRouteDel>6.752</twRouteDel><twTotDel>8.940</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathFromToDelay"><twSlack>6.831</twSlack><twSrc BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_2</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_6</twDest><twTotPathDel>8.798</twTotPathDel><twClkSkew dest = "0.246" src = "0.259">0.013</twClkSkew><twDelConst>15.722</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_2</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_6</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X46Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X46Y81.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t&lt;2&gt;&lt;7&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t&lt;2&gt;&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y80.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1&lt;4&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1&lt;2&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/Mmux_dmin21</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y82.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin2&lt;2&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y83.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y82.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/N31</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y80.A4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.197</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2&lt;5&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/Mmux_cmin71</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y80.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y80.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/cmin&lt;7&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_6</twBEL></twPathDel><twLogDel>2.188</twLogDel><twRouteDel>6.610</twRouteDel><twTotDel>8.798</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathFromToDelay"><twSlack>6.919</twSlack><twSrc BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_0</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_6</twDest><twTotPathDel>8.710</twTotPathDel><twClkSkew dest = "0.246" src = "0.259">0.013</twClkSkew><twDelConst>15.722</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_0</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_6</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X46Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X46Y81.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t&lt;2&gt;&lt;7&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t&lt;2&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y80.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1&lt;4&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1&lt;2&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/Mmux_dmin21</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y82.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin2&lt;2&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y83.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d22</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y82.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/N31</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y80.A4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.197</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2&lt;5&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/Mmux_cmin71</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y80.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y80.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/cmin&lt;7&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_6</twBEL></twPathDel><twLogDel>2.188</twLogDel><twRouteDel>6.522</twRouteDel><twTotDel>8.710</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TDC_2X = MAXDELAY FROM TIMEGRP &quot;TDC_2X_GRP&quot; TO TIMEGRP &quot;TDC_2X_GRP&quot;
        TS_TTD_CLK * 2;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/tmodr_ins/rdfail_ctr_0 (SLICE_X45Y97.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="150"><twSlack>0.441</twSlack><twSrc BELType="FF">conc_intfc_ins/tmodr_ins/rdfail_ctr_0</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rdfail_ctr_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tmodr_ins/rdfail_ctr_0</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rdfail_ctr_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X45Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rdfail_ctr&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rdfail_ctr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y97.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rdfail_ctr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y97.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rdfail_ctr&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/Mcount_rdfail_ctr_xor&lt;0&gt;11_INV_0</twBEL><twBEL>conc_intfc_ins/tmodr_ins/rdfail_ctr_0</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.028</twRouteDel><twTotDel>0.441</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twDestClk><twPctLog>93.7</twPctLog><twPctRoute>6.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/tmodr_ins/rdfail_ctr_1 (SLICE_X45Y97.B5), 1 path
</twPathRptBanner><twRacePath anchorID="151"><twSlack>0.489</twSlack><twSrc BELType="FF">conc_intfc_ins/tmodr_ins/rdfail_ctr_1</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rdfail_ctr_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tmodr_ins/rdfail_ctr_1</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rdfail_ctr_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X45Y97.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rdfail_ctr&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rdfail_ctr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y97.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rdfail_ctr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y97.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rdfail_ctr&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/Mcount_rdfail_ctr_xor&lt;1&gt;11</twBEL><twBEL>conc_intfc_ins/tmodr_ins/rdfail_ctr_1</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.076</twRouteDel><twTotDel>0.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twDestClk><twPctLog>84.5</twPctLog><twPctRoute>15.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="404" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_5 (SLICE_X60Y80.BX), 404 paths
</twPathRptBanner><twRacePath anchorID="152"><twSlack>0.578</twSlack><twSrc BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_5</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_5</twDest><twClkSkew dest = "0.661" src = "0.599">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_5</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X61Y78.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/cmin1_t&lt;3&gt;&lt;7&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y80.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/cmin1_t&lt;3&gt;&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2&lt;5&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/Mmux_cmin61</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y80.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X60Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/cmin&lt;7&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_5</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>0.245</twRouteDel><twTotDel>0.640</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twDestClk><twPctLog>61.7</twPctLog><twPctRoute>38.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="153"><twSlack>1.472</twSlack><twSrc BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/emin</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_5</twDest><twClkSkew dest = "0.080" src = "0.074">0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/emin</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X49Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X49Y81.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/cmin1_t&lt;2&gt;&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/emin</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y80.A4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/emin1_t&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/emin1</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_11/Mmux_emin11</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y80.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/emin1</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2&lt;5&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/Mmux_cmin61</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y80.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X60Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/cmin&lt;7&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_5</twBEL></twPathDel><twLogDel>0.597</twLogDel><twRouteDel>0.881</twRouteDel><twTotDel>1.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="154"><twSlack>1.479</twSlack><twSrc BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/emin</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_5</twDest><twClkSkew dest = "0.080" src = "0.070">0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/emin</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X50Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/emin1_t&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/emin</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/emin1_t&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2&lt;5&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/tom_4_21/Mmux_cmin61</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y80.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin2&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X60Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/cmin&lt;7&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_5</twBEL></twPathDel><twLogDel>0.397</twLogDel><twRouteDel>1.092</twRouteDel><twTotDel>1.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="155" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_CCD_TDC2SYS = MAXDELAY FROM TIMEGRP &quot;SYS_CLK_GRP&quot; TO TIMEGRP         &quot;SYS_CLK2X_GRP&quot; TS_SYS_CLK2X DATAPATHONLY;</twConstName><twItemCnt>31</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>31</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.178</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 (SLICE_X37Y131.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathFromToDelay"><twSlack>0.752</twSlack><twSrc BELType="FF">b2tt_ins/map_decode/map_pa/sig_reset_1</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twDest><twTotPathDel>3.178</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>b2tt_ins/map_decode/map_pa/sig_reset_1</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X49Y118.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>b2tt_ins/map_decode/sig_runreset</twComp><twBEL>b2tt_ins/map_decode/map_pa/sig_reset_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y121.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>b2tt_ins/map_decode/sig_runreset</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>b2tt_runreset</twComp><twBEL>b2tt_ins/map_decode/map_pa_runreset_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y131.SR</twSite><twDelType>net</twDelType><twFanCnt>135</twFanCnt><twDelInfo twEdge="twRising">1.742</twDelInfo><twComp>b2tt_runreset</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y131.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>2.260</twRouteDel><twTotDel>3.178</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (SLICE_X37Y131.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathFromToDelay"><twSlack>0.772</twSlack><twSrc BELType="FF">b2tt_ins/map_decode/map_pa/sig_reset_1</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twDest><twTotPathDel>3.158</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>b2tt_ins/map_decode/map_pa/sig_reset_1</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X49Y118.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>b2tt_ins/map_decode/sig_runreset</twComp><twBEL>b2tt_ins/map_decode/map_pa/sig_reset_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y121.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>b2tt_ins/map_decode/sig_runreset</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>b2tt_runreset</twComp><twBEL>b2tt_ins/map_decode/map_pa_runreset_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y131.SR</twSite><twDelType>net</twDelType><twFanCnt>135</twFanCnt><twDelInfo twEdge="twRising">1.742</twDelInfo><twComp>b2tt_runreset</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y131.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twBEL></twPathDel><twLogDel>0.898</twLogDel><twRouteDel>2.260</twRouteDel><twTotDel>3.158</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1 (SLICE_X37Y131.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathFromToDelay"><twSlack>0.774</twSlack><twSrc BELType="FF">b2tt_ins/map_decode/map_pa/sig_reset_1</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1</twDest><twTotPathDel>3.156</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>b2tt_ins/map_decode/map_pa/sig_reset_1</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X49Y118.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>b2tt_ins/map_decode/sig_runreset</twComp><twBEL>b2tt_ins/map_decode/map_pa/sig_reset_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y121.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>b2tt_ins/map_decode/sig_runreset</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>b2tt_runreset</twComp><twBEL>b2tt_ins/map_decode/map_pa_runreset_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y131.SR</twSite><twDelType>net</twDelType><twFanCnt>135</twFanCnt><twDelInfo twEdge="twRising">1.742</twDelInfo><twComp>b2tt_runreset</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y131.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1</twBEL></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>2.260</twRouteDel><twTotDel>3.156</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_CCD_TDC2SYS = MAXDELAY FROM TIMEGRP &quot;SYS_CLK_GRP&quot; TO TIMEGRP
        &quot;SYS_CLK2X_GRP&quot; TS_SYS_CLK2X DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9 (SLICE_X34Y140.CX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="162"><twSlack>0.564</twSlack><twSrc BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X34Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;9&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y140.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y140.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;9&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.316</twRouteDel><twTotDel>0.564</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (SLICE_X34Y138.DX), 1 path
</twPathRptBanner><twRacePath anchorID="163"><twSlack>0.616</twSlack><twSrc BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X35Y144.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;6&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y138.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y138.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;3&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3</twBEL></twPathDel><twLogDel>0.292</twLogDel><twRouteDel>0.324</twRouteDel><twTotDel>0.616</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twDestClk><twPctLog>47.4</twPctLog><twPctRoute>52.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (SLICE_X34Y138.CX), 1 path
</twPathRptBanner><twRacePath anchorID="164"><twSlack>0.658</twSlack><twSrc BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X35Y144.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;6&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y138.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y138.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;3&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.412</twRouteDel><twTotDel>0.658</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="165" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_CCD_SYS2TDC = MAXDELAY FROM TIMEGRP &quot;SYS_CLK2X_GRP&quot; TO TIMEGRP         &quot;SYS_CLK_GRP&quot; TS_SYS_CLK2X DATAPATHONLY;</twConstName><twItemCnt>10</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.438</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6 (SLICE_X32Y141.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathFromToDelay"><twSlack>2.492</twSlack><twSrc BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6</twDest><twTotPathDel>1.438</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X34Y141.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;5&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y141.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y141.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;7&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6</twBEL></twPathDel><twLogDel>0.591</twLogDel><twRouteDel>0.847</twRouteDel><twTotDel>1.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (SLICE_X32Y142.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathFromToDelay"><twSlack>2.527</twSlack><twSrc BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1</twDest><twTotPathDel>1.403</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X34Y141.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;5&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y142.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y142.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1</twBEL></twPathDel><twLogDel>0.591</twLogDel><twRouteDel>0.812</twRouteDel><twTotDel>1.403</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (SLICE_X32Y142.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathFromToDelay"><twSlack>2.605</twSlack><twSrc BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2</twDest><twTotPathDel>1.325</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X34Y141.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;5&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y142.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y142.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.781</twRouteDel><twTotDel>1.325</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_CCD_SYS2TDC = MAXDELAY FROM TIMEGRP &quot;SYS_CLK2X_GRP&quot; TO TIMEGRP
        &quot;SYS_CLK_GRP&quot; TS_SYS_CLK2X DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4 (SLICE_X32Y141.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="172"><twSlack>0.549</twSlack><twSrc BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.861">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X34Y141.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;5&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y141.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y141.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;7&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4</twBEL></twPathDel><twLogDel>0.286</twLogDel><twRouteDel>0.263</twRouteDel><twTotDel>0.549</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>52.1</twPctLog><twPctRoute>47.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5 (SLICE_X32Y141.BX), 1 path
</twPathRptBanner><twRacePath anchorID="173"><twSlack>0.593</twSlack><twSrc BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.861">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X34Y141.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;5&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y141.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y141.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;7&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.345</twRouteDel><twTotDel>0.593</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (SLICE_X32Y142.DX), 1 path
</twPathRptBanner><twRacePath anchorID="174"><twSlack>0.612</twSlack><twSrc BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.861">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X34Y141.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;5&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y142.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y142.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.364</twRouteDel><twTotDel>0.612</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="175" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm127b = PERIOD TIMEGRP         &quot;b2tt_ins_gen_useextclk0_map_clk_sig_xcm127b&quot; TS_TTD_CLK PHASE 3.9305         ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="176"><twPinLimitBanner>Component Switching Limit Checks: TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm127b = PERIOD TIMEGRP
        &quot;b2tt_ins_gen_useextclk0_map_clk_sig_xcm127b&quot; TS_TTD_CLK PHASE 3.9305
        ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="177" type="MINPERIOD" name="Tbcper_I" slack="6.131" period="7.861" constraintValue="7.861" deviceLimit="1.730" freqLimit="578.035" physResource="b2tt_ins/gen_useextclk0.map_clk/map_invg/I0" logResource="b2tt_ins/gen_useextclk0.map_clk/map_invg/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="b2tt_ins/gen_useextclk0.map_clk/sig_xcm127b"/><twPinLimit anchorID="178" type="MINPERIOD" name="Tockper" slack="6.458" period="7.861" constraintValue="7.861" deviceLimit="1.403" freqLimit="712.758" physResource="b2tt_ins/map_encode/map_od/sig_oq/CLK1" logResource="b2tt_ins/map_encode/map_od/map_od/CK1" locationPin="OLOGIC_X18Y3.CLK1" clockNet="b2tt_ins/clk_inv"/><twPinLimit anchorID="179" type="MINPERIOD" name="Tickper" slack="7.047" period="7.861" constraintValue="7.861" deviceLimit="0.814" freqLimit="1228.501" physResource="b2tt_ins/map_decode/map_is/sig_raw2&lt;1&gt;/CLK1" logResource="b2tt_ins/map_decode/map_is/map_id/CLK1" locationPin="ILOGIC_X19Y3.CLK1" clockNet="b2tt_ins/clk_inv"/></twPinLimitRpt></twConst><twConst anchorID="180" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm254 = PERIOD TIMEGRP         &quot;b2tt_ins_gen_useextclk0_map_clk_sig_xcm254&quot; TS_TTD_CLK / 2 HIGH 50%;</twConstName><twItemCnt>4796</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3515</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.916</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_1 (SLICE_X100Y69.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.120</twSlack><twSrc BELType="FF">conc_intfc_ins/tmodr_ins/src_re_q0_9</twSrc><twDest BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_1</twDest><twTotPathDel>3.710</twTotPathDel><twClkSkew dest = "0.236" src = "0.256">0.020</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tmodr_ins/src_re_q0_9</twSrc><twDest BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X69Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>conc_intfc_ins/tdc_rden&lt;9&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/src_re_q0_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y69.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.967</twDelInfo><twComp>conc_intfc_ins/tdc_rden&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y69.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_full</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/rd_ptr_en11</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y69.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/rd_ptr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y69.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>conc_intfc_ins/tdc_ins/tdc_dout_q0&lt;9&gt;&lt;12&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_1</twBEL></twPathDel><twLogDel>1.035</twLogDel><twRouteDel>2.675</twRouteDel><twTotDel>3.710</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.776</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_valid</twSrc><twDest BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_1</twDest><twTotPathDel>3.059</twTotPathDel><twClkSkew dest = "0.236" src = "0.251">0.015</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_valid</twSrc><twDest BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X87Y69.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/_n0069</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_valid</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y69.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y69.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_full</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/rd_ptr_en11</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y69.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/rd_ptr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y69.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>conc_intfc_ins/tdc_ins/tdc_dout_q0&lt;9&gt;&lt;12&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_1</twBEL></twPathDel><twLogDel>1.105</twLogDel><twRouteDel>1.954</twRouteDel><twTotDel>3.059</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.210</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/flag_ptr_1</twSrc><twDest BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_1</twDest><twTotPathDel>2.634</twTotPathDel><twClkSkew dest = "0.148" src = "0.154">0.006</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/flag_ptr_1</twSrc><twDest BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X101Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X101Y70.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/flag_ptr&lt;0&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/flag_ptr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y69.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/flag_ptr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y69.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_full</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/rd_ptr_en11</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y69.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/rd_ptr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y69.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>conc_intfc_ins/tdc_ins/tdc_dout_q0&lt;9&gt;&lt;12&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_1</twBEL></twPathDel><twLogDel>1.105</twLogDel><twRouteDel>1.529</twRouteDel><twTotDel>2.634</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_3 (SLICE_X100Y69.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.155</twSlack><twSrc BELType="FF">conc_intfc_ins/tmodr_ins/src_re_q0_9</twSrc><twDest BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_3</twDest><twTotPathDel>3.675</twTotPathDel><twClkSkew dest = "0.236" src = "0.256">0.020</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tmodr_ins/src_re_q0_9</twSrc><twDest BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X69Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>conc_intfc_ins/tdc_rden&lt;9&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/src_re_q0_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y69.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.967</twDelInfo><twComp>conc_intfc_ins/tdc_rden&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y69.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_full</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/rd_ptr_en11</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y69.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/rd_ptr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y69.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>conc_intfc_ins/tdc_ins/tdc_dout_q0&lt;9&gt;&lt;12&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_3</twBEL></twPathDel><twLogDel>1.000</twLogDel><twRouteDel>2.675</twRouteDel><twTotDel>3.675</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.811</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_valid</twSrc><twDest BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_3</twDest><twTotPathDel>3.024</twTotPathDel><twClkSkew dest = "0.236" src = "0.251">0.015</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_valid</twSrc><twDest BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X87Y69.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/_n0069</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_valid</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y69.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y69.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_full</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/rd_ptr_en11</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y69.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/rd_ptr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y69.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>conc_intfc_ins/tdc_ins/tdc_dout_q0&lt;9&gt;&lt;12&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_3</twBEL></twPathDel><twLogDel>1.070</twLogDel><twRouteDel>1.954</twRouteDel><twTotDel>3.024</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.245</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/flag_ptr_1</twSrc><twDest BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_3</twDest><twTotPathDel>2.599</twTotPathDel><twClkSkew dest = "0.148" src = "0.154">0.006</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/flag_ptr_1</twSrc><twDest BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X101Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X101Y70.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/flag_ptr&lt;0&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/flag_ptr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y69.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/flag_ptr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y69.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_full</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/rd_ptr_en11</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y69.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/rd_ptr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y69.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>conc_intfc_ins/tdc_ins/tdc_dout_q0&lt;9&gt;&lt;12&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_3</twBEL></twPathDel><twLogDel>1.070</twLogDel><twRouteDel>1.529</twRouteDel><twTotDel>2.599</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="43" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (SLICE_X41Y118.AX), 43 paths
</twPathRptBanner><twPathRpt anchorID="193"><twConstPath anchorID="194" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.156</twSlack><twSrc BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twDest><twTotPathDel>3.751</twTotPathDel><twClkSkew dest = "0.860" src = "0.803">-0.057</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X35Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X35Y134.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2&lt;5&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y132.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet&lt;3&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1&lt;1&gt;1</twBEL><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin&lt;0&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y133.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin&lt;0&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_198_o_MUX_15_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y118.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_198_o_MUX_15_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y118.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>conc_intfc_ins/trg_fifo_full</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twBEL></twPathDel><twLogDel>1.228</twLogDel><twRouteDel>2.523</twRouteDel><twTotDel>3.751</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.172</twSlack><twSrc BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_2</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twDest><twTotPathDel>3.735</twTotPathDel><twClkSkew dest = "0.860" src = "0.803">-0.057</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_2</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X36Y134.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1&lt;2&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y134.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y134.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet&lt;3&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1&lt;1&gt;1</twBEL><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y135.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count&lt;9&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y133.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y133.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin&lt;0&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_198_o_MUX_15_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y118.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_198_o_MUX_15_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y118.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>conc_intfc_ins/trg_fifo_full</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twBEL></twPathDel><twLogDel>1.284</twLogDel><twRouteDel>2.451</twRouteDel><twTotDel>3.735</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.258</twSlack><twSrc BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twDest><twTotPathDel>3.649</twTotPathDel><twClkSkew dest = "0.860" src = "0.803">-0.057</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X35Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X35Y134.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2&lt;5&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y132.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y132.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet&lt;3&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1&lt;1&gt;1</twBEL><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin&lt;0&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y133.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin&lt;0&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_198_o_MUX_15_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y118.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_198_o_MUX_15_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y118.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>conc_intfc_ins/trg_fifo_full</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twBEL></twPathDel><twLogDel>1.228</twLogDel><twRouteDel>2.421</twRouteDel><twTotDel>3.649</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm254 = PERIOD TIMEGRP
        &quot;b2tt_ins_gen_useextclk0_map_clk_sig_xcm254&quot; TS_TTD_CLK / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr_0 (SLICE_X93Y83.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.239</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tdc_rst_q0</twSrc><twDest BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr_0</twDest><twTotPathDel>0.241</twTotPathDel><twClkSkew dest = "0.040" src = "0.038">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tdc_rst_q0</twSrc><twDest BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X92Y83.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tdc_rst_q0</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tdc_rst_q0</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y83.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.169</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tdc_rst_q0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X93Y83.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr_0</twBEL></twPathDel><twLogDel>0.072</twLogDel><twRouteDel>0.169</twRouteDel><twTotDel>0.241</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr_1 (SLICE_X93Y83.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="201"><twConstPath anchorID="202" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.246</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tdc_rst_q0</twSrc><twDest BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr_1</twDest><twTotPathDel>0.248</twTotPathDel><twClkSkew dest = "0.040" src = "0.038">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tdc_rst_q0</twSrc><twDest BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X92Y83.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tdc_rst_q0</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tdc_rst_q0</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y83.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.169</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tdc_rst_q0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X93Y83.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.121</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr_1</twBEL></twPathDel><twLogDel>0.079</twLogDel><twRouteDel>0.169</twRouteDel><twTotDel>0.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr_0 (SLICE_X45Y64.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="203"><twConstPath anchorID="204" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.275</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/tdc_rst_q0</twSrc><twDest BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr_0</twDest><twTotPathDel>0.277</twTotPathDel><twClkSkew dest = "0.044" src = "0.042">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/tdc_rst_q0</twSrc><twDest BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X44Y64.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/tdc_rst_q0</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/tdc_rst_q0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y64.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.174</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/tdc_rst_q0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y64.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr_0</twBEL></twPathDel><twLogDel>0.103</twLogDel><twRouteDel>0.174</twRouteDel><twTotDel>0.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="205"><twPinLimitBanner>Component Switching Limit Checks: TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm254 = PERIOD TIMEGRP
        &quot;b2tt_ins_gen_useextclk0_map_clk_sig_xcm254&quot; TS_TTD_CLK / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="206" type="MINPERIOD" name="Tdspper_BREG_MREG" slack="0.014" period="3.930" constraintValue="3.930" deviceLimit="3.916" freqLimit="255.363" physResource="conc_intfc_ins/trg_chan_ins/DSP48A1_inst/CLK" logResource="conc_intfc_ins/trg_chan_ins/DSP48A1_inst/CLK" locationPin="DSP48_X1Y29.CLK" clockNet="sys_clk2x_ib"/><twPinLimit anchorID="207" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="0.805" period="3.930" constraintValue="3.930" deviceLimit="3.125" freqLimit="320.000" physResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK0" logResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK0" locationPin="GTPA1_DUAL_X0Y1.RXUSRCLK0" clockNet="sys_clk2x_ib"/><twPinLimit anchorID="208" type="MINPERIOD" name="Tgtpcper_TXUSRCLK" slack="0.805" period="3.930" constraintValue="3.930" deviceLimit="3.125" freqLimit="320.000" physResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0" logResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0" locationPin="GTPA1_DUAL_X0Y1.TXUSRCLK0" clockNet="sys_clk2x_ib"/></twPinLimitRpt></twConst><twConst anchorID="209" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_b2tt_ins_rawclk = PERIOD TIMEGRP &quot;b2tt_ins_rawclk&quot; TS_TTD_CLK HIGH 50%;</twConstName><twItemCnt>96792</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>13940</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.622</twMinPer></twConstHead><twPathRptBanner iPaths="101" iCriticalPaths="0" sType="EndPoint">Paths for end point b2tt_ins/map_decode/map_tr/cnt_trig_28 (SLICE_X54Y104.CE), 101 paths
</twPathRptBanner><twPathRpt anchorID="210"><twConstPath anchorID="211" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.239</twSlack><twSrc BELType="FF">b2tt_ins/map_decode/map_is/bit2_1</twSrc><twDest BELType="FF">b2tt_ins/map_decode/map_tr/cnt_trig_28</twDest><twTotPathDel>7.552</twTotPathDel><twClkSkew dest = "1.001" src = "0.982">-0.019</twClkSkew><twDelConst>7.861</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.163" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.089</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>b2tt_ins/map_decode/map_is/bit2_1</twSrc><twDest BELType='FF'>b2tt_ins/map_decode/map_tr/cnt_trig_28</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X65Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X65Y73.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>b2tt_ins/map_decode/bit2&lt;1&gt;</twComp><twBEL>b2tt_ins/map_decode/map_is/bit2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y75.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>b2tt_ins/map_decode/bit2&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_10/map_de/Mmux_isk13</twComp><twBEL>b2tt_ins/map_decode/map_10/map_de/Mmux_isk14</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y77.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>b2tt_ins/map_decode/map_10/map_de/Mmux_isk13</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y77.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_isk</twComp><twBEL>b2tt_ins/map_decode/map_10/map_de/Mmux_isk15</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_isk</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>b2tt_ins/map_decode/map_10/buf_isk</twComp><twBEL>b2tt_ins/map_decode/map_10/isk1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y93.C6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.621</twDelInfo><twComp>b2tt_ins/map_decode/isk</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_tr/buf_trgtim_0_BRB2</twComp><twBEL>b2tt_ins/map_decode/map_tr/sig_trgoctet1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>b2tt_ins/map_decode/map_tr/sig_trgoctet</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_trgout</twComp><twBEL>b2tt_ins/map_decode/map_tr/cntbit2[2]_PWR_38_o_MUX_628_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.153</twDelInfo><twComp>b2tt_ins/map_decode/map_tr/cntbit2[2]_PWR_38_o_MUX_628_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>b2tt_ins/trgtag&lt;31&gt;</twComp><twBEL>b2tt_ins/map_decode/map_tr/cnt_trig_28</twBEL></twPathDel><twLogDel>1.871</twLogDel><twRouteDel>5.681</twRouteDel><twTotDel>7.552</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="212"><twConstPath anchorID="213" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.243</twSlack><twSrc BELType="FF">b2tt_ins/map_decode/map_2b/buf_bit10_0</twSrc><twDest BELType="FF">b2tt_ins/map_decode/map_tr/cnt_trig_28</twDest><twTotPathDel>7.539</twTotPathDel><twClkSkew dest = "1.001" src = "0.991">-0.010</twClkSkew><twDelConst>7.861</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.163" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.089</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>b2tt_ins/map_decode/map_2b/buf_bit10_0</twSrc><twDest BELType='FF'>b2tt_ins/map_decode/map_tr/cnt_trig_28</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X65Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X65Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>b2tt_ins/map_decode/bit10&lt;3&gt;</twComp><twBEL>b2tt_ins/map_decode/map_2b/buf_bit10_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y75.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>b2tt_ins/map_decode/bit10&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_10/map_de/Mmux_isk13</twComp><twBEL>b2tt_ins/map_decode/map_10/map_de/Mmux_isk14</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y77.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>b2tt_ins/map_decode/map_10/map_de/Mmux_isk13</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y77.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_isk</twComp><twBEL>b2tt_ins/map_decode/map_10/map_de/Mmux_isk15</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_isk</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>b2tt_ins/map_decode/map_10/buf_isk</twComp><twBEL>b2tt_ins/map_decode/map_10/isk1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y93.C6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.621</twDelInfo><twComp>b2tt_ins/map_decode/isk</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_tr/buf_trgtim_0_BRB2</twComp><twBEL>b2tt_ins/map_decode/map_tr/sig_trgoctet1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>b2tt_ins/map_decode/map_tr/sig_trgoctet</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_trgout</twComp><twBEL>b2tt_ins/map_decode/map_tr/cntbit2[2]_PWR_38_o_MUX_628_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.153</twDelInfo><twComp>b2tt_ins/map_decode/map_tr/cntbit2[2]_PWR_38_o_MUX_628_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>b2tt_ins/trgtag&lt;31&gt;</twComp><twBEL>b2tt_ins/map_decode/map_tr/cnt_trig_28</twBEL></twPathDel><twLogDel>1.871</twLogDel><twRouteDel>5.668</twRouteDel><twTotDel>7.539</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="214"><twConstPath anchorID="215" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.244</twSlack><twSrc BELType="FF">b2tt_ins/map_decode/map_2b/buf_bit10_6</twSrc><twDest BELType="FF">b2tt_ins/map_decode/map_tr/cnt_trig_28</twDest><twTotPathDel>7.538</twTotPathDel><twClkSkew dest = "1.001" src = "0.991">-0.010</twClkSkew><twDelConst>7.861</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.163" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.089</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>b2tt_ins/map_decode/map_2b/buf_bit10_6</twSrc><twDest BELType='FF'>b2tt_ins/map_decode/map_tr/cnt_trig_28</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X64Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X64Y77.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>b2tt_ins/map_decode/bit10&lt;7&gt;</twComp><twBEL>b2tt_ins/map_decode/map_2b/buf_bit10_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y78.A4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>b2tt_ins/map_decode/bit10&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_8b&lt;6&gt;</twComp><twBEL>b2tt_ins/map_decode/map_10/map_de/Mmux_dout3131</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y78.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>b2tt_ins/map_decode/map_10/map_de/Mmux_dout313</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_8b&lt;6&gt;</twComp><twBEL>b2tt_ins/map_decode/map_10/map_de/Mmux_dout331</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y84.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_8b&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y84.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>b2tt_ins/map_decode/map_10/buf_8b&lt;7&gt;</twComp><twBEL>b2tt_ins/map_decode/map_10/octet&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y93.C5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>b2tt_ins/map_decode/octet&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_tr/buf_trgtim_0_BRB2</twComp><twBEL>b2tt_ins/map_decode/map_tr/sig_trgoctet1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>b2tt_ins/map_decode/map_tr/sig_trgoctet</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_trgout</twComp><twBEL>b2tt_ins/map_decode/map_tr/cntbit2[2]_PWR_38_o_MUX_628_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.153</twDelInfo><twComp>b2tt_ins/map_decode/map_tr/cntbit2[2]_PWR_38_o_MUX_628_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>b2tt_ins/trgtag&lt;31&gt;</twComp><twBEL>b2tt_ins/map_decode/map_tr/cnt_trig_28</twBEL></twPathDel><twLogDel>2.021</twLogDel><twRouteDel>5.517</twRouteDel><twTotDel>7.538</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_124 (SLICE_X34Y45.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="216"><twConstPath anchorID="217" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.255</twSlack><twSrc BELType="FF">b2tt_ins/map_decode/map_is/map_iscan/sta_iddr_FSM_FFd2</twSrc><twDest BELType="FF">b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_124</twDest><twTotPathDel>7.416</twTotPathDel><twClkSkew dest = "0.793" src = "0.894">0.101</twClkSkew><twDelConst>7.861</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.163" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.089</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>b2tt_ins/map_decode/map_is/map_iscan/sta_iddr_FSM_FFd2</twSrc><twDest BELType='FF'>b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_124</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X67Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>b2tt_ins/map_decode/staiddr&lt;1&gt;</twComp><twBEL>b2tt_ins/map_decode/map_is/map_iscan/sta_iddr_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>242</twFanCnt><twDelInfo twEdge="twRising">1.812</twDelInfo><twComp>b2tt_ins/map_decode/staiddr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr&lt;9&gt;</twComp><twBEL>b2tt_ins/map_decode/map_is/map_iscan/_n0430_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y45.CE</twSite><twDelType>net</twDelType><twFanCnt>59</twFanCnt><twDelInfo twEdge="twRising">4.619</twDelInfo><twComp>b2tt_ins/map_decode/map_is/map_iscan/_n0430_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y45.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8&lt;127&gt;</twComp><twBEL>b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_124</twBEL></twPathDel><twLogDel>0.985</twLogDel><twRouteDel>6.431</twRouteDel><twTotDel>7.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="218"><twConstPath anchorID="219" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.267</twSlack><twSrc BELType="FF">b2tt_ins/map_decode/map_is/map_iscan/sta_iddr_FSM_FFd1</twSrc><twDest BELType="FF">b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_124</twDest><twTotPathDel>7.404</twTotPathDel><twClkSkew dest = "0.793" src = "0.894">0.101</twClkSkew><twDelConst>7.861</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.163" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.089</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>b2tt_ins/map_decode/map_is/map_iscan/sta_iddr_FSM_FFd1</twSrc><twDest BELType='FF'>b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_124</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X67Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>b2tt_ins/map_decode/staiddr&lt;1&gt;</twComp><twBEL>b2tt_ins/map_decode/map_is/map_iscan/sta_iddr_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y64.D2</twSite><twDelType>net</twDelType><twFanCnt>241</twFanCnt><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>b2tt_ins/map_decode/staiddr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr&lt;9&gt;</twComp><twBEL>b2tt_ins/map_decode/map_is/map_iscan/_n0430_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y45.CE</twSite><twDelType>net</twDelType><twFanCnt>59</twFanCnt><twDelInfo twEdge="twRising">4.619</twDelInfo><twComp>b2tt_ins/map_decode/map_is/map_iscan/_n0430_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y45.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8&lt;127&gt;</twComp><twBEL>b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_124</twBEL></twPathDel><twLogDel>0.985</twLogDel><twRouteDel>6.419</twRouteDel><twTotDel>7.404</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="101" iCriticalPaths="0" sType="EndPoint">Paths for end point b2tt_ins/map_decode/map_tr/cnt_trig_31 (SLICE_X54Y104.CE), 101 paths
</twPathRptBanner><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.259</twSlack><twSrc BELType="FF">b2tt_ins/map_decode/map_is/bit2_1</twSrc><twDest BELType="FF">b2tt_ins/map_decode/map_tr/cnt_trig_31</twDest><twTotPathDel>7.532</twTotPathDel><twClkSkew dest = "1.001" src = "0.982">-0.019</twClkSkew><twDelConst>7.861</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.163" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.089</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>b2tt_ins/map_decode/map_is/bit2_1</twSrc><twDest BELType='FF'>b2tt_ins/map_decode/map_tr/cnt_trig_31</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X65Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X65Y73.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>b2tt_ins/map_decode/bit2&lt;1&gt;</twComp><twBEL>b2tt_ins/map_decode/map_is/bit2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y75.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>b2tt_ins/map_decode/bit2&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_10/map_de/Mmux_isk13</twComp><twBEL>b2tt_ins/map_decode/map_10/map_de/Mmux_isk14</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y77.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>b2tt_ins/map_decode/map_10/map_de/Mmux_isk13</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y77.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_isk</twComp><twBEL>b2tt_ins/map_decode/map_10/map_de/Mmux_isk15</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_isk</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>b2tt_ins/map_decode/map_10/buf_isk</twComp><twBEL>b2tt_ins/map_decode/map_10/isk1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y93.C6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.621</twDelInfo><twComp>b2tt_ins/map_decode/isk</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_tr/buf_trgtim_0_BRB2</twComp><twBEL>b2tt_ins/map_decode/map_tr/sig_trgoctet1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>b2tt_ins/map_decode/map_tr/sig_trgoctet</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_trgout</twComp><twBEL>b2tt_ins/map_decode/map_tr/cntbit2[2]_PWR_38_o_MUX_628_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.153</twDelInfo><twComp>b2tt_ins/map_decode/map_tr/cntbit2[2]_PWR_38_o_MUX_628_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>b2tt_ins/trgtag&lt;31&gt;</twComp><twBEL>b2tt_ins/map_decode/map_tr/cnt_trig_31</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>5.681</twRouteDel><twTotDel>7.532</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="222"><twConstPath anchorID="223" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.263</twSlack><twSrc BELType="FF">b2tt_ins/map_decode/map_2b/buf_bit10_0</twSrc><twDest BELType="FF">b2tt_ins/map_decode/map_tr/cnt_trig_31</twDest><twTotPathDel>7.519</twTotPathDel><twClkSkew dest = "1.001" src = "0.991">-0.010</twClkSkew><twDelConst>7.861</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.163" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.089</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>b2tt_ins/map_decode/map_2b/buf_bit10_0</twSrc><twDest BELType='FF'>b2tt_ins/map_decode/map_tr/cnt_trig_31</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X65Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X65Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>b2tt_ins/map_decode/bit10&lt;3&gt;</twComp><twBEL>b2tt_ins/map_decode/map_2b/buf_bit10_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y75.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>b2tt_ins/map_decode/bit10&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_10/map_de/Mmux_isk13</twComp><twBEL>b2tt_ins/map_decode/map_10/map_de/Mmux_isk14</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y77.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>b2tt_ins/map_decode/map_10/map_de/Mmux_isk13</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y77.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_isk</twComp><twBEL>b2tt_ins/map_decode/map_10/map_de/Mmux_isk15</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_isk</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>b2tt_ins/map_decode/map_10/buf_isk</twComp><twBEL>b2tt_ins/map_decode/map_10/isk1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y93.C6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.621</twDelInfo><twComp>b2tt_ins/map_decode/isk</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_tr/buf_trgtim_0_BRB2</twComp><twBEL>b2tt_ins/map_decode/map_tr/sig_trgoctet1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>b2tt_ins/map_decode/map_tr/sig_trgoctet</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_trgout</twComp><twBEL>b2tt_ins/map_decode/map_tr/cntbit2[2]_PWR_38_o_MUX_628_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.153</twDelInfo><twComp>b2tt_ins/map_decode/map_tr/cntbit2[2]_PWR_38_o_MUX_628_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>b2tt_ins/trgtag&lt;31&gt;</twComp><twBEL>b2tt_ins/map_decode/map_tr/cnt_trig_31</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>5.668</twRouteDel><twTotDel>7.519</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="224"><twConstPath anchorID="225" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.264</twSlack><twSrc BELType="FF">b2tt_ins/map_decode/map_2b/buf_bit10_6</twSrc><twDest BELType="FF">b2tt_ins/map_decode/map_tr/cnt_trig_31</twDest><twTotPathDel>7.518</twTotPathDel><twClkSkew dest = "1.001" src = "0.991">-0.010</twClkSkew><twDelConst>7.861</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.163" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.089</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>b2tt_ins/map_decode/map_2b/buf_bit10_6</twSrc><twDest BELType='FF'>b2tt_ins/map_decode/map_tr/cnt_trig_31</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X64Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X64Y77.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>b2tt_ins/map_decode/bit10&lt;7&gt;</twComp><twBEL>b2tt_ins/map_decode/map_2b/buf_bit10_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y78.A4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>b2tt_ins/map_decode/bit10&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_8b&lt;6&gt;</twComp><twBEL>b2tt_ins/map_decode/map_10/map_de/Mmux_dout3131</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y78.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>b2tt_ins/map_decode/map_10/map_de/Mmux_dout313</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_8b&lt;6&gt;</twComp><twBEL>b2tt_ins/map_decode/map_10/map_de/Mmux_dout331</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y84.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_8b&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y84.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>b2tt_ins/map_decode/map_10/buf_8b&lt;7&gt;</twComp><twBEL>b2tt_ins/map_decode/map_10/octet&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y93.C5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>b2tt_ins/map_decode/octet&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_tr/buf_trgtim_0_BRB2</twComp><twBEL>b2tt_ins/map_decode/map_tr/sig_trgoctet1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>b2tt_ins/map_decode/map_tr/sig_trgoctet</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_trgout</twComp><twBEL>b2tt_ins/map_decode/map_tr/cntbit2[2]_PWR_38_o_MUX_628_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.153</twDelInfo><twComp>b2tt_ins/map_decode/map_tr/cntbit2[2]_PWR_38_o_MUX_628_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>b2tt_ins/trgtag&lt;31&gt;</twComp><twBEL>b2tt_ins/map_decode/map_tr/cnt_trig_31</twBEL></twPathDel><twLogDel>2.001</twLogDel><twRouteDel>5.517</twRouteDel><twTotDel>7.518</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_b2tt_ins_rawclk = PERIOD TIMEGRP &quot;b2tt_ins_rawclk&quot; TS_TTD_CLK HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (SLICE_X95Y148.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.190</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twDest><twTotPathDel>0.194</twTotPathDel><twClkSkew dest = "0.072" src = "0.068">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X97Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X97Y148.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y148.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.134</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X95Y148.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.138</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twBEL></twPathDel><twLogDel>0.060</twLogDel><twRouteDel>0.134</twRouteDel><twTotDel>0.194</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i (GTPA1_DUAL_X0Y1.TXDATA05), 1 path
</twPathRptBanner><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.243</twSlack><twSrc BELType="FF">aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_13</twSrc><twDest BELType="HSIO">aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i</twDest><twTotPathDel>0.298</twTotPathDel><twClkSkew dest = "0.299" src = "0.244">-0.055</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_13</twSrc><twDest BELType='HSIO'>aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y177.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X32Y177.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.384</twDelInfo><twComp>aurora_ins/klm_aurora_ins/tx_data_i&lt;5&gt;</twComp><twBEL>aurora_ins/klm_aurora_ins/aurora_lane_0_i/sym_gen_i/TX_DATA_Buffer_13</twBEL></twPathDel><twPathDel><twSite>GTPA1_DUAL_X0Y1.TXDATA05</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.914</twDelInfo><twComp>aurora_ins/klm_aurora_ins/tx_data_i&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>GTPA1_DUAL_X0Y1.TXUSRCLK20</twSite><twDelType>Tgtpckc_TXDATA</twDelType><twDelInfo twEdge="twFalling">-1.000</twDelInfo><twComp>aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i</twComp><twBEL>aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i</twBEL></twPathDel><twLogDel>-0.616</twLogDel><twRouteDel>0.914</twRouteDel><twTotDel>0.298</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>-206.7</twPctLog><twPctRoute>306.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point run_ctrl_ins/Mshreg_data_q2_0 (SLICE_X56Y190.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.243</twSlack><twSrc BELType="FF">conc_intfc_ins/rcl_data_0</twSrc><twDest BELType="FF">run_ctrl_ins/Mshreg_data_q2_0</twDest><twTotPathDel>0.245</twTotPathDel><twClkSkew dest = "0.043" src = "0.041">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/rcl_data_0</twSrc><twDest BELType='FF'>run_ctrl_ins/Mshreg_data_q2_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X57Y190.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X57Y190.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>rcl_data&lt;3&gt;</twComp><twBEL>conc_intfc_ins/rcl_data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y190.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.017</twDelInfo><twComp>rcl_data&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y190.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.030</twDelInfo><twComp>ctrl_regs&lt;0&gt;&lt;3&gt;</twComp><twBEL>run_ctrl_ins/Mshreg_data_q2_0</twBEL></twPathDel><twLogDel>0.228</twLogDel><twRouteDel>0.017</twRouteDel><twTotDel>0.245</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>93.1</twPctLog><twPctRoute>6.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="232"><twPinLimitBanner>Component Switching Limit Checks: TS_b2tt_ins_rawclk = PERIOD TIMEGRP &quot;b2tt_ins_rawclk&quot; TS_TTD_CLK HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="233" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="1.611" period="7.861" constraintValue="7.861" deviceLimit="6.250" freqLimit="160.000" physResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK20" logResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK20" locationPin="GTPA1_DUAL_X0Y1.RXUSRCLK20" clockNet="sys_clk_ib"/><twPinLimit anchorID="234" type="MINPERIOD" name="Tgtpcper_TXUSRCLK" slack="1.611" period="7.861" constraintValue="7.861" deviceLimit="6.250" freqLimit="160.000" physResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20" logResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20" locationPin="GTPA1_DUAL_X0Y1.TXUSRCLK20" clockNet="sys_clk_ib"/><twPinLimit anchorID="235" type="MINPERIOD" name="Tgtpcper_GCLK" slack="4.736" period="7.861" constraintValue="7.861" deviceLimit="3.125" freqLimit="320.000" physResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/GCLK00" logResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/GCLK00" locationPin="GTPA1_DUAL_X0Y1.GCLK00" clockNet="sys_clk_ib"/></twPinLimitRpt></twConst><twConstRollupTable uID="10" anchorID="236"><twConstRollup name="TS_TTD_CLK" fullName="TS_TTD_CLK = PERIOD TIMEGRP &quot;TTD_CLK&quot; 7.861 ns HIGH 50%;" type="origin" depth="0" requirement="7.861" prefType="period" actual="3.334" actualRollup="7.832" errors="0" errorRollup="0" items="0" itemsRollup="134102"/><twConstRollup name="TS_TDC_2X" fullName="TS_TDC_2X = MAXDELAY FROM TIMEGRP &quot;TDC_2X_GRP&quot; TO TIMEGRP &quot;TDC_2X_GRP&quot;         TS_TTD_CLK * 2;" type="child" depth="1" requirement="15.722" prefType="maxdelay" actual="9.172" actualRollup="N/A" errors="0" errorRollup="0" items="32514" itemsRollup="0"/><twConstRollup name="TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm127b" fullName="TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm127b = PERIOD TIMEGRP         &quot;b2tt_ins_gen_useextclk0_map_clk_sig_xcm127b&quot; TS_TTD_CLK PHASE 3.9305         ns HIGH 50%;" type="child" depth="1" requirement="7.861" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm254" fullName="TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm254 = PERIOD TIMEGRP         &quot;b2tt_ins_gen_useextclk0_map_clk_sig_xcm254&quot; TS_TTD_CLK / 2 HIGH 50%;" type="child" depth="1" requirement="3.930" prefType="period" actual="3.916" actualRollup="N/A" errors="0" errorRollup="0" items="4796" itemsRollup="0"/><twConstRollup name="TS_b2tt_ins_rawclk" fullName="TS_b2tt_ins_rawclk = PERIOD TIMEGRP &quot;b2tt_ins_rawclk&quot; TS_TTD_CLK HIGH 50%;" type="child" depth="1" requirement="7.861" prefType="period" actual="7.622" actualRollup="N/A" errors="0" errorRollup="0" items="96792" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="11" anchorID="237"><twConstRollup name="TS_SYS_CLK" fullName="TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 7.861 ns HIGH 50%;" type="origin" depth="0" requirement="7.861" prefType="period" actual="6.250" actualRollup="7.832" errors="0" errorRollup="0" items="0" itemsRollup="41"/><twConstRollup name="TS_SYS_CLK2X" fullName="TS_SYS_CLK2X = PERIOD TIMEGRP &quot;SYS_CLK2X&quot; TS_SYS_CLK / 2 HIGH 50%;" type="child" depth="1" requirement="3.930" prefType="period" actual="3.916" actualRollup="3.178" errors="0" errorRollup="0" items="0" itemsRollup="41"/><twConstRollup name="TS_CCD_TDC2SYS" fullName="TS_CCD_TDC2SYS = MAXDELAY FROM TIMEGRP &quot;SYS_CLK_GRP&quot; TO TIMEGRP         &quot;SYS_CLK2X_GRP&quot; TS_SYS_CLK2X DATAPATHONLY;" type="child" depth="2" requirement="3.930" prefType="maxdelay" actual="3.178" actualRollup="N/A" errors="0" errorRollup="0" items="31" itemsRollup="0"/><twConstRollup name="TS_CCD_SYS2TDC" fullName="TS_CCD_SYS2TDC = MAXDELAY FROM TIMEGRP &quot;SYS_CLK2X_GRP&quot; TO TIMEGRP         &quot;SYS_CLK_GRP&quot; TS_SYS_CLK2X DATAPATHONLY;" type="child" depth="2" requirement="3.930" prefType="maxdelay" actual="1.438" actualRollup="N/A" errors="0" errorRollup="0" items="10" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="238">0</twUnmetConstCnt><twDataSheet anchorID="239" twNameLen="15"><twClk2SUList anchorID="240" twDestWidth="7"><twDest>ttdclkn</twDest><twClk2SU><twSrc>ttdclkn</twSrc><twRiseRise>9.172</twRiseRise></twClk2SU><twClk2SU><twSrc>ttdclkp</twSrc><twRiseRise>9.172</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="241" twDestWidth="7"><twDest>ttdclkp</twDest><twClk2SU><twSrc>ttdclkn</twSrc><twRiseRise>9.172</twRiseRise></twClk2SU><twClk2SU><twSrc>ttdclkp</twSrc><twRiseRise>9.172</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="242"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>140608</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>19958</twConnCnt></twConstCov><twStats anchorID="243"><twMinPer>1791.666</twMinPer><twFootnote number="1" /><twMaxFreq>0.558</twMaxFreq><twMaxFromToDel>9.172</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Oct 23 18:43:29 2014 </twTimestamp></twFoot><twClientInfo anchorID="244"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 491 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
