TDCR_SSZ_16_BITS	,	V_42
dma_addr_t	,	T_1
mmp_tdma_disable_chan	,	F_6
of_match_device	,	F_47
TDCR_BURSTSZ_SQU_32B	,	V_52
num_periods	,	V_92
"mmp_tdma: unknown bus size.\n"	,	L_2
TDCR_SSPMOD	,	V_46
to_mmp_tdma_chan	,	F_7
"unable to register\n"	,	L_8
dev	,	V_36
DMA_MEM_TO_DEV	,	V_21
platform_get_device_id	,	F_48
TDCR_DSTDIR_ADDR_HOLD	,	V_22
TDCR_BURSTSZ_32B	,	V_33
device_pause	,	V_153
pool	,	V_81
tasklet	,	V_65
DMA_COMPLETE	,	V_18
TDCR_BURSTSZ_SQU_2B	,	V_48
dma_addr	,	V_86
size	,	V_78
DMA_SLAVE_BUSWIDTH_4_BYTES	,	V_43
gen_pool	,	V_76
of_node	,	V_126
GFP_KERNEL	,	V_116
args_count	,	V_135
dst_maxburst	,	V_106
device	,	V_115
dma_async_device_unregister	,	F_38
iores	,	V_140
device_prep_dma_cyclic	,	V_149
src_addr_width	,	V_105
IRQ_NONE	,	V_67
chan_num	,	V_141
dma_set_mask	,	F_58
device_node	,	V_119
tdmac	,	V_2
"initialized\n"	,	L_10
dma_spec	,	V_129
device_issue_pending	,	V_151
of_dma_controller_register	,	F_62
mmp_tdma_chan	,	V_1
dev_addr	,	V_97
mmp_tdma_type	,	V_136
pos	,	V_100
of_phandle_args	,	V_128
__raw_readl	,	F_14
TDCR_FETCHND	,	V_7
devm_ioremap_resource	,	F_51
src_addr	,	V_60
irq	,	V_63
i	,	V_70
dma_async_device_register	,	F_61
TDCR_BURSTSZ_SQU_4B	,	V_49
desc_num	,	V_79
buf	,	V_93
dst_addr_width	,	V_107
irq_num	,	V_72
period_len	,	V_88
platform_device	,	V_113
mmp_tdma_config	,	F_32
of_gen_pool_get	,	F_55
tx	,	V_83
TDMA_CHANNEL_NUM	,	V_73
TDCR_SRCDIR_ADDR_INC	,	V_23
dir	,	V_20
mmp_tdma_enable_chan	,	F_5
dma_do_tasklet	,	F_18
INIT_LIST_HEAD	,	F_54
mmp_tdma_filter_param	,	V_122
reg	,	V_53
mmp_tdma_int_handler	,	F_17
mmp_tdma_desc	,	V_80
dst_addr	,	V_62
MMP_AUD_TDMA	,	V_27
mmp_tdma_resume_chan	,	F_8
platform_get_irq	,	F_49
ret	,	V_71
TDCR_BURSTSZ_64B	,	V_34
err_out	,	V_95
TDCR_CHANEN	,	V_11
dma_slave_config	,	V_102
"failed to register controller\n"	,	L_9
DMA_ERROR	,	V_101
mmp_tdma_dt_ids	,	V_142
dma_async_tx_descriptor	,	V_82
channels	,	V_120
copy_align	,	V_156
platform_get_resource	,	F_50
idx	,	V_57
completed_cookie	,	V_112
TDCR_BURSTSZ_4B	,	V_30
desc	,	V_75
mmp_tdma_tx_submit	,	F_22
tasklet_init	,	F_41
dev_err	,	F_11
of_id	,	V_138
dma_chan	,	V_14
param	,	V_123
mmp_tdma_issue_pending	,	F_35
device_free_chan_resources	,	V_148
src_maxburst	,	V_104
of_device_id	,	V_137
mask	,	V_133
gpool	,	V_77
dma_tx_state	,	V_110
cap_mask	,	V_134
tx_submit	,	V_85
tdcr	,	V_16
TDCR_BURSTSZ_SQU_8B	,	V_50
device_alloc_chan_resources	,	V_147
DMA_BIT_MASK	,	F_59
mmp_tdma_pause_chan	,	F_9
mmp_tdma_probe	,	F_46
TDMA_MAX_XFER_BYTES	,	V_94
TDCR_BURSTSZ_SQU_16B	,	V_51
TDCR	,	V_6
mmp_tdma_terminate_all	,	F_31
TDCR_ABR	,	V_17
base	,	V_118
byte_cnt	,	V_98
ENOMEM	,	V_117
DMA_IN_PROGRESS	,	V_13
dma_transfer_direction	,	V_89
dev_info	,	F_63
DMA_CYCLIC	,	V_146
dmaengine_desc_get_callback_invoke	,	F_19
desc_arr	,	V_59
enable	,	V_8
DMAENGINE_ALIGN_8_BYTES	,	V_157
tdev	,	V_69
device_tx_status	,	V_150
mmp_tdma_config_chan	,	F_10
buswidth	,	V_38
chan_id	,	V_127
cookie	,	V_109
phys	,	V_3
mmp_tdma_clear_chan_irq	,	F_12
"tdma"	,	L_3
mmp_tdma_xlate	,	F_44
TDCR_BURSTSZ_16B	,	V_32
txstate	,	V_111
IRQ_HANDLED	,	V_66
mmp_tdma_free_descriptor	,	F_20
dma_request_channel	,	F_45
"too many channels for device!\n"	,	L_5
TDCR_BURSTSZ_8B	,	V_31
"asram"	,	L_6
status	,	V_12
DMA_SLAVE_BUSWIDTH_2_BYTES	,	V_41
TDISR	,	V_54
of_dma_data	,	V_132
flags	,	V_91
dma_async_tx_descriptor_init	,	F_24
list_add_tail	,	F_42
fn_param	,	V_121
TDCR_BURSTSZ_128B	,	V_35
"maximum period size exceeded: %zu &gt; %d\n"	,	L_4
mmp_tdma_tx_status	,	F_33
TDCR_DSTDIR_ADDR_INC	,	V_26
mmp_tdma_alloc_chan_resources	,	F_23
dma_set_tx_state	,	F_34
EAGAIN	,	V_56
device_terminate_all	,	V_155
EINVAL	,	V_37
TDCR_SSZ_32_BITS	,	V_44
TDIMR_COMP	,	V_9
DMA_DEV_TO_MEM	,	V_24
gen_pool_dma_alloc	,	F_29
mmp_tdma_alloc_descriptor	,	F_28
mmp_tdma_chan_handler	,	F_15
mmp_tdma_free_chan_resources	,	F_26
dma_status	,	V_108
chan	,	V_15
dma_device	,	V_124
device_config	,	V_152
TDIMR	,	V_10
desc_arr_phys	,	V_84
data	,	V_74
DMA_PAUSED	,	V_19
mmp_tdma_chan_init	,	F_39
TDCR_SSZ_8_BITS	,	V_40
mmp_tdma_chan_set_desc	,	F_1
size_t	,	T_3
dmaengine_cfg	,	V_103
ofdma	,	V_131
DMA_SLAVE_BUSWIDTH_1_BYTE	,	V_39
TDNDPR	,	V_5
pdev	,	V_114
u32	,	T_2
burst_sz	,	V_29
mmp_tdma_filter_fn	,	F_43
TDISR_COMP	,	V_55
tasklet_schedule	,	F_16
of_dma	,	V_130
dma_cookie_t	,	T_5
resource	,	V_139
mmp_tdma_enable_irq	,	F_4
TDCR_PACKMOD	,	V_28
mmp_tdma_remove	,	F_36
PTR_ERR	,	F_53
mmp_tdma_device	,	V_68
TDDAR	,	V_61
DMA_PREP_INTERRUPT	,	V_99
DMA_SLAVE	,	V_145
platform_set_drvdata	,	F_60
devm_kzalloc	,	F_40
platform_get_drvdata	,	F_37
driver_data	,	V_143
nxt_desc	,	V_96
TDCR_BURSTSZ_SQU_1B	,	V_47
dma_cap_set	,	F_57
devm_free_irq	,	F_27
TDCR_SRCDIR_ADDR_HOLD	,	V_25
buf_len	,	V_87
reg_base	,	V_4
IORESOURCE_MEM	,	V_144
direction	,	V_90
PXA910_SQU	,	V_45
readl	,	F_3
pdma_device	,	V_125
writel	,	F_2
irqreturn_t	,	T_4
TDSAR	,	V_58
mmp_tdma_get_pos	,	F_13
dev_id	,	V_64
device_resume	,	V_154
gen_pool_free	,	F_21
"asram pool not available\n"	,	L_7
mmp_tdma_prep_dma_cyclic	,	F_30
dma_cap_mask_t	,	T_6
"mmp_tdma: unknown burst size.\n"	,	L_1
devm_request_irq	,	F_25
IS_ERR	,	F_52
sram_get_gpool	,	F_56
