

================================================================
== Vivado HLS Report for 'sobel_filter'
================================================================
* Date:           Sun Dec  2 22:38:58 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        sobellab4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.70|      1.88|        0.84|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2080688|  2080688|  2080688|  2080688|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FillCacheRows   |     3846|     3846|      1923|          -|          -|     2|    no    |
        | + FillCacheCols  |     1920|     1920|         1|          1|          1|  1920|    yes   |
        |- FilterRows      |  2076840|  2076840|      1923|          -|          -|  1080|    no    |
        | + FilterCols     |     1920|     1920|         1|          1|          1|  1920|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 3 }
  Pipeline-1 : II = 1, D = 1, States = { 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	5  / (tmp)
3 --> 
	4  / (tmp_4)
	3  / (!tmp_4)
4 --> 
	2  / true
5 --> 
	6  / (!tmp_3)
6 --> 
	7  / (tmp_s)
	6  / (!tmp_s)
7 --> 
	5  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem1), !map !23"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %gmem0), !map !29"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @sobel_filter_str) nounwind"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %gmem0, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %inter_pix, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gmem1, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str6, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %out_pix, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle4, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [sobellab4/Sobel.cpp:99]
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %1" [sobellab4/Sobel.cpp:109]

 <State 2> : 1.77ns
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %i_1, %4 ]"
ST_2 : Operation 18 [1/1] (0.95ns)   --->   "%tmp = icmp eq i2 %i, -2" [sobellab4/Sobel.cpp:109]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"
ST_2 : Operation 20 [1/1] (1.56ns)   --->   "%i_1 = add i2 %i, 1" [sobellab4/Sobel.cpp:109]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader.preheader, label %2" [sobellab4/Sobel.cpp:109]
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str9) nounwind" [sobellab4/Sobel.cpp:109]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str9) nounwind" [sobellab4/Sobel.cpp:109]
ST_2 : Operation 24 [1/1] (1.76ns)   --->   "br label %3" [sobellab4/Sobel.cpp:110]
ST_2 : Operation 25 [1/1] (1.76ns)   --->   "br label %.preheader" [sobellab4/Sobel.cpp:118]

 <State 3> : 1.88ns
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%j = phi i11 [ 0, %2 ], [ %j_1, %branch4 ]"
ST_3 : Operation 27 [1/1] (1.88ns)   --->   "%tmp_4 = icmp eq i11 %j, -128" [sobellab4/Sobel.cpp:110]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920) nounwind"
ST_3 : Operation 29 [1/1] (1.63ns)   --->   "%j_1 = add i11 %j, 1" [sobellab4/Sobel.cpp:110]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %4, label %branch4" [sobellab4/Sobel.cpp:110]
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str10) nounwind" [sobellab4/Sobel.cpp:110]
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str10) nounwind" [sobellab4/Sobel.cpp:110]
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [sobellab4/Sobel.cpp:111]
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str10, i32 %tmp_6) nounwind" [sobellab4/Sobel.cpp:114]
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br label %3" [sobellab4/Sobel.cpp:110]

 <State 4> : 0.00ns
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str9, i32 %tmp_2) nounwind" [sobellab4/Sobel.cpp:115]
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br label %1" [sobellab4/Sobel.cpp:109]

 <State 5> : 1.88ns
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%i1 = phi i11 [ %i_2, %7 ], [ 0, %.preheader.preheader ]"
ST_5 : Operation 39 [1/1] (1.88ns)   --->   "%tmp_3 = icmp eq i11 %i1, -968" [sobellab4/Sobel.cpp:118]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080) nounwind"
ST_5 : Operation 41 [1/1] (1.63ns)   --->   "%i_2 = add i11 %i1, 1" [sobellab4/Sobel.cpp:118]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %8, label %5" [sobellab4/Sobel.cpp:118]
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind" [sobellab4/Sobel.cpp:118]
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str11) nounwind" [sobellab4/Sobel.cpp:118]
ST_5 : Operation 45 [1/1] (1.76ns)   --->   "br label %6" [sobellab4/Sobel.cpp:119]
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "ret void" [sobellab4/Sobel.cpp:141]

 <State 6> : 1.88ns
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%j2 = phi i11 [ 0, %5 ], [ %j_2, %._crit_edge ]"
ST_6 : Operation 48 [1/1] (1.88ns)   --->   "%tmp_s = icmp eq i11 %j2, -128" [sobellab4/Sobel.cpp:119]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920) nounwind"
ST_6 : Operation 50 [1/1] (1.63ns)   --->   "%j_2 = add i11 %j2, 1" [sobellab4/Sobel.cpp:119]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %7, label %._crit_edge" [sobellab4/Sobel.cpp:119]
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str12) nounwind" [sobellab4/Sobel.cpp:119]
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str12) nounwind" [sobellab4/Sobel.cpp:119]
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [sobellab4/Sobel.cpp:120]
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str12, i32 %tmp_1) nounwind" [sobellab4/Sobel.cpp:137]
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "br label %6" [sobellab4/Sobel.cpp:119]

 <State 7> : 0.00ns
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str11, i32 %tmp_5) nounwind" [sobellab4/Sobel.cpp:138]
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "br label %.preheader" [sobellab4/Sobel.cpp:118]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inter_pix]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_pix]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8  (specbitsmap      ) [ 00000000]
StgValue_9  (specbitsmap      ) [ 00000000]
StgValue_10 (spectopmodule    ) [ 00000000]
StgValue_11 (specinterface    ) [ 00000000]
StgValue_12 (specinterface    ) [ 00000000]
StgValue_13 (specinterface    ) [ 00000000]
StgValue_14 (specinterface    ) [ 00000000]
StgValue_15 (specinterface    ) [ 00000000]
StgValue_16 (br               ) [ 01111000]
i           (phi              ) [ 00100000]
tmp         (icmp             ) [ 00111000]
empty       (speclooptripcount) [ 00000000]
i_1         (add              ) [ 01111000]
StgValue_21 (br               ) [ 00000000]
StgValue_22 (specloopname     ) [ 00000000]
tmp_2       (specregionbegin  ) [ 00011000]
StgValue_24 (br               ) [ 00111000]
StgValue_25 (br               ) [ 00111111]
j           (phi              ) [ 00010000]
tmp_4       (icmp             ) [ 00111000]
empty_2     (speclooptripcount) [ 00000000]
j_1         (add              ) [ 00111000]
StgValue_30 (br               ) [ 00000000]
StgValue_31 (specloopname     ) [ 00000000]
tmp_6       (specregionbegin  ) [ 00000000]
StgValue_33 (specpipeline     ) [ 00000000]
empty_3     (specregionend    ) [ 00000000]
StgValue_35 (br               ) [ 00111000]
empty_4     (specregionend    ) [ 00000000]
StgValue_37 (br               ) [ 01111000]
i1          (phi              ) [ 00000100]
tmp_3       (icmp             ) [ 00000111]
empty_5     (speclooptripcount) [ 00000000]
i_2         (add              ) [ 00100111]
StgValue_42 (br               ) [ 00000000]
StgValue_43 (specloopname     ) [ 00000000]
tmp_5       (specregionbegin  ) [ 00000011]
StgValue_45 (br               ) [ 00000111]
StgValue_46 (ret              ) [ 00000000]
j2          (phi              ) [ 00000010]
tmp_s       (icmp             ) [ 00000111]
empty_6     (speclooptripcount) [ 00000000]
j_2         (add              ) [ 00000111]
StgValue_51 (br               ) [ 00000000]
StgValue_52 (specloopname     ) [ 00000000]
tmp_1       (specregionbegin  ) [ 00000000]
StgValue_54 (specpipeline     ) [ 00000000]
empty_7     (specregionend    ) [ 00000000]
StgValue_56 (br               ) [ 00000111]
empty_8     (specregionend    ) [ 00000000]
StgValue_58 (br               ) [ 00100111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inter_pix">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter_pix"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_pix">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pix"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_filter_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="82" class="1005" name="i_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="2" slack="1"/>
<pin id="84" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="1"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="2" slack="0"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="93" class="1005" name="j_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="11" slack="1"/>
<pin id="95" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="j_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="11" slack="0"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="104" class="1005" name="i1_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="11" slack="1"/>
<pin id="106" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="i1_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="11" slack="0"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="1" slack="1"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/5 "/>
</bind>
</comp>

<comp id="115" class="1005" name="j2_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="11" slack="1"/>
<pin id="117" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j2 (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="j2_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="11" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2/6 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="0"/>
<pin id="128" dir="0" index="1" bw="2" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_4_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="11" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="j_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="11" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_3_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="11" slack="0"/>
<pin id="152" dir="0" index="1" bw="11" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="i_2_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="11" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_s_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="11" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="168" class="1004" name="j_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="11" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/6 "/>
</bind>
</comp>

<comp id="174" class="1005" name="tmp_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="178" class="1005" name="i_1_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="0"/>
<pin id="180" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="186" class="1005" name="j_1_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="11" slack="0"/>
<pin id="188" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="191" class="1005" name="tmp_3_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="195" class="1005" name="i_2_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="11" slack="0"/>
<pin id="197" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="j_2_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="11" slack="0"/>
<pin id="205" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="40" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="82" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="56" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="56" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="118"><net_src comp="56" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="86" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="42" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="86" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="48" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="97" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="58" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="97" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="62" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="108" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="74" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="108" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="62" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="119" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="58" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="119" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="62" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="126" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="132" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="189"><net_src comp="144" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="194"><net_src comp="150" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="156" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="206"><net_src comp="168" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="119" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_1 : 1
		StgValue_21 : 2
	State 3
		tmp_4 : 1
		j_1 : 1
		StgValue_30 : 2
		empty_3 : 1
	State 4
	State 5
		tmp_3 : 1
		i_2 : 1
		StgValue_42 : 2
	State 6
		tmp_s : 1
		j_2 : 1
		StgValue_51 : 2
		empty_7 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|
| Operation| Functional Unit|    FF   |   LUT   |
|----------|----------------|---------|---------|
|          |   i_1_fu_132   |    0    |    10   |
|    add   |   j_1_fu_144   |    0    |    13   |
|          |   i_2_fu_156   |    0    |    13   |
|          |   j_2_fu_168   |    0    |    13   |
|----------|----------------|---------|---------|
|          |   tmp_fu_126   |    0    |    8    |
|   icmp   |  tmp_4_fu_138  |    0    |    13   |
|          |  tmp_3_fu_150  |    0    |    13   |
|          |  tmp_s_fu_162  |    0    |    13   |
|----------|----------------|---------|---------|
|   Total  |                |    0    |    96   |
|----------|----------------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|  i1_reg_104 |   11   |
| i_1_reg_178 |    2   |
| i_2_reg_195 |   11   |
|   i_reg_82  |    2   |
|  j2_reg_115 |   11   |
| j_1_reg_186 |   11   |
| j_2_reg_203 |   11   |
|   j_reg_93  |   11   |
|tmp_3_reg_191|    1   |
| tmp_reg_174 |    1   |
+-------------+--------+
|    Total    |   72   |
+-------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   96   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   72   |    -   |
+-----------+--------+--------+
|   Total   |   72   |   96   |
+-----------+--------+--------+
