Warning (10268): Verilog HDL information at CPU.v(97): always construct contains both blocking and non-blocking assignments File: C:/Users/manan/Documents/EE721/Veri_Half_SAM/CPU.v Line: 97
