{
    "experiment": {
        "id":  "e98645",
        "name": "Introduction to Verilog Abstraction Levels",
        "discipline_id": "cse",
        "institute_id": "COEP",
        "developers": [
            {
                "name": "D. N. Sonawane",
                "email": "dns.instru@coep.ac.in"
            }
         ],
         "hosting_info": [
            {
                "hosting_status": "hosted",
                "hosted_on": "institute",
                "hosted_url": "http://coep.vlab.co.in/index.php?sub=29&brch=88&sim=1407&cnt=3001"
            }
        ],
        "integration_level": 4,
        "overview": "This experiments deals with Introduction to Verilog Abstraction Levels",
        "assets": [
            {
                "asset_type": "sources",
                "path": "https://github.com/Virtual-Labs/fpga-and-embedded-systems-lab-coep"
            }
        ],
        "sections" : [
            "Aim", 
                    "Pre Test", 
                    "Theory", 
                    "Procedure and Demo", 
                    "Simulation", 
                    "Post Test", 
                    "Reference", 
                    "People", 
                    "Feedback"
        ]
    }
}
