100.0% <= bm_add_lpm 
100.0% <= bm_and_log 
100.0% <= bm_arithmetic_unused_bits 
100.0% <= bm_base_memory 
100.0% <= bm_base_multiply 
100.0% <= bm_dag1_log 
100.0% <= bm_dag1_log_mod 
100.0% <= bm_dag1_lpm 
100.0% <= bm_dag1_mod 
100.0% <= bm_dag2_log 
100.0% <= bm_dag2_log_mod 
100.0% <= bm_dag2_lpm 
100.0% <= bm_dag2_mod 
100.0% <= bm_dag3_log 
100.0% <= bm_dag3_log_mod 
100.0% <= bm_dag3_lpm 
100.0% <= bm_dag3_lpm_log 
100.0% <= bm_dag3_lpm_log_mod 
100.0% <= bm_dag3_lpm_mod 
100.0% <= bm_dag3_mod 
100.0% <= bm_dag4_mod 
100.0% <= bm_DL_16_1_mux 
100.0% <= bm_DL_2_1_mux 
100.0% <= bm_DL_2_4_encoder 
100.0% <= bm_DL_2_cascaded_flip_flops 
100.0% <= bm_DL_4_16_encoder 
100.0% <= bm_DL_4_1_mux 
100.0% <= bm_DL_4_bit_comparator 
100.0% <= bm_DL_4_bit_shift_register 
100.0% <= bm_DL_74381_ALU 
100.0% <= bm_DL_BCD_7_segment_without_x 
100.0% <= bm_DL_BCD_adder 
100.0% <= bm_DL_behavioural_full_adder 
100.0% <= bm_DL_Dff_w_synch_reset 
100.0% <= bm_DL_D_flipflop 
100.0% <= bm_DL_four_bit_adder_continuous_assign 
100.0% <= bm_DL_logic_w_Dff 
100.0% <= bm_DL_logic_w_Dff2 
100.0% <= bm_DL_structural_logic 
100.0% <= bm_DL_structural_logic2 
100.0% <= bm_expr_all_mod 
100.0% <= bm_functional_test 
100.0% <= bm_if_collapse 
100.0% <= bm_if_common 
100.0% <= bm_if_reset 
100.0% <= bm_lpm_all 
100.0% <= bm_lpm_concat 
100.0% <= bm_match1_str_arch 
100.0% <= bm_match2_str_arch 
100.0% <= bm_match3_str_arch 
100.0% <= bm_match4_str_arch 
100.0% <= bm_match5_str_arch 
100.0% <= bm_match6_str_arch 
100.0% <= bm_mod 
100.0% <= bm_my_D_latch1 
100.0% <= bm_my_D_latch2 
100.0% <= bm_sfifo_rtl 
100.0% <= bm_stmt_all_mod 
100.0% <= bm_stmt_compare_padding 
100.0% <= bm_tester 
100.0% <= freq_division 
100.0% <= memory_controller 
100.0% <= parameter 
