/* Text_Tag % Vendor Intel % Product c73p4rfshdxrom % Techno P1273.1 % Tag_Spec 1.0 % ECCN US_3E002 % Signature 32bb98939261dc7c7fbd2c9ca9f6cbaa354da60a % Version r1.0.0_m1.18 % _View_Id lib % Date_Time 20160303_050454 */
 




/*
------------------------------------------------------------------------------
-- Intel Confidential                                                        -
------------------------------------------------------------------------------
-- (C) Copyright, 2008 Intel Corporation                                     -
-- Licensed material --  Property of Intel Corporation.                      -
-- All Rights Reserved                                                       -
--                                                                           -
-- Memory Compiler design by SEG Memory Compiler team                        -
                                                                             -
-- For more information about our team and our products, visit our web page: -
-- http://cdtg.fm.intel.com/SEGMDG/Static%5FMemory                           -
------------------------------------------------------------------------------
-- Foundry              : Intel 
-- Compiler Description : SEG SCC 
-- Revision             : Iron 
-- Instance Name        : c73p1rfshdxrom2048x32hb4img110  (2048 words x 32 bits, 8 col_mux)
-- Date of Generation   : 03/03/16
--       
-- Compiler Version     : r1.0.0                                                                   
------------------------------------------------------------------------------
- View                 : Synopsis Timing Model (.lib)
- Template Revision    : 1.0
------------------------------------------------------------------------------
*/
/*
Internal Information
xlllprom_timing_x2r1.dat
xlllprom_power_x2r1.dat

*/
   /* !upf ::  1273.1x2r1 */
   /* Timing De-Rate Applied = YES */


library ("c73p1rfshdxrom2048x32hb4img110_psss_0.7v_0c"){
  define ("is_macro_cell", "cell", "boolean");
   comment : "p1273 psss_0_7 xlllprom";
   technology (cmos) ;
   date : "03/03/16" ;
   revision : Undefined ;
   delay_model : table_lookup ;
   current_unit : 1mA;
   time_unit : 1ps;
   voltage_unit : 1V;
   leakage_power_unit : 1uW;
   capacitive_load_unit (1,ff);
   slew_lower_threshold_pct_fall : 20.0;
   slew_lower_threshold_pct_rise : 20.0;
   slew_upper_threshold_pct_fall : 80.0;
   slew_upper_threshold_pct_rise : 80.0;
   input_threshold_pct_rise : 50.0;
   input_threshold_pct_fall : 50.0;
   output_threshold_pct_rise : 50.0;
   output_threshold_pct_fall : 50.0;
   slew_derate_from_library : 1.00
   default_leakage_power_density : 0;
   default_max_transition        : 200 ;
   default_fanout_load           : 1.000 ;
   default_input_pin_cap         : 1.000 ;
   default_output_pin_cap        : 1.000 ;
   default_inout_pin_cap         : 1.000 ;
   pulling_resistance_unit       : 1kohm;
   bus_naming_style              : "%s[%d]";
   nom_process : 1.0 ;
   nom_temperature : 0 ;
   nom_voltage : 0.7;

   voltage_map(vccd_1p0, 0.7);
   voltage_map(vccdgt_1p0, 0.7);
   voltage_map(vss, 0.0);

   define(min_delay_flag, timing, boolean);

   operating_conditions("typical_1.0") {
     process : 1.0 ;
     temperature : 0 ;
     voltage : 0.7 ;
     tree_type : "balanced_tree" ;
   }

   default_operating_conditions : "typical_1.0" ;

  /* detailed report delay calculation enabled */
   library_features (report_delay_calculation) ;

   type (addrbus) {
      base_type : array ;
      data_type : bit ;
      bit_width : 11 ;
      bit_from  : 10;
      bit_to    : 0 ;
      downto    : true ;
   }

   type (databus) {
      base_type : array ;
      data_type : bit ;
      bit_width : 32 ;
      bit_from  : 31;
      bit_to    : 0 ;
      downto    : true ;
   }





   lu_table_template (c73p1rfshdxrom2048x32hb4img110_tco_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 (" 10,  25,  70, 100, 150, 200");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x32hb4img110_delay_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 (" 15,  50, 100, 150, 200, 350");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x32hb4img110_transition_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 (" 10,  25,  70, 100, 150, 200");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x32hb4img110_constraint_2) {
      variable_1 : constrained_pin_transition;
      variable_2 : related_pin_transition;
      index_1 (" 15,  50, 100, 150, 200, 350");
      index_2 (" 10,  25,  70, 100, 150, 200");
   }





/* lut model for cell c73p1rfshdxrom2048x32hb4img110 */
cell (c73p1rfshdxrom2048x32hb4img110) {
	is_macro_cell : true;	
	switch_cell_type : fine_grain;
	interface_timing : true;
      dont_use         : true;
      dont_touch       : true;
	  area :    3732.0736;

      pin(ickr) {
         clock : true;
         direction : input;
         related_power_pin : vccdgt_1p0;
         related_ground_pin : vss;
         capacitance :      7.365;

 	 min_pulse_width_high :  1105.148;
         min_pulse_width_low  :  1105.148;
         min_period           :  2210.295;
      } /* pin ickr */

      bus(iar) {
            bus_type :  addrbus;
            direction : input;
            related_power_pin : vccdgt_1p0 ;
            related_ground_pin : vss ;
            capacitance :      2.898;

            pin(iar[10:0]) {
            timing() {
               related_pin : "ickr";
               timing_type : setup_rising;
               rise_constraint(c73p1rfshdxrom2048x32hb4img110_constraint_2) {
                  values ( \
                     "469, 460, 435, 420, 398, 378", \
                     "488, 479, 454, 439, 417, 397", \
                     "514, 505, 480, 465, 442, 423", \
                     "536, 527, 502, 487, 465, 445", \
                     "557, 548, 523, 508, 485, 466", \
                     "603, 594, 569, 554, 531, 512");
               }
               fall_constraint(c73p1rfshdxrom2048x32hb4img110_constraint_2) {
                  values ( \
                     "438, 429, 404, 389, 366, 347", \
                     "459, 450, 425, 410, 387, 368", \
                     "486, 477, 452, 437, 415, 395", \
                     "511, 502, 477, 462, 439, 420", \
                     "532, 523, 498, 483, 461, 441", \
                     "581, 572, 547, 532, 509, 490");
               }
            }
            timing() {
               related_pin : "ickr";
               timing_type : hold_rising;
               rise_constraint(c73p1rfshdxrom2048x32hb4img110_constraint_2) {
                  values ( \
                     "588, 596, 621, 637, 659, 679", \
                     "575, 584, 608, 624, 646, 666", \
                     "558, 567, 592, 607, 630, 649", \
                     "545, 553, 578, 594, 616, 635", \
                     "533, 542, 567, 582, 605, 624", \
                     "515, 524, 549, 564, 587, 606");
               }
               fall_constraint(c73p1rfshdxrom2048x32hb4img110_constraint_2) {
                  values ( \
                     "586, 595, 620, 635, 657, 677", \
                     "572, 581, 606, 621, 644, 663", \
                     "555, 564, 589, 604, 627, 646", \
                     "540, 548, 573, 589, 611, 630", \
                     "526, 535, 560, 575, 598, 617", \
                     "498, 507, 531, 547, 569, 589");
               }
            }
          } /* pin iar[10:0] */
      } /* bus iar */


      pin(iren) {
         direction : input;
         related_power_pin : vccdgt_1p0 ;
         related_ground_pin : vss ;
         capacitance :      2.431;
            timing() {
               related_pin : "ickr";
               timing_type : setup_rising;
               rise_constraint(c73p1rfshdxrom2048x32hb4img110_constraint_2) {
                  values ( \
                     "169, 160, 135, 120,  97,  78", \
                     "189, 180, 155, 140, 117,  98", \
                     "214, 205, 180, 165, 143, 123", \
                     "238, 229, 204, 189, 166, 147", \
                     "259, 250, 225, 210, 187, 168", \
                     "307, 298, 273, 258, 235, 216");
               }
               fall_constraint(c73p1rfshdxrom2048x32hb4img110_constraint_2) {
                  values ( \
                     "194, 185, 160, 145, 122, 103", \
                     "214, 205, 180, 165, 143, 123", \
                     "241, 232, 207, 192, 169, 150", \
                     "265, 256, 231, 216, 193, 174", \
                     "286, 277, 252, 237, 214, 195", \
                     "333, 324, 299, 284, 262, 242");
               }
            }
            timing() {
               related_pin : "ickr";
               timing_type : hold_rising;
               rise_constraint(c73p1rfshdxrom2048x32hb4img110_constraint_2) {
                  values ( \
                     "153, 162, 187, 202, 225, 244", \
                     "140, 149, 174, 189, 211, 231", \
                     "123, 132, 157, 172, 195, 214", \
                     "109, 118, 143, 158, 181, 200", \
                     " 98, 107, 132, 147, 169, 189", \
                     " 79,  88, 113, 128, 150, 170");
               }
               fall_constraint(c73p1rfshdxrom2048x32hb4img110_constraint_2) {
                  values ( \
                     "151, 160, 185, 200, 223, 242", \
                     "137, 146, 171, 186, 209, 228", \
                     "119, 128, 153, 168, 191, 210", \
                     "103, 112, 137, 152, 175, 194", \
                     " 89,  98, 123, 138, 161, 180", \
                     " 62,  71,  96, 111, 134, 153");
               }
            }
      } /* pin iren */


      pin(ipwreninb) {
         direction : input;
	 switch_pin : true;
         related_power_pin : vccd_1p0 ;
         related_ground_pin : vss ;
         capacitance :      4.407;
      }  /* pin ipwreninb */


      bus(odout) {
         bus_type : databus;
         direction : output;
         power_down_function :"!vccdgt_1p0 + vss" ;
         related_power_pin : vccdgt_1p0 ;
         related_ground_pin : vss ;
         max_capacitance : 200.0;
         pin(odout[31:0]) {
            timing() {
               related_pin : "ickr";
               min_delay_flag : true ;
               timing_type : rising_edge;
               cell_rise(c73p1rfshdxrom2048x32hb4img110_tco_1) {
                  values ( \
                     "1524, 1537, 1562, 1578, 1617, 1684", \
                     "1534, 1548, 1573, 1589, 1628, 1695", \
                     "1565, 1578, 1604, 1619, 1659, 1726", \
                     "1584, 1597, 1622, 1638, 1677, 1744", \
                     "1611, 1625, 1650, 1666, 1705, 1772", \
                     "1635, 1648, 1674, 1690, 1729, 1796");
               }
               rise_transition(c73p1rfshdxrom2048x32hb4img110_transition_1) {
                  values ( \
                     " 11,  24,  53,  73, 135, 307", \
                     " 11,  24,  53,  73, 135, 307", \
                     " 11,  24,  53,  73, 135, 307", \
                     " 11,  24,  53,  73, 135, 307", \
                     " 11,  24,  53,  73, 135, 307", \
                     " 11,  24,  53,  73, 135, 307");
               }
               cell_fall(c73p1rfshdxrom2048x32hb4img110_tco_1) {
                  values ( \
                     "737, 750, 775, 789, 819, 837", \
                     "748, 761, 786, 800, 830, 848", \
                     "778, 792, 817, 831, 860, 878", \
                     "797, 811, 835, 849, 879, 897", \
                     "825, 838, 863, 877, 907, 924", \
                     "848, 862, 887, 901, 930, 948");
               }
               fall_transition(c73p1rfshdxrom2048x32hb4img110_transition_1) {
                  values ( \
                     " 12,  23,  45,  60, 103, 212", \
                     " 12,  23,  45,  60, 103, 212", \
                     " 12,  23,  45,  60, 103, 212", \
                     " 12,  23,  45,  60, 103, 212", \
                     " 12,  23,  45,  60, 103, 212", \
                     " 12,  23,  45,  60, 103, 212");
               }
            }
         } /* pin odout[31:0] */
      } /* bus odout */


    pin(opwrenoutb) {
        direction : output;
        power_down_function : "!vccd_1p0+ vss" ;
        related_power_pin : vccd_1p0;
        related_ground_pin : vss ;
        max_capacitance : 200.0;
        timing() {
            min_delay_flag : true ;
            related_pin : "ipwreninb";
            timing_sense : positive_unate;
            timing_type : combinational;
            cell_rise(c73p1rfshdxrom2048x32hb4img110_delay_1) {
                  values ( \
                     "11118, 11150, 11212, 11251, 11352, 11541", \
                     "11148, 11180, 11242, 11281, 11382, 11572", \
                     "11187, 11219, 11281, 11320, 11421, 11611", \
                     "11221, 11253, 11314, 11354, 11455, 11645", \
                     "11249, 11281, 11343, 11382, 11483, 11674", \
                     "11302, 11334, 11396, 11436, 11537, 11728");
            }
            rise_transition(c73p1rfshdxrom2048x32hb4img110_transition_1) {
                  values ( \
                     " 28,  58, 121, 164, 293, 627", \
                     " 28,  58, 121, 164, 293, 627", \
                     " 28,  58, 121, 164, 293, 627", \
                     " 28,  58, 121, 164, 293, 627", \
                     " 28,  58, 121, 164, 293, 627", \
                     " 28,  58, 121, 164, 293, 627");
            }
            cell_fall(c73p1rfshdxrom2048x32hb4img110_delay_1) {
                  values ( \
                     "10096, 10125, 10180, 10214, 10295, 10415", \
                     "10128, 10158, 10213, 10247, 10329, 10449", \
                     "10170, 10200, 10256, 10290, 10372, 10494", \
                     "10207, 10237, 10293, 10328, 10410, 10533", \
                     "10239, 10270, 10326, 10360, 10444, 10568", \
                     "10307, 10337, 10394, 10430, 10515, 10643");
            }
            fall_transition(c73p1rfshdxrom2048x32hb4img110_transition_1) {
                  values ( \
                     " -6,  27,  90, 129, 229, 405", \
                     " -6,  27,  90, 129, 229, 405", \
                     " -6,  27,  90, 129, 229, 405", \
                     " -6,  27,  90, 129, 229, 405", \
                     " -6,  27,  90, 129, 229, 405", \
                     " -6,  27,  90, 129, 229, 405");
            }
        }
    } /* pin opwrenoutb */

      pg_pin(vccd_1p0) {
         voltage_name : vccd_1p0;
         pg_type : primary_power;
         direction : input; 
      }

      pg_pin(vccdgt_1p0) {
         voltage_name : vccdgt_1p0;
         pg_type : internal_power;
         direction : internal; 
         switch_function : "ipwreninb";
         pg_function : "vccd_1p0";
      }

      pg_pin(vss) {
         voltage_name : vss;
         pg_type : primary_ground;
         direction : input; 
      }
   } /* scell */
} /* library c73p1rfshdxrom2048x32hb4img110 */


