Analysis & Synthesis report for DATAPATH
Thu Dec 01 03:56:09 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |FSM|state_present
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Port Connectivity Checks: "DATAPATH:DATAPATH1|se8:SE8_16"
 13. Port Connectivity Checks: "DATAPATH:DATAPATH1|ALUB_MUX:ALU_B"
 14. Port Connectivity Checks: "DATAPATH:DATAPATH1"
 15. Post-Synthesis Netlist Statistics for Top Partition
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 01 03:56:09 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; DATAPATH                                    ;
; Top-level Entity Name              ; FSM                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M25SAE144C8G     ;                    ;
; Top-level entity name                                            ; FSM                ; DATAPATH           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                       ;
+----------------------------------+-----------------+-----------------+---------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                ; Library ;
+----------------------------------+-----------------+-----------------+---------------------------------------------+---------+
; FSM.vhdl                         ; yes             ; User VHDL File  ; E:/214/Project/Testing/FSM.vhdl             ;         ;
; zero.vhdl                        ; yes             ; User VHDL File  ; E:/214/Project/Testing/zero.vhdl            ;         ;
; signextend.vhdl                  ; yes             ; User VHDL File  ; E:/214/Project/Testing/signextend.vhdl      ;         ;
; RF_DA_IN_MUX.vhdl                ; yes             ; User VHDL File  ; E:/214/Project/Testing/RF_DA_IN_MUX.vhdl    ;         ;
; RF_AD_OUT1_MUX.vhdl              ; yes             ; User VHDL File  ; E:/214/Project/Testing/RF_AD_OUT1_MUX.vhdl  ;         ;
; RF_AD_IN_MUX.vhdl                ; yes             ; User VHDL File  ; E:/214/Project/Testing/RF_AD_IN_MUX.vhdl    ;         ;
; RF.vhdl                          ; yes             ; User VHDL File  ; E:/214/Project/Testing/RF.vhdl              ;         ;
; priorityencoder.vhdl             ; yes             ; User VHDL File  ; E:/214/Project/Testing/priorityencoder.vhdl ;         ;
; mem.vhdl                         ; yes             ; User VHDL File  ; E:/214/Project/Testing/mem.vhdl             ;         ;
; LU.vhdl                          ; yes             ; User VHDL File  ; E:/214/Project/Testing/LU.vhdl              ;         ;
; IR.vhdl                          ; yes             ; User VHDL File  ; E:/214/Project/Testing/IR.vhdl              ;         ;
; DATAPATH.vhdl                    ; yes             ; User VHDL File  ; E:/214/Project/Testing/DATAPATH.vhdl        ;         ;
; ALU.vhdl                         ; yes             ; User VHDL File  ; E:/214/Project/Testing/ALU.vhdl             ;         ;
; T2_MUX.vhd                       ; yes             ; User VHDL File  ; E:/214/Project/Testing/T2_MUX.vhd           ;         ;
; T1_MUX.vhd                       ; yes             ; User VHDL File  ; E:/214/Project/Testing/T1_MUX.vhd           ;         ;
; MEM_ADD_MUX.vhd                  ; yes             ; User VHDL File  ; E:/214/Project/Testing/MEM_ADD_MUX.vhd      ;         ;
; ALUB_MUX.vhd                     ; yes             ; User VHDL File  ; E:/214/Project/Testing/ALUB_MUX.vhd         ;         ;
; ALUA_MUX.vhd                     ; yes             ; User VHDL File  ; E:/214/Project/Testing/ALUA_MUX.vhd         ;         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clock ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; |FSM                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 2    ; 0            ; 0          ; |FSM                ; FSM         ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FSM|state_present                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name              ; state_present.s22 ; state_present.s21 ; state_present.s20 ; state_present.s19 ; state_present.s18 ; state_present.s17 ; state_present.s16 ; state_present.s15 ; state_present.s14 ; state_present.s13 ; state_present.s12 ; state_present.s11 ; state_present.s10 ; state_present.s9 ; state_present.s8 ; state_present.s7 ; state_present.s6 ; state_present.s5 ; state_present.s4 ; state_present.s3 ; state_present.s2 ; state_present.s1 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; state_present.s1  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; state_present.s2  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; state_present.s3  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; state_present.s4  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; state_present.s5  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; state_present.s6  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; state_present.s7  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; state_present.s8  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; state_present.s9  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; state_present.s10 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; state_present.s11 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; state_present.s12 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; state_present.s13 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; state_present.s14 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; state_present.s15 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; state_present.s16 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; state_present.s17 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; state_present.s18 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; state_present.s19 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; state_present.s20 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; state_present.s21 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; state_present.s22 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; state_present.s1                       ; Lost fanout        ;
; state_present.s2                       ; Lost fanout        ;
; state_present.s3                       ; Lost fanout        ;
; state_present.s4                       ; Lost fanout        ;
; state_present.s5                       ; Lost fanout        ;
; state_present.s6                       ; Lost fanout        ;
; state_present.s7                       ; Lost fanout        ;
; state_present.s8                       ; Lost fanout        ;
; state_present.s9                       ; Lost fanout        ;
; state_present.s10                      ; Lost fanout        ;
; state_present.s11                      ; Lost fanout        ;
; state_present.s12                      ; Lost fanout        ;
; state_present.s13                      ; Lost fanout        ;
; state_present.s14                      ; Lost fanout        ;
; state_present.s15                      ; Lost fanout        ;
; state_present.s16                      ; Lost fanout        ;
; state_present.s17                      ; Lost fanout        ;
; state_present.s18                      ; Lost fanout        ;
; state_present.s19                      ; Lost fanout        ;
; state_present.s20                      ; Lost fanout        ;
; state_present.s21                      ; Lost fanout        ;
; state_present.s22                      ; Lost fanout        ;
; Total Number of Removed Registers = 22 ;                    ;
+----------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |FSM|DATAPATH:DATAPATH1|MEM_ADD_MUX:MEM_AD|Mux15     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |FSM|DATAPATH:DATAPATH1|RF_AD_OUT1_MUX:RF_OUT1|Mux1  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |FSM|DATAPATH:DATAPATH1|T1_MUX:T1_M|Mux4             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |FSM|DATAPATH:DATAPATH1|T1_MUX:T1_M|Mux10            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |FSM|DATAPATH:DATAPATH1|RF_DA_IN_MUX:RF_DA_IN_C|Mux2 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |FSM|DATAPATH:DATAPATH1|ALUB_MUX:ALU_B|Mux7          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |FSM|DATAPATH:DATAPATH1|ALUB_MUX:ALU_B|Mux12         ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |FSM|DATAPATH:DATAPATH1|RF:RF1|RF_DA_temp1[10]       ;
; 8:1                ; 7 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; No         ; |FSM|DATAPATH:DATAPATH1|RF:RF1|RF_DA_temp2[0]        ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |FSM|DATAPATH:DATAPATH1|RF_AD_IN_MUX:RF_AD_IN_C|Mux0 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |FSM|DATAPATH:DATAPATH1|ALU:ALU_P|op1[11]            ;
; 9:1                ; 9 bits    ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |FSM|DATAPATH:DATAPATH1|T2_MUX:T2_M|T2_IN            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DATAPATH:DATAPATH1|se8:SE8_16"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "DATAPATH:DATAPATH1|ALUB_MUX:ALU_B" ;
+--------------+-------+----------+-----------------------------+
; Port         ; Type  ; Severity ; Details                     ;
+--------------+-------+----------+-----------------------------+
; plus1[15..1] ; Input ; Info     ; Stuck at GND                ;
; plus1[0]     ; Input ; Info     ; Stuck at VCC                ;
+--------------+-------+----------+-----------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "DATAPATH:DATAPATH1" ;
+----------+-------+----------+------------------+
; Port     ; Type  ; Severity ; Details          ;
+----------+-------+----------+------------------+
; rf_reset ; Input ; Info     ; Stuck at GND     ;
+----------+-------+----------+------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Dec 01 03:55:57 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DATAPATH -c DATAPATH
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file fsm.vhdl
    Info (12022): Found design unit 1: FSM-bhv File: E:/214/Project/Testing/FSM.vhdl Line: 9
    Info (12023): Found entity 1: FSM File: E:/214/Project/Testing/FSM.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file zero.vhdl
    Info (12022): Found design unit 1: zero_checker-zero_checker_bhv File: E:/214/Project/Testing/zero.vhdl Line: 11
    Info (12023): Found entity 1: zero_checker File: E:/214/Project/Testing/zero.vhdl Line: 4
Info (12021): Found 6 design units, including 3 entities, in source file signextend.vhdl
    Info (12022): Found design unit 1: se6-se6_bhv File: E:/214/Project/Testing/signextend.vhdl Line: 8
    Info (12022): Found design unit 2: se9-se9_bhv File: E:/214/Project/Testing/signextend.vhdl Line: 35
    Info (12022): Found design unit 3: se8-se8_bhv File: E:/214/Project/Testing/signextend.vhdl Line: 62
    Info (12023): Found entity 1: se6 File: E:/214/Project/Testing/signextend.vhdl Line: 4
    Info (12023): Found entity 2: se9 File: E:/214/Project/Testing/signextend.vhdl Line: 31
    Info (12023): Found entity 3: se8 File: E:/214/Project/Testing/signextend.vhdl Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file rf_da_in_mux.vhdl
    Info (12022): Found design unit 1: RF_DA_IN_MUX-arch File: E:/214/Project/Testing/RF_DA_IN_MUX.vhdl Line: 20
    Info (12023): Found entity 1: RF_DA_IN_MUX File: E:/214/Project/Testing/RF_DA_IN_MUX.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file rf_ad_out1_mux.vhdl
    Info (12022): Found design unit 1: RF_AD_OUT1_MUX-arch File: E:/214/Project/Testing/RF_AD_OUT1_MUX.vhdl Line: 19
    Info (12023): Found entity 1: RF_AD_OUT1_MUX File: E:/214/Project/Testing/RF_AD_OUT1_MUX.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file rf_ad_in_mux.vhdl
    Info (12022): Found design unit 1: RF_AD_IN_MUX-arch File: E:/214/Project/Testing/RF_AD_IN_MUX.vhdl Line: 20
    Info (12023): Found entity 1: RF_AD_IN_MUX File: E:/214/Project/Testing/RF_AD_IN_MUX.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file rf.vhdl
    Info (12022): Found design unit 1: RF-arch File: E:/214/Project/Testing/RF.vhdl Line: 22
    Info (12023): Found entity 1: RF File: E:/214/Project/Testing/RF.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file priorityencoder.vhdl
    Info (12022): Found design unit 1: PEN-PEN_bhv File: E:/214/Project/Testing/priorityencoder.vhdl Line: 8
    Info (12023): Found entity 1: PEN File: E:/214/Project/Testing/priorityencoder.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mem.vhdl
    Info (12022): Found design unit 1: mem_blk-mem_blk_bhv File: E:/214/Project/Testing/mem.vhdl Line: 14
    Info (12023): Found entity 1: mem_blk File: E:/214/Project/Testing/mem.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file lu.vhdl
    Info (12022): Found design unit 1: lu-lu_bhv File: E:/214/Project/Testing/LU.vhdl Line: 13
    Info (12023): Found entity 1: lu File: E:/214/Project/Testing/LU.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ir.vhdl
    Info (12022): Found design unit 1: IR-IR_bhv File: E:/214/Project/Testing/IR.vhdl Line: 22
    Info (12023): Found entity 1: IR File: E:/214/Project/Testing/IR.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhdl
    Info (12022): Found design unit 1: DATAPATH-bhv File: E:/214/Project/Testing/DATAPATH.vhdl Line: 47
    Info (12023): Found entity 1: DATAPATH File: E:/214/Project/Testing/DATAPATH.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhdl
    Info (12022): Found design unit 1: ALU-a1 File: E:/214/Project/Testing/ALU.vhdl Line: 17
    Info (12023): Found entity 1: ALU File: E:/214/Project/Testing/ALU.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file t2_mux.vhd
    Info (12022): Found design unit 1: T2_MUX-arch File: E:/214/Project/Testing/T2_MUX.vhd Line: 20
    Info (12023): Found entity 1: T2_MUX File: E:/214/Project/Testing/T2_MUX.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file t1_mux.vhd
    Info (12022): Found design unit 1: T1_MUX-arch File: E:/214/Project/Testing/T1_MUX.vhd Line: 22
    Info (12023): Found entity 1: T1_MUX File: E:/214/Project/Testing/T1_MUX.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mem_add_mux.vhd
    Info (12022): Found design unit 1: MEM_ADD_MUX-arch File: E:/214/Project/Testing/MEM_ADD_MUX.vhd Line: 20
    Info (12023): Found entity 1: MEM_ADD_MUX File: E:/214/Project/Testing/MEM_ADD_MUX.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file alub_mux.vhd
    Info (12022): Found design unit 1: ALUB_MUX-arch File: E:/214/Project/Testing/ALUB_MUX.vhd Line: 19
    Info (12023): Found entity 1: ALUB_MUX File: E:/214/Project/Testing/ALUB_MUX.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file alua_mux.vhd
    Info (12022): Found design unit 1: ALUA_MUX-arch File: E:/214/Project/Testing/ALUA_MUX.vhd Line: 19
    Info (12023): Found entity 1: ALUA_MUX File: E:/214/Project/Testing/ALUA_MUX.vhd Line: 4
Info (12127): Elaborating entity "FSM" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at FSM.vhdl(221): signal "C_EN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/FSM.vhdl Line: 221
Warning (10492): VHDL Process Statement warning at FSM.vhdl(221): signal "Z_EN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/FSM.vhdl Line: 221
Warning (10492): VHDL Process Statement warning at FSM.vhdl(221): signal "C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/FSM.vhdl Line: 221
Warning (10492): VHDL Process Statement warning at FSM.vhdl(221): signal "Z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/FSM.vhdl Line: 221
Warning (10492): VHDL Process Statement warning at FSM.vhdl(379): signal "Z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/FSM.vhdl Line: 379
Warning (10492): VHDL Process Statement warning at FSM.vhdl(542): signal "Z_Flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/FSM.vhdl Line: 542
Warning (10492): VHDL Process Statement warning at FSM.vhdl(616): signal "Z_Flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/FSM.vhdl Line: 616
Warning (10631): VHDL Process Statement warning at FSM.vhdl(83): inferring latch(es) for signal or variable "RF_WR", which holds its previous value in one or more paths through the process File: E:/214/Project/Testing/FSM.vhdl Line: 83
Warning (10631): VHDL Process Statement warning at FSM.vhdl(83): inferring latch(es) for signal or variable "S_T2", which holds its previous value in one or more paths through the process File: E:/214/Project/Testing/FSM.vhdl Line: 83
Info (10041): Inferred latch for "S_T2" at FSM.vhdl(83) File: E:/214/Project/Testing/FSM.vhdl Line: 83
Info (10041): Inferred latch for "RF_WR" at FSM.vhdl(83) File: E:/214/Project/Testing/FSM.vhdl Line: 83
Info (12128): Elaborating entity "DATAPATH" for hierarchy "DATAPATH:DATAPATH1" File: E:/214/Project/Testing/FSM.vhdl Line: 68
Warning (10036): Verilog HDL or VHDL warning at DATAPATH.vhdl(288): object "SE16_8" assigned a value but never read File: E:/214/Project/Testing/DATAPATH.vhdl Line: 288
Warning (10540): VHDL Signal Declaration warning at DATAPATH.vhdl(289): used explicit default value for signal "PLUS1" because signal was never assigned a value File: E:/214/Project/Testing/DATAPATH.vhdl Line: 289
Info (12128): Elaborating entity "ALUA_MUX" for hierarchy "DATAPATH:DATAPATH1|ALUA_MUX:ALU_A" File: E:/214/Project/Testing/DATAPATH.vhdl Line: 298
Info (12128): Elaborating entity "ALUB_MUX" for hierarchy "DATAPATH:DATAPATH1|ALUB_MUX:ALU_B" File: E:/214/Project/Testing/DATAPATH.vhdl Line: 299
Info (12128): Elaborating entity "ALU" for hierarchy "DATAPATH:DATAPATH1|ALU:ALU_P" File: E:/214/Project/Testing/DATAPATH.vhdl Line: 300
Warning (10492): VHDL Process Statement warning at ALU.vhdl(27): signal "C_init" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/ALU.vhdl Line: 27
Warning (10492): VHDL Process Statement warning at ALU.vhdl(28): signal "C_init" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/ALU.vhdl Line: 28
Warning (10492): VHDL Process Statement warning at ALU.vhdl(42): signal "op1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/ALU.vhdl Line: 42
Warning (10492): VHDL Process Statement warning at ALU.vhdl(43): signal "C_init" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/ALU.vhdl Line: 43
Warning (10492): VHDL Process Statement warning at ALU.vhdl(44): signal "op1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/ALU.vhdl Line: 44
Warning (10492): VHDL Process Statement warning at ALU.vhdl(46): signal "x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/ALU.vhdl Line: 46
Warning (10492): VHDL Process Statement warning at ALU.vhdl(46): signal "op1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/ALU.vhdl Line: 46
Warning (10492): VHDL Process Statement warning at ALU.vhdl(49): signal "x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/ALU.vhdl Line: 49
Warning (10631): VHDL Process Statement warning at ALU.vhdl(22): inferring latch(es) for signal or variable "C_init", which holds its previous value in one or more paths through the process File: E:/214/Project/Testing/ALU.vhdl Line: 22
Warning (10631): VHDL Process Statement warning at ALU.vhdl(22): inferring latch(es) for signal or variable "op1", which holds its previous value in one or more paths through the process File: E:/214/Project/Testing/ALU.vhdl Line: 22
Info (10041): Inferred latch for "op1[0]" at ALU.vhdl(22) File: E:/214/Project/Testing/ALU.vhdl Line: 22
Info (10041): Inferred latch for "op1[1]" at ALU.vhdl(22) File: E:/214/Project/Testing/ALU.vhdl Line: 22
Info (10041): Inferred latch for "op1[2]" at ALU.vhdl(22) File: E:/214/Project/Testing/ALU.vhdl Line: 22
Info (10041): Inferred latch for "op1[3]" at ALU.vhdl(22) File: E:/214/Project/Testing/ALU.vhdl Line: 22
Info (10041): Inferred latch for "op1[4]" at ALU.vhdl(22) File: E:/214/Project/Testing/ALU.vhdl Line: 22
Info (10041): Inferred latch for "op1[5]" at ALU.vhdl(22) File: E:/214/Project/Testing/ALU.vhdl Line: 22
Info (10041): Inferred latch for "op1[6]" at ALU.vhdl(22) File: E:/214/Project/Testing/ALU.vhdl Line: 22
Info (10041): Inferred latch for "op1[7]" at ALU.vhdl(22) File: E:/214/Project/Testing/ALU.vhdl Line: 22
Info (10041): Inferred latch for "op1[8]" at ALU.vhdl(22) File: E:/214/Project/Testing/ALU.vhdl Line: 22
Info (10041): Inferred latch for "op1[9]" at ALU.vhdl(22) File: E:/214/Project/Testing/ALU.vhdl Line: 22
Info (10041): Inferred latch for "op1[10]" at ALU.vhdl(22) File: E:/214/Project/Testing/ALU.vhdl Line: 22
Info (10041): Inferred latch for "op1[11]" at ALU.vhdl(22) File: E:/214/Project/Testing/ALU.vhdl Line: 22
Info (10041): Inferred latch for "op1[12]" at ALU.vhdl(22) File: E:/214/Project/Testing/ALU.vhdl Line: 22
Info (10041): Inferred latch for "op1[13]" at ALU.vhdl(22) File: E:/214/Project/Testing/ALU.vhdl Line: 22
Info (10041): Inferred latch for "op1[14]" at ALU.vhdl(22) File: E:/214/Project/Testing/ALU.vhdl Line: 22
Info (10041): Inferred latch for "op1[15]" at ALU.vhdl(22) File: E:/214/Project/Testing/ALU.vhdl Line: 22
Info (10041): Inferred latch for "C_init" at ALU.vhdl(22) File: E:/214/Project/Testing/ALU.vhdl Line: 22
Info (12128): Elaborating entity "IR" for hierarchy "DATAPATH:DATAPATH1|IR:IR_D" File: E:/214/Project/Testing/DATAPATH.vhdl Line: 302
Warning (10492): VHDL Process Statement warning at IR.vhdl(29): signal "IR_IN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/IR.vhdl Line: 29
Warning (10492): VHDL Process Statement warning at IR.vhdl(31): signal "IR_IN07" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/IR.vhdl Line: 31
Warning (10631): VHDL Process Statement warning at IR.vhdl(26): inferring latch(es) for signal or variable "IR_store", which holds its previous value in one or more paths through the process File: E:/214/Project/Testing/IR.vhdl Line: 26
Info (10041): Inferred latch for "IR_store[0]" at IR.vhdl(26) File: E:/214/Project/Testing/IR.vhdl Line: 26
Info (10041): Inferred latch for "IR_store[1]" at IR.vhdl(26) File: E:/214/Project/Testing/IR.vhdl Line: 26
Info (10041): Inferred latch for "IR_store[2]" at IR.vhdl(26) File: E:/214/Project/Testing/IR.vhdl Line: 26
Info (10041): Inferred latch for "IR_store[3]" at IR.vhdl(26) File: E:/214/Project/Testing/IR.vhdl Line: 26
Info (10041): Inferred latch for "IR_store[4]" at IR.vhdl(26) File: E:/214/Project/Testing/IR.vhdl Line: 26
Info (10041): Inferred latch for "IR_store[5]" at IR.vhdl(26) File: E:/214/Project/Testing/IR.vhdl Line: 26
Info (10041): Inferred latch for "IR_store[6]" at IR.vhdl(26) File: E:/214/Project/Testing/IR.vhdl Line: 26
Info (10041): Inferred latch for "IR_store[7]" at IR.vhdl(26) File: E:/214/Project/Testing/IR.vhdl Line: 26
Info (10041): Inferred latch for "IR_store[8]" at IR.vhdl(26) File: E:/214/Project/Testing/IR.vhdl Line: 26
Info (10041): Inferred latch for "IR_store[9]" at IR.vhdl(26) File: E:/214/Project/Testing/IR.vhdl Line: 26
Info (10041): Inferred latch for "IR_store[10]" at IR.vhdl(26) File: E:/214/Project/Testing/IR.vhdl Line: 26
Info (10041): Inferred latch for "IR_store[11]" at IR.vhdl(26) File: E:/214/Project/Testing/IR.vhdl Line: 26
Info (10041): Inferred latch for "IR_store[12]" at IR.vhdl(26) File: E:/214/Project/Testing/IR.vhdl Line: 26
Info (10041): Inferred latch for "IR_store[13]" at IR.vhdl(26) File: E:/214/Project/Testing/IR.vhdl Line: 26
Info (10041): Inferred latch for "IR_store[14]" at IR.vhdl(26) File: E:/214/Project/Testing/IR.vhdl Line: 26
Info (10041): Inferred latch for "IR_store[15]" at IR.vhdl(26) File: E:/214/Project/Testing/IR.vhdl Line: 26
Info (12128): Elaborating entity "RF" for hierarchy "DATAPATH:DATAPATH1|RF:RF1" File: E:/214/Project/Testing/DATAPATH.vhdl Line: 303
Warning (10631): VHDL Process Statement warning at RF.vhdl(35): inferring latch(es) for signal or variable "R0", which holds its previous value in one or more paths through the process File: E:/214/Project/Testing/RF.vhdl Line: 35
Warning (10631): VHDL Process Statement warning at RF.vhdl(35): inferring latch(es) for signal or variable "R1", which holds its previous value in one or more paths through the process File: E:/214/Project/Testing/RF.vhdl Line: 35
Warning (10631): VHDL Process Statement warning at RF.vhdl(35): inferring latch(es) for signal or variable "R2", which holds its previous value in one or more paths through the process File: E:/214/Project/Testing/RF.vhdl Line: 35
Warning (10631): VHDL Process Statement warning at RF.vhdl(35): inferring latch(es) for signal or variable "R3", which holds its previous value in one or more paths through the process File: E:/214/Project/Testing/RF.vhdl Line: 35
Warning (10631): VHDL Process Statement warning at RF.vhdl(35): inferring latch(es) for signal or variable "R4", which holds its previous value in one or more paths through the process File: E:/214/Project/Testing/RF.vhdl Line: 35
Warning (10631): VHDL Process Statement warning at RF.vhdl(35): inferring latch(es) for signal or variable "R5", which holds its previous value in one or more paths through the process File: E:/214/Project/Testing/RF.vhdl Line: 35
Warning (10631): VHDL Process Statement warning at RF.vhdl(35): inferring latch(es) for signal or variable "R6", which holds its previous value in one or more paths through the process File: E:/214/Project/Testing/RF.vhdl Line: 35
Warning (10631): VHDL Process Statement warning at RF.vhdl(35): inferring latch(es) for signal or variable "R7", which holds its previous value in one or more paths through the process File: E:/214/Project/Testing/RF.vhdl Line: 35
Warning (10492): VHDL Process Statement warning at RF.vhdl(84): signal "R0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/RF.vhdl Line: 84
Warning (10492): VHDL Process Statement warning at RF.vhdl(87): signal "R1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/RF.vhdl Line: 87
Warning (10492): VHDL Process Statement warning at RF.vhdl(90): signal "R2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/RF.vhdl Line: 90
Warning (10492): VHDL Process Statement warning at RF.vhdl(93): signal "R3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/RF.vhdl Line: 93
Warning (10492): VHDL Process Statement warning at RF.vhdl(96): signal "R4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/RF.vhdl Line: 96
Warning (10492): VHDL Process Statement warning at RF.vhdl(99): signal "R5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/RF.vhdl Line: 99
Warning (10492): VHDL Process Statement warning at RF.vhdl(102): signal "R6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/RF.vhdl Line: 102
Warning (10492): VHDL Process Statement warning at RF.vhdl(105): signal "R7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/RF.vhdl Line: 105
Warning (10492): VHDL Process Statement warning at RF.vhdl(109): signal "R0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/RF.vhdl Line: 109
Warning (10492): VHDL Process Statement warning at RF.vhdl(112): signal "R1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/RF.vhdl Line: 112
Warning (10492): VHDL Process Statement warning at RF.vhdl(115): signal "R2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/RF.vhdl Line: 115
Warning (10492): VHDL Process Statement warning at RF.vhdl(118): signal "R3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/RF.vhdl Line: 118
Warning (10492): VHDL Process Statement warning at RF.vhdl(121): signal "R4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/RF.vhdl Line: 121
Warning (10492): VHDL Process Statement warning at RF.vhdl(124): signal "R5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/RF.vhdl Line: 124
Warning (10492): VHDL Process Statement warning at RF.vhdl(127): signal "R6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/RF.vhdl Line: 127
Warning (10492): VHDL Process Statement warning at RF.vhdl(130): signal "R7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/RF.vhdl Line: 130
Warning (10631): VHDL Process Statement warning at RF.vhdl(81): inferring latch(es) for signal or variable "RF_DA_temp1", which holds its previous value in one or more paths through the process File: E:/214/Project/Testing/RF.vhdl Line: 81
Warning (10631): VHDL Process Statement warning at RF.vhdl(81): inferring latch(es) for signal or variable "RF_DA_temp2", which holds its previous value in one or more paths through the process File: E:/214/Project/Testing/RF.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp2[0]" at RF.vhdl(81) File: E:/214/Project/Testing/RF.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp2[1]" at RF.vhdl(81) File: E:/214/Project/Testing/RF.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp2[2]" at RF.vhdl(81) File: E:/214/Project/Testing/RF.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp2[3]" at RF.vhdl(81) File: E:/214/Project/Testing/RF.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp2[4]" at RF.vhdl(81) File: E:/214/Project/Testing/RF.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp2[5]" at RF.vhdl(81) File: E:/214/Project/Testing/RF.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp2[6]" at RF.vhdl(81) File: E:/214/Project/Testing/RF.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp2[7]" at RF.vhdl(81) File: E:/214/Project/Testing/RF.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp2[8]" at RF.vhdl(81) File: E:/214/Project/Testing/RF.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp2[9]" at RF.vhdl(81) File: E:/214/Project/Testing/RF.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp2[10]" at RF.vhdl(81) File: E:/214/Project/Testing/RF.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp2[11]" at RF.vhdl(81) File: E:/214/Project/Testing/RF.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp2[12]" at RF.vhdl(81) File: E:/214/Project/Testing/RF.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp2[13]" at RF.vhdl(81) File: E:/214/Project/Testing/RF.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp2[14]" at RF.vhdl(81) File: E:/214/Project/Testing/RF.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp2[15]" at RF.vhdl(81) File: E:/214/Project/Testing/RF.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp1[0]" at RF.vhdl(81) File: E:/214/Project/Testing/RF.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp1[1]" at RF.vhdl(81) File: E:/214/Project/Testing/RF.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp1[2]" at RF.vhdl(81) File: E:/214/Project/Testing/RF.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp1[3]" at RF.vhdl(81) File: E:/214/Project/Testing/RF.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp1[4]" at RF.vhdl(81) File: E:/214/Project/Testing/RF.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp1[5]" at RF.vhdl(81) File: E:/214/Project/Testing/RF.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp1[6]" at RF.vhdl(81) File: E:/214/Project/Testing/RF.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp1[7]" at RF.vhdl(81) File: E:/214/Project/Testing/RF.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp1[8]" at RF.vhdl(81) File: E:/214/Project/Testing/RF.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp1[9]" at RF.vhdl(81) File: E:/214/Project/Testing/RF.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp1[10]" at RF.vhdl(81) File: E:/214/Project/Testing/RF.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp1[11]" at RF.vhdl(81) File: E:/214/Project/Testing/RF.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp1[12]" at RF.vhdl(81) File: E:/214/Project/Testing/RF.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp1[13]" at RF.vhdl(81) File: E:/214/Project/Testing/RF.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp1[14]" at RF.vhdl(81) File: E:/214/Project/Testing/RF.vhdl Line: 81
Info (10041): Inferred latch for "RF_DA_temp1[15]" at RF.vhdl(81) File: E:/214/Project/Testing/RF.vhdl Line: 81
Info (10041): Inferred latch for "R7[0]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R7[1]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R7[2]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R7[3]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R7[4]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R7[5]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R7[6]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R7[7]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R7[8]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R7[9]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R7[10]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R7[11]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R7[12]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R7[13]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R7[14]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R7[15]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R6[0]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R6[1]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R6[2]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R6[3]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R6[4]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R6[5]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R6[6]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R6[7]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R6[8]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R6[9]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R6[10]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R6[11]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R6[12]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R6[13]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R6[14]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R6[15]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R5[0]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R5[1]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R5[2]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R5[3]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R5[4]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R5[5]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R5[6]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R5[7]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R5[8]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R5[9]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R5[10]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R5[11]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R5[12]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R5[13]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R5[14]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R5[15]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R4[0]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R4[1]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R4[2]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R4[3]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R4[4]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R4[5]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R4[6]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R4[7]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R4[8]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R4[9]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R4[10]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R4[11]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R4[12]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R4[13]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R4[14]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R4[15]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R3[0]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R3[1]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R3[2]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R3[3]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R3[4]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R3[5]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R3[6]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R3[7]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R3[8]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R3[9]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R3[10]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R3[11]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R3[12]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R3[13]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R3[14]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R3[15]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R2[0]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R2[1]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R2[2]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R2[3]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R2[4]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R2[5]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R2[6]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R2[7]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R2[8]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R2[9]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R2[10]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R2[11]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R2[12]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R2[13]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R2[14]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R2[15]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R1[0]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R1[1]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R1[2]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R1[3]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R1[4]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R1[5]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R1[6]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R1[7]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R1[8]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R1[9]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R1[10]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R1[11]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R1[12]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R1[13]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R1[14]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R1[15]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R0[0]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R0[1]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R0[2]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R0[3]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R0[4]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R0[5]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R0[6]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R0[7]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R0[8]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R0[9]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R0[10]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R0[11]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R0[12]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R0[13]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R0[14]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (10041): Inferred latch for "R0[15]" at RF.vhdl(35) File: E:/214/Project/Testing/RF.vhdl Line: 35
Info (12128): Elaborating entity "RF_AD_IN_MUX" for hierarchy "DATAPATH:DATAPATH1|RF_AD_IN_MUX:RF_AD_IN_C" File: E:/214/Project/Testing/DATAPATH.vhdl Line: 304
Info (12128): Elaborating entity "RF_AD_OUT1_MUX" for hierarchy "DATAPATH:DATAPATH1|RF_AD_OUT1_MUX:RF_OUT1" File: E:/214/Project/Testing/DATAPATH.vhdl Line: 305
Info (12128): Elaborating entity "RF_DA_IN_MUX" for hierarchy "DATAPATH:DATAPATH1|RF_DA_IN_MUX:RF_DA_IN_C" File: E:/214/Project/Testing/DATAPATH.vhdl Line: 306
Info (12128): Elaborating entity "MEM_ADD_MUX" for hierarchy "DATAPATH:DATAPATH1|MEM_ADD_MUX:MEM_AD" File: E:/214/Project/Testing/DATAPATH.vhdl Line: 307
Info (12128): Elaborating entity "mem_blk" for hierarchy "DATAPATH:DATAPATH1|mem_blk:MEM_BL" File: E:/214/Project/Testing/DATAPATH.vhdl Line: 309
Warning (10036): Verilog HDL or VHDL warning at mem.vhdl(19): object "index" assigned a value but never read File: E:/214/Project/Testing/mem.vhdl Line: 19
Warning (10492): VHDL Process Statement warning at mem.vhdl(37): signal "MEM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/mem.vhdl Line: 37
Info (12128): Elaborating entity "T1_MUX" for hierarchy "DATAPATH:DATAPATH1|T1_MUX:T1_M" File: E:/214/Project/Testing/DATAPATH.vhdl Line: 310
Warning (10631): VHDL Process Statement warning at T1_MUX.vhd(26): inferring latch(es) for signal or variable "T1_IN", which holds its previous value in one or more paths through the process File: E:/214/Project/Testing/T1_MUX.vhd Line: 26
Info (10041): Inferred latch for "T1_IN[0]" at T1_MUX.vhd(26) File: E:/214/Project/Testing/T1_MUX.vhd Line: 26
Info (10041): Inferred latch for "T1_IN[1]" at T1_MUX.vhd(26) File: E:/214/Project/Testing/T1_MUX.vhd Line: 26
Info (10041): Inferred latch for "T1_IN[2]" at T1_MUX.vhd(26) File: E:/214/Project/Testing/T1_MUX.vhd Line: 26
Info (10041): Inferred latch for "T1_IN[3]" at T1_MUX.vhd(26) File: E:/214/Project/Testing/T1_MUX.vhd Line: 26
Info (10041): Inferred latch for "T1_IN[4]" at T1_MUX.vhd(26) File: E:/214/Project/Testing/T1_MUX.vhd Line: 26
Info (10041): Inferred latch for "T1_IN[5]" at T1_MUX.vhd(26) File: E:/214/Project/Testing/T1_MUX.vhd Line: 26
Info (10041): Inferred latch for "T1_IN[6]" at T1_MUX.vhd(26) File: E:/214/Project/Testing/T1_MUX.vhd Line: 26
Info (10041): Inferred latch for "T1_IN[7]" at T1_MUX.vhd(26) File: E:/214/Project/Testing/T1_MUX.vhd Line: 26
Info (10041): Inferred latch for "T1_IN[8]" at T1_MUX.vhd(26) File: E:/214/Project/Testing/T1_MUX.vhd Line: 26
Info (10041): Inferred latch for "T1_IN[9]" at T1_MUX.vhd(26) File: E:/214/Project/Testing/T1_MUX.vhd Line: 26
Info (10041): Inferred latch for "T1_IN[10]" at T1_MUX.vhd(26) File: E:/214/Project/Testing/T1_MUX.vhd Line: 26
Info (10041): Inferred latch for "T1_IN[11]" at T1_MUX.vhd(26) File: E:/214/Project/Testing/T1_MUX.vhd Line: 26
Info (10041): Inferred latch for "T1_IN[12]" at T1_MUX.vhd(26) File: E:/214/Project/Testing/T1_MUX.vhd Line: 26
Info (10041): Inferred latch for "T1_IN[13]" at T1_MUX.vhd(26) File: E:/214/Project/Testing/T1_MUX.vhd Line: 26
Info (10041): Inferred latch for "T1_IN[14]" at T1_MUX.vhd(26) File: E:/214/Project/Testing/T1_MUX.vhd Line: 26
Info (10041): Inferred latch for "T1_IN[15]" at T1_MUX.vhd(26) File: E:/214/Project/Testing/T1_MUX.vhd Line: 26
Info (12128): Elaborating entity "T2_MUX" for hierarchy "DATAPATH:DATAPATH1|T2_MUX:T2_M" File: E:/214/Project/Testing/DATAPATH.vhdl Line: 311
Warning (10492): VHDL Process Statement warning at T2_MUX.vhd(27): signal "T2_EN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/214/Project/Testing/T2_MUX.vhd Line: 27
Warning (10631): VHDL Process Statement warning at T2_MUX.vhd(24): inferring latch(es) for signal or variable "T2_IN", which holds its previous value in one or more paths through the process File: E:/214/Project/Testing/T2_MUX.vhd Line: 24
Info (10041): Inferred latch for "T2_IN[0]" at T2_MUX.vhd(24) File: E:/214/Project/Testing/T2_MUX.vhd Line: 24
Info (10041): Inferred latch for "T2_IN[1]" at T2_MUX.vhd(24) File: E:/214/Project/Testing/T2_MUX.vhd Line: 24
Info (10041): Inferred latch for "T2_IN[2]" at T2_MUX.vhd(24) File: E:/214/Project/Testing/T2_MUX.vhd Line: 24
Info (10041): Inferred latch for "T2_IN[3]" at T2_MUX.vhd(24) File: E:/214/Project/Testing/T2_MUX.vhd Line: 24
Info (10041): Inferred latch for "T2_IN[4]" at T2_MUX.vhd(24) File: E:/214/Project/Testing/T2_MUX.vhd Line: 24
Info (10041): Inferred latch for "T2_IN[5]" at T2_MUX.vhd(24) File: E:/214/Project/Testing/T2_MUX.vhd Line: 24
Info (10041): Inferred latch for "T2_IN[6]" at T2_MUX.vhd(24) File: E:/214/Project/Testing/T2_MUX.vhd Line: 24
Info (10041): Inferred latch for "T2_IN[7]" at T2_MUX.vhd(24) File: E:/214/Project/Testing/T2_MUX.vhd Line: 24
Info (10041): Inferred latch for "T2_IN[8]" at T2_MUX.vhd(24) File: E:/214/Project/Testing/T2_MUX.vhd Line: 24
Info (10041): Inferred latch for "T2_IN[9]" at T2_MUX.vhd(24) File: E:/214/Project/Testing/T2_MUX.vhd Line: 24
Info (10041): Inferred latch for "T2_IN[10]" at T2_MUX.vhd(24) File: E:/214/Project/Testing/T2_MUX.vhd Line: 24
Info (10041): Inferred latch for "T2_IN[11]" at T2_MUX.vhd(24) File: E:/214/Project/Testing/T2_MUX.vhd Line: 24
Info (10041): Inferred latch for "T2_IN[12]" at T2_MUX.vhd(24) File: E:/214/Project/Testing/T2_MUX.vhd Line: 24
Info (10041): Inferred latch for "T2_IN[13]" at T2_MUX.vhd(24) File: E:/214/Project/Testing/T2_MUX.vhd Line: 24
Info (10041): Inferred latch for "T2_IN[14]" at T2_MUX.vhd(24) File: E:/214/Project/Testing/T2_MUX.vhd Line: 24
Info (10041): Inferred latch for "T2_IN[15]" at T2_MUX.vhd(24) File: E:/214/Project/Testing/T2_MUX.vhd Line: 24
Info (12128): Elaborating entity "lu" for hierarchy "DATAPATH:DATAPATH1|lu:LU0" File: E:/214/Project/Testing/DATAPATH.vhdl Line: 312
Info (12128): Elaborating entity "PEN" for hierarchy "DATAPATH:DATAPATH1|PEN:PEN1" File: E:/214/Project/Testing/DATAPATH.vhdl Line: 313
Info (12128): Elaborating entity "se6" for hierarchy "DATAPATH:DATAPATH1|se6:SE6_16" File: E:/214/Project/Testing/DATAPATH.vhdl Line: 314
Info (12128): Elaborating entity "se9" for hierarchy "DATAPATH:DATAPATH1|se9:SE9_16" File: E:/214/Project/Testing/DATAPATH.vhdl Line: 315
Info (12128): Elaborating entity "se8" for hierarchy "DATAPATH:DATAPATH1|se8:SE8_16" File: E:/214/Project/Testing/DATAPATH.vhdl Line: 316
Info (12128): Elaborating entity "zero_checker" for hierarchy "DATAPATH:DATAPATH1|zero_checker:ZE" File: E:/214/Project/Testing/DATAPATH.vhdl Line: 317
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|RF:RF1|RF_DA_temp2[7]" is permanently enabled File: E:/214/Project/Testing/RF.vhdl Line: 81
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|RF:RF1|RF_DA_temp2[8]" is permanently enabled File: E:/214/Project/Testing/RF.vhdl Line: 81
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|RF:RF1|RF_DA_temp2[9]" is permanently enabled File: E:/214/Project/Testing/RF.vhdl Line: 81
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|RF:RF1|RF_DA_temp2[10]" is permanently enabled File: E:/214/Project/Testing/RF.vhdl Line: 81
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|RF:RF1|RF_DA_temp2[11]" is permanently enabled File: E:/214/Project/Testing/RF.vhdl Line: 81
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|RF:RF1|RF_DA_temp2[12]" is permanently enabled File: E:/214/Project/Testing/RF.vhdl Line: 81
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|RF:RF1|RF_DA_temp2[13]" is permanently enabled File: E:/214/Project/Testing/RF.vhdl Line: 81
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|RF:RF1|RF_DA_temp2[14]" is permanently enabled File: E:/214/Project/Testing/RF.vhdl Line: 81
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|RF:RF1|RF_DA_temp2[15]" is permanently enabled File: E:/214/Project/Testing/RF.vhdl Line: 81
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|RF:RF1|RF_DA_temp1[0]" is permanently enabled File: E:/214/Project/Testing/RF.vhdl Line: 81
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|RF:RF1|RF_DA_temp1[1]" is permanently enabled File: E:/214/Project/Testing/RF.vhdl Line: 81
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|RF:RF1|RF_DA_temp1[2]" is permanently enabled File: E:/214/Project/Testing/RF.vhdl Line: 81
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|RF:RF1|RF_DA_temp1[3]" is permanently enabled File: E:/214/Project/Testing/RF.vhdl Line: 81
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|RF:RF1|RF_DA_temp1[4]" is permanently enabled File: E:/214/Project/Testing/RF.vhdl Line: 81
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|RF:RF1|RF_DA_temp1[5]" is permanently enabled File: E:/214/Project/Testing/RF.vhdl Line: 81
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|RF:RF1|RF_DA_temp1[6]" is permanently enabled File: E:/214/Project/Testing/RF.vhdl Line: 81
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|RF:RF1|RF_DA_temp1[7]" is permanently enabled File: E:/214/Project/Testing/RF.vhdl Line: 81
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|RF:RF1|RF_DA_temp1[8]" is permanently enabled File: E:/214/Project/Testing/RF.vhdl Line: 81
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|RF:RF1|RF_DA_temp1[9]" is permanently enabled File: E:/214/Project/Testing/RF.vhdl Line: 81
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|RF:RF1|RF_DA_temp1[10]" is permanently enabled File: E:/214/Project/Testing/RF.vhdl Line: 81
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|RF:RF1|RF_DA_temp1[11]" is permanently enabled File: E:/214/Project/Testing/RF.vhdl Line: 81
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|RF:RF1|RF_DA_temp1[12]" is permanently enabled File: E:/214/Project/Testing/RF.vhdl Line: 81
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|RF:RF1|RF_DA_temp1[13]" is permanently enabled File: E:/214/Project/Testing/RF.vhdl Line: 81
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|RF:RF1|RF_DA_temp1[14]" is permanently enabled File: E:/214/Project/Testing/RF.vhdl Line: 81
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|RF:RF1|RF_DA_temp1[15]" is permanently enabled File: E:/214/Project/Testing/RF.vhdl Line: 81
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|RF:RF1|RF_DA_temp2[0]" is permanently enabled File: E:/214/Project/Testing/RF.vhdl Line: 81
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|RF:RF1|RF_DA_temp2[1]" is permanently enabled File: E:/214/Project/Testing/RF.vhdl Line: 81
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|RF:RF1|RF_DA_temp2[2]" is permanently enabled File: E:/214/Project/Testing/RF.vhdl Line: 81
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|RF:RF1|RF_DA_temp2[3]" is permanently enabled File: E:/214/Project/Testing/RF.vhdl Line: 81
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|RF:RF1|RF_DA_temp2[4]" is permanently enabled File: E:/214/Project/Testing/RF.vhdl Line: 81
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|RF:RF1|RF_DA_temp2[5]" is permanently enabled File: E:/214/Project/Testing/RF.vhdl Line: 81
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|RF:RF1|RF_DA_temp2[6]" is permanently enabled File: E:/214/Project/Testing/RF.vhdl Line: 81
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|ALU:ALU_P|op1[0]" is permanently enabled File: E:/214/Project/Testing/ALU.vhdl Line: 22
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|ALU:ALU_P|op1[1]" is permanently enabled File: E:/214/Project/Testing/ALU.vhdl Line: 22
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|ALU:ALU_P|op1[2]" is permanently enabled File: E:/214/Project/Testing/ALU.vhdl Line: 22
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|ALU:ALU_P|op1[3]" is permanently enabled File: E:/214/Project/Testing/ALU.vhdl Line: 22
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|ALU:ALU_P|op1[4]" is permanently enabled File: E:/214/Project/Testing/ALU.vhdl Line: 22
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|ALU:ALU_P|op1[5]" is permanently enabled File: E:/214/Project/Testing/ALU.vhdl Line: 22
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|ALU:ALU_P|op1[6]" is permanently enabled File: E:/214/Project/Testing/ALU.vhdl Line: 22
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|ALU:ALU_P|op1[7]" is permanently enabled File: E:/214/Project/Testing/ALU.vhdl Line: 22
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|ALU:ALU_P|op1[8]" is permanently enabled File: E:/214/Project/Testing/ALU.vhdl Line: 22
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|ALU:ALU_P|op1[9]" is permanently enabled File: E:/214/Project/Testing/ALU.vhdl Line: 22
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|ALU:ALU_P|op1[10]" is permanently enabled File: E:/214/Project/Testing/ALU.vhdl Line: 22
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|ALU:ALU_P|op1[11]" is permanently enabled File: E:/214/Project/Testing/ALU.vhdl Line: 22
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|ALU:ALU_P|op1[12]" is permanently enabled File: E:/214/Project/Testing/ALU.vhdl Line: 22
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|ALU:ALU_P|op1[13]" is permanently enabled File: E:/214/Project/Testing/ALU.vhdl Line: 22
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|ALU:ALU_P|op1[14]" is permanently enabled File: E:/214/Project/Testing/ALU.vhdl Line: 22
Warning (14026): LATCH primitive "DATAPATH:DATAPATH1|ALU:ALU_P|op1[15]" is permanently enabled File: E:/214/Project/Testing/ALU.vhdl Line: 22
Info (17049): 22 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clock" File: E:/214/Project/Testing/FSM.vhdl Line: 6
    Warning (15610): No output dependent on input pin "reset" File: E:/214/Project/Testing/FSM.vhdl Line: 6
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings
    Info: Peak virtual memory: 4787 megabytes
    Info: Processing ended: Thu Dec 01 03:56:09 2022
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:08


