Running: F:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/testbench_isim_beh.exe -prj C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/testbench_beh.prj work.testbench 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coShift_Mult8.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coShift_Mult4.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coShift_Mult2.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coShift_Mult16.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coShift_Mult1.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coShifter_Mult.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coAdder_Basic.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coMult_Unit.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coComparer_Basic.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coAdder_Mult.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coShiftR_ALU.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coShiftLR_Nml.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coRegister_Array.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coMultiplier.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coComparer8.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coComparer23.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coAdder8.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coAdder26.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coAdder23.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coProcessor.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/Test_coProc.vhd" into library work
Starting static elaboration
ERROR:HDLCompiler:410 - "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coMultiplier.vhd" Line 66: Expression has 24 elements ; expected 48
ERROR:Simulator:777 - Static elaboration of top level VHDL design unit testbench in library work failed
