{"Source Block": ["hdl/library/axi_dac_interpolate/axi_dac_interpolate_reg.v@120:154@HdlStmProcess", "    end\n  end\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_rack <= 'd0;\n      up_rdata <= 'd0;\n    end else begin\n      up_rack <= up_rreq;\n      if (up_rreq == 1'b1) begin\n        case (up_raddr[4:0])\n          5'h0: up_rdata  <= up_version;\n          5'h1: up_rdata  <= up_scratch;\n          5'h10: up_rdata <= up_interpolation_ratio_a;\n          5'h11: up_rdata <= {29'h0,up_filter_mask_a};\n          5'h12: up_rdata <= up_interpolation_ratio_b;\n          5'h13: up_rdata <= {29'h0,up_filter_mask_b};\n          5'h14: up_rdata <= {31'h0,up_flags};\n          5'h15: up_rdata <= {30'h0,up_config};\n          5'h16: up_rdata <= {16'h0,up_correction_coefficient_a};\n          5'h17: up_rdata <= {16'h0,up_correction_coefficient_b};\n          default: up_rdata <= 0;\n        endcase\n      end else begin\n        up_rdata <= 32'd0;\n      end\n    end\n  end\n\n   up_xfer_cntrl #(.DATA_WIDTH(105)) i_xfer_cntrl (\n    .up_rstn (up_rstn),\n    .up_clk (up_clk),\n    .up_data_cntrl ({ up_config[1],               // 1\n"], "Clone Blocks": [["hdl/library/axi_adc_decimate/axi_adc_decimate_reg.v@104:135", "    end\n  end\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_rack <= 'd0;\n      up_rdata <= 'd0;\n    end else begin\n      up_rack <= up_rreq;\n      if (up_rreq == 1'b1) begin\n        case (up_raddr[4:0])\n          5'h0: up_rdata  <= up_version;\n          5'h1: up_rdata  <= up_scratch;\n          5'h10: up_rdata <= up_decimation_ratio;\n          5'h11: up_rdata <= { 29'h0, up_filter_mask };\n          5'h12: up_rdata <= { 30'h0, up_config };\n          5'h13: up_rdata <= { 16'h0, up_correction_coefficient_a };\n          5'h14: up_rdata <= { 16'h0, up_correction_coefficient_b };\n          default: up_rdata <= 0;\n        endcase\n      end else begin\n        up_rdata <= 32'd0;\n      end\n    end\n  end\n\n   up_xfer_cntrl #(.DATA_WIDTH(69)) i_xfer_cntrl (\n    .up_rstn (up_rstn),\n    .up_clk (up_clk),\n    .up_data_cntrl ({ up_config[1],                 // 1\n"]], "Diff Content": {"Delete": [[139, "          5'h14: up_rdata <= {31'h0,up_flags};\n"]], "Add": [[139, "          5'h14: up_rdata <= {30'h0,up_flags};\n"]]}}