<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-shmobile › include › mach › r8a7740.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>r8a7740.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2011  Renesas Solutions Corp.</span>
<span class="cm"> * Copyright (C) 2011  Kuninori Morimoto &lt;kuninori.morimoto.gx@renesas.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; version 2 of the License.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ASM_R8A7740_H__</span>
<span class="cp">#define __ASM_R8A7740_H__</span>

<span class="cm">/*</span>
<span class="cm"> * MD_CKx pin</span>
<span class="cm"> */</span>
<span class="cp">#define MD_CK2	(1 &lt;&lt; 2)</span>
<span class="cp">#define MD_CK1	(1 &lt;&lt; 1)</span>
<span class="cp">#define MD_CK0	(1 &lt;&lt; 0)</span>

<span class="cm">/*</span>
<span class="cm"> * Pin Function Controller:</span>
<span class="cm"> *	GPIO_FN_xx - GPIO used to select pin function</span>
<span class="cm"> *	GPIO_PORTxx - GPIO mapped to real I/O pin on CPU</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="cm">/* PORT */</span>
	<span class="n">GPIO_PORT0</span><span class="p">,</span> <span class="n">GPIO_PORT1</span><span class="p">,</span> <span class="n">GPIO_PORT2</span><span class="p">,</span> <span class="n">GPIO_PORT3</span><span class="p">,</span> <span class="n">GPIO_PORT4</span><span class="p">,</span>
	<span class="n">GPIO_PORT5</span><span class="p">,</span> <span class="n">GPIO_PORT6</span><span class="p">,</span> <span class="n">GPIO_PORT7</span><span class="p">,</span> <span class="n">GPIO_PORT8</span><span class="p">,</span> <span class="n">GPIO_PORT9</span><span class="p">,</span>

	<span class="n">GPIO_PORT10</span><span class="p">,</span> <span class="n">GPIO_PORT11</span><span class="p">,</span> <span class="n">GPIO_PORT12</span><span class="p">,</span> <span class="n">GPIO_PORT13</span><span class="p">,</span> <span class="n">GPIO_PORT14</span><span class="p">,</span>
	<span class="n">GPIO_PORT15</span><span class="p">,</span> <span class="n">GPIO_PORT16</span><span class="p">,</span> <span class="n">GPIO_PORT17</span><span class="p">,</span> <span class="n">GPIO_PORT18</span><span class="p">,</span> <span class="n">GPIO_PORT19</span><span class="p">,</span>

	<span class="n">GPIO_PORT20</span><span class="p">,</span> <span class="n">GPIO_PORT21</span><span class="p">,</span> <span class="n">GPIO_PORT22</span><span class="p">,</span> <span class="n">GPIO_PORT23</span><span class="p">,</span> <span class="n">GPIO_PORT24</span><span class="p">,</span>
	<span class="n">GPIO_PORT25</span><span class="p">,</span> <span class="n">GPIO_PORT26</span><span class="p">,</span> <span class="n">GPIO_PORT27</span><span class="p">,</span> <span class="n">GPIO_PORT28</span><span class="p">,</span> <span class="n">GPIO_PORT29</span><span class="p">,</span>

	<span class="n">GPIO_PORT30</span><span class="p">,</span> <span class="n">GPIO_PORT31</span><span class="p">,</span> <span class="n">GPIO_PORT32</span><span class="p">,</span> <span class="n">GPIO_PORT33</span><span class="p">,</span> <span class="n">GPIO_PORT34</span><span class="p">,</span>
	<span class="n">GPIO_PORT35</span><span class="p">,</span> <span class="n">GPIO_PORT36</span><span class="p">,</span> <span class="n">GPIO_PORT37</span><span class="p">,</span> <span class="n">GPIO_PORT38</span><span class="p">,</span> <span class="n">GPIO_PORT39</span><span class="p">,</span>

	<span class="n">GPIO_PORT40</span><span class="p">,</span> <span class="n">GPIO_PORT41</span><span class="p">,</span> <span class="n">GPIO_PORT42</span><span class="p">,</span> <span class="n">GPIO_PORT43</span><span class="p">,</span> <span class="n">GPIO_PORT44</span><span class="p">,</span>
	<span class="n">GPIO_PORT45</span><span class="p">,</span> <span class="n">GPIO_PORT46</span><span class="p">,</span> <span class="n">GPIO_PORT47</span><span class="p">,</span> <span class="n">GPIO_PORT48</span><span class="p">,</span> <span class="n">GPIO_PORT49</span><span class="p">,</span>

	<span class="n">GPIO_PORT50</span><span class="p">,</span> <span class="n">GPIO_PORT51</span><span class="p">,</span> <span class="n">GPIO_PORT52</span><span class="p">,</span> <span class="n">GPIO_PORT53</span><span class="p">,</span> <span class="n">GPIO_PORT54</span><span class="p">,</span>
	<span class="n">GPIO_PORT55</span><span class="p">,</span> <span class="n">GPIO_PORT56</span><span class="p">,</span> <span class="n">GPIO_PORT57</span><span class="p">,</span> <span class="n">GPIO_PORT58</span><span class="p">,</span> <span class="n">GPIO_PORT59</span><span class="p">,</span>

	<span class="n">GPIO_PORT60</span><span class="p">,</span> <span class="n">GPIO_PORT61</span><span class="p">,</span> <span class="n">GPIO_PORT62</span><span class="p">,</span> <span class="n">GPIO_PORT63</span><span class="p">,</span> <span class="n">GPIO_PORT64</span><span class="p">,</span>
	<span class="n">GPIO_PORT65</span><span class="p">,</span> <span class="n">GPIO_PORT66</span><span class="p">,</span> <span class="n">GPIO_PORT67</span><span class="p">,</span> <span class="n">GPIO_PORT68</span><span class="p">,</span> <span class="n">GPIO_PORT69</span><span class="p">,</span>

	<span class="n">GPIO_PORT70</span><span class="p">,</span> <span class="n">GPIO_PORT71</span><span class="p">,</span> <span class="n">GPIO_PORT72</span><span class="p">,</span> <span class="n">GPIO_PORT73</span><span class="p">,</span> <span class="n">GPIO_PORT74</span><span class="p">,</span>
	<span class="n">GPIO_PORT75</span><span class="p">,</span> <span class="n">GPIO_PORT76</span><span class="p">,</span> <span class="n">GPIO_PORT77</span><span class="p">,</span> <span class="n">GPIO_PORT78</span><span class="p">,</span> <span class="n">GPIO_PORT79</span><span class="p">,</span>

	<span class="n">GPIO_PORT80</span><span class="p">,</span> <span class="n">GPIO_PORT81</span><span class="p">,</span> <span class="n">GPIO_PORT82</span><span class="p">,</span> <span class="n">GPIO_PORT83</span><span class="p">,</span> <span class="n">GPIO_PORT84</span><span class="p">,</span>
	<span class="n">GPIO_PORT85</span><span class="p">,</span> <span class="n">GPIO_PORT86</span><span class="p">,</span> <span class="n">GPIO_PORT87</span><span class="p">,</span> <span class="n">GPIO_PORT88</span><span class="p">,</span> <span class="n">GPIO_PORT89</span><span class="p">,</span>

	<span class="n">GPIO_PORT90</span><span class="p">,</span> <span class="n">GPIO_PORT91</span><span class="p">,</span> <span class="n">GPIO_PORT92</span><span class="p">,</span> <span class="n">GPIO_PORT93</span><span class="p">,</span> <span class="n">GPIO_PORT94</span><span class="p">,</span>
	<span class="n">GPIO_PORT95</span><span class="p">,</span> <span class="n">GPIO_PORT96</span><span class="p">,</span> <span class="n">GPIO_PORT97</span><span class="p">,</span> <span class="n">GPIO_PORT98</span><span class="p">,</span> <span class="n">GPIO_PORT99</span><span class="p">,</span>

	<span class="n">GPIO_PORT100</span><span class="p">,</span> <span class="n">GPIO_PORT101</span><span class="p">,</span> <span class="n">GPIO_PORT102</span><span class="p">,</span> <span class="n">GPIO_PORT103</span><span class="p">,</span> <span class="n">GPIO_PORT104</span><span class="p">,</span>
	<span class="n">GPIO_PORT105</span><span class="p">,</span> <span class="n">GPIO_PORT106</span><span class="p">,</span> <span class="n">GPIO_PORT107</span><span class="p">,</span> <span class="n">GPIO_PORT108</span><span class="p">,</span> <span class="n">GPIO_PORT109</span><span class="p">,</span>

	<span class="n">GPIO_PORT110</span><span class="p">,</span> <span class="n">GPIO_PORT111</span><span class="p">,</span> <span class="n">GPIO_PORT112</span><span class="p">,</span> <span class="n">GPIO_PORT113</span><span class="p">,</span> <span class="n">GPIO_PORT114</span><span class="p">,</span>
	<span class="n">GPIO_PORT115</span><span class="p">,</span> <span class="n">GPIO_PORT116</span><span class="p">,</span> <span class="n">GPIO_PORT117</span><span class="p">,</span> <span class="n">GPIO_PORT118</span><span class="p">,</span> <span class="n">GPIO_PORT119</span><span class="p">,</span>

	<span class="n">GPIO_PORT120</span><span class="p">,</span> <span class="n">GPIO_PORT121</span><span class="p">,</span> <span class="n">GPIO_PORT122</span><span class="p">,</span> <span class="n">GPIO_PORT123</span><span class="p">,</span> <span class="n">GPIO_PORT124</span><span class="p">,</span>
	<span class="n">GPIO_PORT125</span><span class="p">,</span> <span class="n">GPIO_PORT126</span><span class="p">,</span> <span class="n">GPIO_PORT127</span><span class="p">,</span> <span class="n">GPIO_PORT128</span><span class="p">,</span> <span class="n">GPIO_PORT129</span><span class="p">,</span>

	<span class="n">GPIO_PORT130</span><span class="p">,</span> <span class="n">GPIO_PORT131</span><span class="p">,</span> <span class="n">GPIO_PORT132</span><span class="p">,</span> <span class="n">GPIO_PORT133</span><span class="p">,</span> <span class="n">GPIO_PORT134</span><span class="p">,</span>
	<span class="n">GPIO_PORT135</span><span class="p">,</span> <span class="n">GPIO_PORT136</span><span class="p">,</span> <span class="n">GPIO_PORT137</span><span class="p">,</span> <span class="n">GPIO_PORT138</span><span class="p">,</span> <span class="n">GPIO_PORT139</span><span class="p">,</span>

	<span class="n">GPIO_PORT140</span><span class="p">,</span> <span class="n">GPIO_PORT141</span><span class="p">,</span> <span class="n">GPIO_PORT142</span><span class="p">,</span> <span class="n">GPIO_PORT143</span><span class="p">,</span> <span class="n">GPIO_PORT144</span><span class="p">,</span>
	<span class="n">GPIO_PORT145</span><span class="p">,</span> <span class="n">GPIO_PORT146</span><span class="p">,</span> <span class="n">GPIO_PORT147</span><span class="p">,</span> <span class="n">GPIO_PORT148</span><span class="p">,</span> <span class="n">GPIO_PORT149</span><span class="p">,</span>

	<span class="n">GPIO_PORT150</span><span class="p">,</span> <span class="n">GPIO_PORT151</span><span class="p">,</span> <span class="n">GPIO_PORT152</span><span class="p">,</span> <span class="n">GPIO_PORT153</span><span class="p">,</span> <span class="n">GPIO_PORT154</span><span class="p">,</span>
	<span class="n">GPIO_PORT155</span><span class="p">,</span> <span class="n">GPIO_PORT156</span><span class="p">,</span> <span class="n">GPIO_PORT157</span><span class="p">,</span> <span class="n">GPIO_PORT158</span><span class="p">,</span> <span class="n">GPIO_PORT159</span><span class="p">,</span>

	<span class="n">GPIO_PORT160</span><span class="p">,</span> <span class="n">GPIO_PORT161</span><span class="p">,</span> <span class="n">GPIO_PORT162</span><span class="p">,</span> <span class="n">GPIO_PORT163</span><span class="p">,</span> <span class="n">GPIO_PORT164</span><span class="p">,</span>
	<span class="n">GPIO_PORT165</span><span class="p">,</span> <span class="n">GPIO_PORT166</span><span class="p">,</span> <span class="n">GPIO_PORT167</span><span class="p">,</span> <span class="n">GPIO_PORT168</span><span class="p">,</span> <span class="n">GPIO_PORT169</span><span class="p">,</span>

	<span class="n">GPIO_PORT170</span><span class="p">,</span> <span class="n">GPIO_PORT171</span><span class="p">,</span> <span class="n">GPIO_PORT172</span><span class="p">,</span> <span class="n">GPIO_PORT173</span><span class="p">,</span> <span class="n">GPIO_PORT174</span><span class="p">,</span>
	<span class="n">GPIO_PORT175</span><span class="p">,</span> <span class="n">GPIO_PORT176</span><span class="p">,</span> <span class="n">GPIO_PORT177</span><span class="p">,</span> <span class="n">GPIO_PORT178</span><span class="p">,</span> <span class="n">GPIO_PORT179</span><span class="p">,</span>

	<span class="n">GPIO_PORT180</span><span class="p">,</span> <span class="n">GPIO_PORT181</span><span class="p">,</span> <span class="n">GPIO_PORT182</span><span class="p">,</span> <span class="n">GPIO_PORT183</span><span class="p">,</span> <span class="n">GPIO_PORT184</span><span class="p">,</span>
	<span class="n">GPIO_PORT185</span><span class="p">,</span> <span class="n">GPIO_PORT186</span><span class="p">,</span> <span class="n">GPIO_PORT187</span><span class="p">,</span> <span class="n">GPIO_PORT188</span><span class="p">,</span> <span class="n">GPIO_PORT189</span><span class="p">,</span>

	<span class="n">GPIO_PORT190</span><span class="p">,</span> <span class="n">GPIO_PORT191</span><span class="p">,</span> <span class="n">GPIO_PORT192</span><span class="p">,</span> <span class="n">GPIO_PORT193</span><span class="p">,</span> <span class="n">GPIO_PORT194</span><span class="p">,</span>
	<span class="n">GPIO_PORT195</span><span class="p">,</span> <span class="n">GPIO_PORT196</span><span class="p">,</span> <span class="n">GPIO_PORT197</span><span class="p">,</span> <span class="n">GPIO_PORT198</span><span class="p">,</span> <span class="n">GPIO_PORT199</span><span class="p">,</span>

	<span class="n">GPIO_PORT200</span><span class="p">,</span> <span class="n">GPIO_PORT201</span><span class="p">,</span> <span class="n">GPIO_PORT202</span><span class="p">,</span> <span class="n">GPIO_PORT203</span><span class="p">,</span> <span class="n">GPIO_PORT204</span><span class="p">,</span>
	<span class="n">GPIO_PORT205</span><span class="p">,</span> <span class="n">GPIO_PORT206</span><span class="p">,</span> <span class="n">GPIO_PORT207</span><span class="p">,</span> <span class="n">GPIO_PORT208</span><span class="p">,</span> <span class="n">GPIO_PORT209</span><span class="p">,</span>

	<span class="n">GPIO_PORT210</span><span class="p">,</span> <span class="n">GPIO_PORT211</span><span class="p">,</span>

	<span class="cm">/* IRQ */</span>
	<span class="n">GPIO_FN_IRQ0_PORT2</span><span class="p">,</span>	<span class="n">GPIO_FN_IRQ0_PORT13</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQ1</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQ2_PORT11</span><span class="p">,</span>	<span class="n">GPIO_FN_IRQ2_PORT12</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQ3_PORT10</span><span class="p">,</span>	<span class="n">GPIO_FN_IRQ3_PORT14</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQ4_PORT15</span><span class="p">,</span>	<span class="n">GPIO_FN_IRQ4_PORT172</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQ5_PORT0</span><span class="p">,</span>	<span class="n">GPIO_FN_IRQ5_PORT1</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQ6_PORT121</span><span class="p">,</span>	<span class="n">GPIO_FN_IRQ6_PORT173</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQ7_PORT120</span><span class="p">,</span>	<span class="n">GPIO_FN_IRQ7_PORT209</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQ8</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQ9_PORT118</span><span class="p">,</span>	<span class="n">GPIO_FN_IRQ9_PORT210</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQ10</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQ11</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQ12_PORT42</span><span class="p">,</span>	<span class="n">GPIO_FN_IRQ12_PORT97</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQ13_PORT64</span><span class="p">,</span>	<span class="n">GPIO_FN_IRQ13_PORT98</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQ14_PORT63</span><span class="p">,</span>	<span class="n">GPIO_FN_IRQ14_PORT99</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQ15_PORT62</span><span class="p">,</span>	<span class="n">GPIO_FN_IRQ15_PORT100</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQ16_PORT68</span><span class="p">,</span>	<span class="n">GPIO_FN_IRQ16_PORT211</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQ17</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQ18</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQ19</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQ20</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQ21</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQ22</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQ23</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQ24</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQ25</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQ26_PORT58</span><span class="p">,</span>	<span class="n">GPIO_FN_IRQ26_PORT81</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQ27_PORT57</span><span class="p">,</span>	<span class="n">GPIO_FN_IRQ27_PORT168</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQ28_PORT56</span><span class="p">,</span>	<span class="n">GPIO_FN_IRQ28_PORT169</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQ29_PORT50</span><span class="p">,</span>	<span class="n">GPIO_FN_IRQ29_PORT170</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQ30_PORT49</span><span class="p">,</span>	<span class="n">GPIO_FN_IRQ30_PORT171</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQ31_PORT41</span><span class="p">,</span>	<span class="n">GPIO_FN_IRQ31_PORT167</span><span class="p">,</span>

	<span class="cm">/* Function */</span>

	<span class="cm">/* DBGT */</span>
	<span class="n">GPIO_FN_DBGMDT2</span><span class="p">,</span>	<span class="n">GPIO_FN_DBGMDT1</span><span class="p">,</span>	<span class="n">GPIO_FN_DBGMDT0</span><span class="p">,</span>
	<span class="n">GPIO_FN_DBGMD10</span><span class="p">,</span>	<span class="n">GPIO_FN_DBGMD11</span><span class="p">,</span>	<span class="n">GPIO_FN_DBGMD20</span><span class="p">,</span>
	<span class="n">GPIO_FN_DBGMD21</span><span class="p">,</span>

	<span class="cm">/* FSI */</span>
	<span class="n">GPIO_FN_FSIAISLD_PORT0</span><span class="p">,</span>		<span class="cm">/* FSIAISLD Port 0/5 */</span>
	<span class="n">GPIO_FN_FSIAISLD_PORT5</span><span class="p">,</span>
	<span class="n">GPIO_FN_FSIASPDIF_PORT9</span><span class="p">,</span>	<span class="cm">/* FSIASPDIF Port 9/18 */</span>
	<span class="n">GPIO_FN_FSIASPDIF_PORT18</span><span class="p">,</span>
	<span class="n">GPIO_FN_FSIAOSLD1</span><span class="p">,</span>	<span class="n">GPIO_FN_FSIAOSLD2</span><span class="p">,</span>
	<span class="n">GPIO_FN_FSIAOLR</span><span class="p">,</span>	<span class="n">GPIO_FN_FSIAOBT</span><span class="p">,</span>
	<span class="n">GPIO_FN_FSIAOSLD</span><span class="p">,</span>	<span class="n">GPIO_FN_FSIAOMC</span><span class="p">,</span>
	<span class="n">GPIO_FN_FSIACK</span><span class="p">,</span>		<span class="n">GPIO_FN_FSIAILR</span><span class="p">,</span>
	<span class="n">GPIO_FN_FSIAIBT</span><span class="p">,</span>

	<span class="cm">/* FMSI */</span>
	<span class="n">GPIO_FN_FMSISLD_PORT1</span><span class="p">,</span> <span class="cm">/* FMSISLD Port 1/6 */</span>
	<span class="n">GPIO_FN_FMSISLD_PORT6</span><span class="p">,</span>
	<span class="n">GPIO_FN_FMSIILR</span><span class="p">,</span>	<span class="n">GPIO_FN_FMSIIBT</span><span class="p">,</span>
	<span class="n">GPIO_FN_FMSIOLR</span><span class="p">,</span>	<span class="n">GPIO_FN_FMSIOBT</span><span class="p">,</span>
	<span class="n">GPIO_FN_FMSICK</span><span class="p">,</span>		<span class="n">GPIO_FN_FMSOILR</span><span class="p">,</span>
	<span class="n">GPIO_FN_FMSOIBT</span><span class="p">,</span>	<span class="n">GPIO_FN_FMSOOLR</span><span class="p">,</span>
	<span class="n">GPIO_FN_FMSOOBT</span><span class="p">,</span>	<span class="n">GPIO_FN_FMSOSLD</span><span class="p">,</span>
	<span class="n">GPIO_FN_FMSOCK</span><span class="p">,</span>

	<span class="cm">/* SCIFA0 */</span>
	<span class="n">GPIO_FN_SCIFA0_SCK</span><span class="p">,</span>	<span class="n">GPIO_FN_SCIFA0_CTS</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIFA0_RTS</span><span class="p">,</span>	<span class="n">GPIO_FN_SCIFA0_RXD</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIFA0_TXD</span><span class="p">,</span>

	<span class="cm">/* SCIFA1 */</span>
	<span class="n">GPIO_FN_SCIFA1_CTS</span><span class="p">,</span>	<span class="n">GPIO_FN_SCIFA1_SCK</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIFA1_RXD</span><span class="p">,</span>	<span class="n">GPIO_FN_SCIFA1_TXD</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIFA1_RTS</span><span class="p">,</span>

	<span class="cm">/* SCIFA2 */</span>
	<span class="n">GPIO_FN_SCIFA2_SCK_PORT22</span><span class="p">,</span> <span class="cm">/* SCIFA2_SCK Port 22/199 */</span>
	<span class="n">GPIO_FN_SCIFA2_SCK_PORT199</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIFA2_RXD</span><span class="p">,</span>	<span class="n">GPIO_FN_SCIFA2_TXD</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIFA2_CTS</span><span class="p">,</span>	<span class="n">GPIO_FN_SCIFA2_RTS</span><span class="p">,</span>

	<span class="cm">/* SCIFA3 */</span>
	<span class="n">GPIO_FN_SCIFA3_RTS_PORT105</span><span class="p">,</span> <span class="cm">/* MSEL5CR_8_0 */</span>
	<span class="n">GPIO_FN_SCIFA3_SCK_PORT116</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIFA3_CTS_PORT117</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIFA3_RXD_PORT174</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIFA3_TXD_PORT175</span><span class="p">,</span>

	<span class="n">GPIO_FN_SCIFA3_RTS_PORT161</span><span class="p">,</span> <span class="cm">/* MSEL5CR_8_1 */</span>
	<span class="n">GPIO_FN_SCIFA3_SCK_PORT158</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIFA3_CTS_PORT162</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIFA3_RXD_PORT159</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIFA3_TXD_PORT160</span><span class="p">,</span>

	<span class="cm">/* SCIFA4 */</span>
	<span class="n">GPIO_FN_SCIFA4_RXD_PORT12</span><span class="p">,</span> <span class="cm">/* MSEL5CR[12:11] = 00 */</span>
	<span class="n">GPIO_FN_SCIFA4_TXD_PORT13</span><span class="p">,</span>

	<span class="n">GPIO_FN_SCIFA4_RXD_PORT204</span><span class="p">,</span> <span class="cm">/* MSEL5CR[12:11] = 01 */</span>
	<span class="n">GPIO_FN_SCIFA4_TXD_PORT203</span><span class="p">,</span>

	<span class="n">GPIO_FN_SCIFA4_RXD_PORT94</span><span class="p">,</span> <span class="cm">/* MSEL5CR[12:11] = 10 */</span>
	<span class="n">GPIO_FN_SCIFA4_TXD_PORT93</span><span class="p">,</span>

	<span class="n">GPIO_FN_SCIFA4_SCK_PORT21</span><span class="p">,</span> <span class="cm">/* SCIFA4_SCK Port 21/205 */</span>
	<span class="n">GPIO_FN_SCIFA4_SCK_PORT205</span><span class="p">,</span>

	<span class="cm">/* SCIFA5 */</span>
	<span class="n">GPIO_FN_SCIFA5_TXD_PORT20</span><span class="p">,</span> <span class="cm">/* MSEL5CR[15:14] = 00 */</span>
	<span class="n">GPIO_FN_SCIFA5_RXD_PORT10</span><span class="p">,</span>

	<span class="n">GPIO_FN_SCIFA5_RXD_PORT207</span><span class="p">,</span> <span class="cm">/* MSEL5CR[15:14] = 01 */</span>
	<span class="n">GPIO_FN_SCIFA5_TXD_PORT208</span><span class="p">,</span>

	<span class="n">GPIO_FN_SCIFA5_TXD_PORT91</span><span class="p">,</span> <span class="cm">/* MSEL5CR[15:14] = 10 */</span>
	<span class="n">GPIO_FN_SCIFA5_RXD_PORT92</span><span class="p">,</span>

	<span class="n">GPIO_FN_SCIFA5_SCK_PORT23</span><span class="p">,</span> <span class="cm">/* SCIFA5_SCK Port 23/206 */</span>
	<span class="n">GPIO_FN_SCIFA5_SCK_PORT206</span><span class="p">,</span>

	<span class="cm">/* SCIFA6 */</span>
	<span class="n">GPIO_FN_SCIFA6_SCK</span><span class="p">,</span>	<span class="n">GPIO_FN_SCIFA6_RXD</span><span class="p">,</span>	<span class="n">GPIO_FN_SCIFA6_TXD</span><span class="p">,</span>

	<span class="cm">/* SCIFA7 */</span>
	<span class="n">GPIO_FN_SCIFA7_TXD</span><span class="p">,</span>	<span class="n">GPIO_FN_SCIFA7_RXD</span><span class="p">,</span>

	<span class="cm">/* SCIFAB */</span>
	<span class="n">GPIO_FN_SCIFB_SCK_PORT190</span><span class="p">,</span> <span class="cm">/* MSEL5CR_17_0 */</span>
	<span class="n">GPIO_FN_SCIFB_RXD_PORT191</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIFB_TXD_PORT192</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIFB_RTS_PORT186</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIFB_CTS_PORT187</span><span class="p">,</span>

	<span class="n">GPIO_FN_SCIFB_SCK_PORT2</span><span class="p">,</span> <span class="cm">/* MSEL5CR_17_1 */</span>
	<span class="n">GPIO_FN_SCIFB_RXD_PORT3</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIFB_TXD_PORT4</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIFB_RTS_PORT172</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIFB_CTS_PORT173</span><span class="p">,</span>

	<span class="cm">/* LCD0 */</span>
	<span class="n">GPIO_FN_LCDC0_SELECT</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCD0_D0</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD0_D1</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD0_D2</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCD0_D3</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD0_D4</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD0_D5</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCD0_D6</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD0_D7</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD0_D8</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCD0_D9</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD0_D10</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD0_D11</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCD0_D12</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD0_D13</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD0_D14</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCD0_D15</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD0_D16</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD0_D17</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCD0_DON</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD0_VCPWC</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD0_VEPWC</span><span class="p">,</span>

	<span class="n">GPIO_FN_LCD0_DCK</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD0_VSYN</span><span class="p">,</span> <span class="cm">/* for RGB */</span>
	<span class="n">GPIO_FN_LCD0_HSYN</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD0_DISP</span><span class="p">,</span> <span class="cm">/* for RGB */</span>

	<span class="n">GPIO_FN_LCD0_WR</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD0_RD</span><span class="p">,</span> <span class="cm">/* for SYS */</span>
	<span class="n">GPIO_FN_LCD0_CS</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD0_RS</span><span class="p">,</span> <span class="cm">/* for SYS */</span>

	<span class="n">GPIO_FN_LCD0_D18_PORT163</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD0_D19_PORT162</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCD0_D20_PORT161</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD0_D21_PORT158</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCD0_D22_PORT160</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD0_D23_PORT159</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCD0_LCLK_PORT165</span><span class="p">,</span>	 <span class="cm">/* MSEL5CR_6_1 */</span>

	<span class="n">GPIO_FN_LCD0_D18_PORT40</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD0_D19_PORT4</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCD0_D20_PORT3</span><span class="p">,</span>		<span class="n">GPIO_FN_LCD0_D21_PORT2</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCD0_D22_PORT0</span><span class="p">,</span>		<span class="n">GPIO_FN_LCD0_D23_PORT1</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCD0_LCLK_PORT102</span><span class="p">,</span>	<span class="cm">/* MSEL5CR_6_0 */</span>

	<span class="cm">/* LCD1 */</span>
	<span class="n">GPIO_FN_LCDC1_SELECT</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCD1_D0</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD1_D1</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD1_D2</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCD1_D3</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD1_D4</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD1_D5</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCD1_D6</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD1_D7</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD1_D8</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCD1_D9</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD1_D10</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD1_D11</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCD1_D12</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD1_D13</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD1_D14</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCD1_D15</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD1_D16</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD1_D17</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCD1_D18</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD1_D19</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD1_D20</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCD1_D21</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD1_D22</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD1_D23</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCD1_DON</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD1_VCPWC</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCD1_LCLK</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD1_VEPWC</span><span class="p">,</span>

	<span class="n">GPIO_FN_LCD1_DCK</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD1_VSYN</span><span class="p">,</span> <span class="cm">/* for RGB */</span>
	<span class="n">GPIO_FN_LCD1_HSYN</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD1_DISP</span><span class="p">,</span> <span class="cm">/* for RGB */</span>

	<span class="n">GPIO_FN_LCD1_WR</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD1_RD</span><span class="p">,</span> <span class="cm">/* for SYS */</span>
	<span class="n">GPIO_FN_LCD1_CS</span><span class="p">,</span>	<span class="n">GPIO_FN_LCD1_RS</span><span class="p">,</span> <span class="cm">/* for SYS */</span>

	<span class="cm">/* RSPI */</span>
	<span class="n">GPIO_FN_RSPI_SSL0_A</span><span class="p">,</span>	<span class="n">GPIO_FN_RSPI_SSL1_A</span><span class="p">,</span>
	<span class="n">GPIO_FN_RSPI_SSL2_A</span><span class="p">,</span>	<span class="n">GPIO_FN_RSPI_SSL3_A</span><span class="p">,</span>
	<span class="n">GPIO_FN_RSPI_MOSI_A</span><span class="p">,</span>	<span class="n">GPIO_FN_RSPI_MISO_A</span><span class="p">,</span>
	<span class="n">GPIO_FN_RSPI_CK_A</span><span class="p">,</span>

	<span class="cm">/* VIO CKO */</span>
	<span class="n">GPIO_FN_VIO_CKO1</span><span class="p">,</span>
	<span class="n">GPIO_FN_VIO_CKO2</span><span class="p">,</span>
	<span class="n">GPIO_FN_VIO_CKO_1</span><span class="p">,</span>
	<span class="n">GPIO_FN_VIO_CKO</span><span class="p">,</span>

	<span class="cm">/* VIO0 */</span>
	<span class="n">GPIO_FN_VIO0_D0</span><span class="p">,</span>	<span class="n">GPIO_FN_VIO0_D1</span><span class="p">,</span>	<span class="n">GPIO_FN_VIO0_D2</span><span class="p">,</span>
	<span class="n">GPIO_FN_VIO0_D3</span><span class="p">,</span>	<span class="n">GPIO_FN_VIO0_D4</span><span class="p">,</span>	<span class="n">GPIO_FN_VIO0_D5</span><span class="p">,</span>
	<span class="n">GPIO_FN_VIO0_D6</span><span class="p">,</span>	<span class="n">GPIO_FN_VIO0_D7</span><span class="p">,</span>	<span class="n">GPIO_FN_VIO0_D8</span><span class="p">,</span>
	<span class="n">GPIO_FN_VIO0_D9</span><span class="p">,</span>	<span class="n">GPIO_FN_VIO0_D10</span><span class="p">,</span>	<span class="n">GPIO_FN_VIO0_D11</span><span class="p">,</span>
	<span class="n">GPIO_FN_VIO0_D12</span><span class="p">,</span>	<span class="n">GPIO_FN_VIO0_VD</span><span class="p">,</span>	<span class="n">GPIO_FN_VIO0_HD</span><span class="p">,</span>
	<span class="n">GPIO_FN_VIO0_CLK</span><span class="p">,</span>	<span class="n">GPIO_FN_VIO0_FIELD</span><span class="p">,</span>

	<span class="n">GPIO_FN_VIO0_D13_PORT26</span><span class="p">,</span> <span class="cm">/* MSEL5CR_27_0 */</span>
	<span class="n">GPIO_FN_VIO0_D14_PORT25</span><span class="p">,</span>
	<span class="n">GPIO_FN_VIO0_D15_PORT24</span><span class="p">,</span>

	<span class="n">GPIO_FN_VIO0_D13_PORT22</span><span class="p">,</span> <span class="cm">/* MSEL5CR_27_1 */</span>
	<span class="n">GPIO_FN_VIO0_D14_PORT95</span><span class="p">,</span>
	<span class="n">GPIO_FN_VIO0_D15_PORT96</span><span class="p">,</span>

	<span class="cm">/* VIO1 */</span>
	<span class="n">GPIO_FN_VIO1_D0</span><span class="p">,</span>	<span class="n">GPIO_FN_VIO1_D1</span><span class="p">,</span>	<span class="n">GPIO_FN_VIO1_D2</span><span class="p">,</span>
	<span class="n">GPIO_FN_VIO1_D3</span><span class="p">,</span>	<span class="n">GPIO_FN_VIO1_D4</span><span class="p">,</span>	<span class="n">GPIO_FN_VIO1_D5</span><span class="p">,</span>
	<span class="n">GPIO_FN_VIO1_D6</span><span class="p">,</span>	<span class="n">GPIO_FN_VIO1_D7</span><span class="p">,</span>	<span class="n">GPIO_FN_VIO1_VD</span><span class="p">,</span>
	<span class="n">GPIO_FN_VIO1_HD</span><span class="p">,</span>	<span class="n">GPIO_FN_VIO1_CLK</span><span class="p">,</span>	<span class="n">GPIO_FN_VIO1_FIELD</span><span class="p">,</span>

	<span class="cm">/* TPU0 */</span>
	<span class="n">GPIO_FN_TPU0TO0</span><span class="p">,</span>	<span class="n">GPIO_FN_TPU0TO1</span><span class="p">,</span>
	<span class="n">GPIO_FN_TPU0TO3</span><span class="p">,</span>
	<span class="n">GPIO_FN_TPU0TO2_PORT66</span><span class="p">,</span> <span class="cm">/* TPU0TO2 Port 66/202 */</span>
	<span class="n">GPIO_FN_TPU0TO2_PORT202</span><span class="p">,</span>

	<span class="cm">/* SSP1 0 */</span>
	<span class="n">GPIO_FN_STP0_IPD0</span><span class="p">,</span>	<span class="n">GPIO_FN_STP0_IPD1</span><span class="p">,</span>	<span class="n">GPIO_FN_STP0_IPD2</span><span class="p">,</span>
	<span class="n">GPIO_FN_STP0_IPD3</span><span class="p">,</span>	<span class="n">GPIO_FN_STP0_IPD4</span><span class="p">,</span>	<span class="n">GPIO_FN_STP0_IPD5</span><span class="p">,</span>
	<span class="n">GPIO_FN_STP0_IPD6</span><span class="p">,</span>	<span class="n">GPIO_FN_STP0_IPD7</span><span class="p">,</span>	<span class="n">GPIO_FN_STP0_IPEN</span><span class="p">,</span>
	<span class="n">GPIO_FN_STP0_IPCLK</span><span class="p">,</span>	<span class="n">GPIO_FN_STP0_IPSYNC</span><span class="p">,</span>

	<span class="cm">/* SSP1 1 */</span>
	<span class="n">GPIO_FN_STP1_IPD1</span><span class="p">,</span>	<span class="n">GPIO_FN_STP1_IPD2</span><span class="p">,</span>	<span class="n">GPIO_FN_STP1_IPD3</span><span class="p">,</span>
	<span class="n">GPIO_FN_STP1_IPD4</span><span class="p">,</span>	<span class="n">GPIO_FN_STP1_IPD5</span><span class="p">,</span>	<span class="n">GPIO_FN_STP1_IPD6</span><span class="p">,</span>
	<span class="n">GPIO_FN_STP1_IPD7</span><span class="p">,</span>	<span class="n">GPIO_FN_STP1_IPCLK</span><span class="p">,</span>	<span class="n">GPIO_FN_STP1_IPSYNC</span><span class="p">,</span>

	<span class="n">GPIO_FN_STP1_IPD0_PORT186</span><span class="p">,</span> <span class="cm">/* MSEL5CR_23_0 */</span>
	<span class="n">GPIO_FN_STP1_IPEN_PORT187</span><span class="p">,</span>

	<span class="n">GPIO_FN_STP1_IPD0_PORT194</span><span class="p">,</span> <span class="cm">/* MSEL5CR_23_1 */</span>
	<span class="n">GPIO_FN_STP1_IPEN_PORT193</span><span class="p">,</span>

	<span class="cm">/* SIM */</span>
	<span class="n">GPIO_FN_SIM_RST</span><span class="p">,</span>	<span class="n">GPIO_FN_SIM_CLK</span><span class="p">,</span>
	<span class="n">GPIO_FN_SIM_D_PORT22</span><span class="p">,</span> <span class="cm">/* SIM_D  Port 22/199 */</span>
	<span class="n">GPIO_FN_SIM_D_PORT199</span><span class="p">,</span>

	<span class="cm">/* SDHI0 */</span>
	<span class="n">GPIO_FN_SDHI0_D0</span><span class="p">,</span>	<span class="n">GPIO_FN_SDHI0_D1</span><span class="p">,</span>	<span class="n">GPIO_FN_SDHI0_D2</span><span class="p">,</span>
	<span class="n">GPIO_FN_SDHI0_D3</span><span class="p">,</span>	<span class="n">GPIO_FN_SDHI0_CD</span><span class="p">,</span>	<span class="n">GPIO_FN_SDHI0_WP</span><span class="p">,</span>
	<span class="n">GPIO_FN_SDHI0_CMD</span><span class="p">,</span>	<span class="n">GPIO_FN_SDHI0_CLK</span><span class="p">,</span>

	<span class="cm">/* SDHI1 */</span>
	<span class="n">GPIO_FN_SDHI1_D0</span><span class="p">,</span>	<span class="n">GPIO_FN_SDHI1_D1</span><span class="p">,</span>	<span class="n">GPIO_FN_SDHI1_D2</span><span class="p">,</span>
	<span class="n">GPIO_FN_SDHI1_D3</span><span class="p">,</span>	<span class="n">GPIO_FN_SDHI1_CD</span><span class="p">,</span>	<span class="n">GPIO_FN_SDHI1_WP</span><span class="p">,</span>
	<span class="n">GPIO_FN_SDHI1_CMD</span><span class="p">,</span>	<span class="n">GPIO_FN_SDHI1_CLK</span><span class="p">,</span>

	<span class="cm">/* SDHI2 */</span>
	<span class="n">GPIO_FN_SDHI2_D0</span><span class="p">,</span>	<span class="n">GPIO_FN_SDHI2_D1</span><span class="p">,</span>	<span class="n">GPIO_FN_SDHI2_D2</span><span class="p">,</span>
	<span class="n">GPIO_FN_SDHI2_D3</span><span class="p">,</span>	<span class="n">GPIO_FN_SDHI2_CLK</span><span class="p">,</span>	<span class="n">GPIO_FN_SDHI2_CMD</span><span class="p">,</span>

	<span class="n">GPIO_FN_SDHI2_CD_PORT24</span><span class="p">,</span> <span class="cm">/* MSEL5CR_19_0 */</span>
	<span class="n">GPIO_FN_SDHI2_WP_PORT25</span><span class="p">,</span>

	<span class="n">GPIO_FN_SDHI2_WP_PORT177</span><span class="p">,</span> <span class="cm">/* MSEL5CR_19_1 */</span>
	<span class="n">GPIO_FN_SDHI2_CD_PORT202</span><span class="p">,</span>

	<span class="cm">/* MSIOF2 */</span>
	<span class="n">GPIO_FN_MSIOF2_TXD</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF2_RXD</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF2_TSCK</span><span class="p">,</span>
	<span class="n">GPIO_FN_MSIOF2_SS2</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF2_TSYNC</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF2_SS1</span><span class="p">,</span>
	<span class="n">GPIO_FN_MSIOF2_MCK1</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF2_MCK0</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF2_RSYNC</span><span class="p">,</span>
	<span class="n">GPIO_FN_MSIOF2_RSCK</span><span class="p">,</span>

	<span class="cm">/* KEYSC */</span>
	<span class="n">GPIO_FN_KEYIN4</span><span class="p">,</span>		<span class="n">GPIO_FN_KEYIN5</span><span class="p">,</span>
	<span class="n">GPIO_FN_KEYIN6</span><span class="p">,</span>		<span class="n">GPIO_FN_KEYIN7</span><span class="p">,</span>
	<span class="n">GPIO_FN_KEYOUT0</span><span class="p">,</span>	<span class="n">GPIO_FN_KEYOUT1</span><span class="p">,</span>	<span class="n">GPIO_FN_KEYOUT2</span><span class="p">,</span>
	<span class="n">GPIO_FN_KEYOUT3</span><span class="p">,</span>	<span class="n">GPIO_FN_KEYOUT4</span><span class="p">,</span>	<span class="n">GPIO_FN_KEYOUT5</span><span class="p">,</span>
	<span class="n">GPIO_FN_KEYOUT6</span><span class="p">,</span>	<span class="n">GPIO_FN_KEYOUT7</span><span class="p">,</span>

	<span class="n">GPIO_FN_KEYIN0_PORT43</span><span class="p">,</span> <span class="cm">/* MSEL4CR_18_0 */</span>
	<span class="n">GPIO_FN_KEYIN1_PORT44</span><span class="p">,</span>
	<span class="n">GPIO_FN_KEYIN2_PORT45</span><span class="p">,</span>
	<span class="n">GPIO_FN_KEYIN3_PORT46</span><span class="p">,</span>

	<span class="n">GPIO_FN_KEYIN0_PORT58</span><span class="p">,</span> <span class="cm">/* MSEL4CR_18_1 */</span>
	<span class="n">GPIO_FN_KEYIN1_PORT57</span><span class="p">,</span>
	<span class="n">GPIO_FN_KEYIN2_PORT56</span><span class="p">,</span>
	<span class="n">GPIO_FN_KEYIN3_PORT55</span><span class="p">,</span>

	<span class="cm">/* VOU */</span>
	<span class="n">GPIO_FN_DV_D0</span><span class="p">,</span>	<span class="n">GPIO_FN_DV_D1</span><span class="p">,</span>	<span class="n">GPIO_FN_DV_D2</span><span class="p">,</span>	<span class="n">GPIO_FN_DV_D3</span><span class="p">,</span>
	<span class="n">GPIO_FN_DV_D4</span><span class="p">,</span>	<span class="n">GPIO_FN_DV_D5</span><span class="p">,</span>	<span class="n">GPIO_FN_DV_D6</span><span class="p">,</span>	<span class="n">GPIO_FN_DV_D7</span><span class="p">,</span>
	<span class="n">GPIO_FN_DV_D8</span><span class="p">,</span>	<span class="n">GPIO_FN_DV_D9</span><span class="p">,</span>	<span class="n">GPIO_FN_DV_D10</span><span class="p">,</span>	<span class="n">GPIO_FN_DV_D11</span><span class="p">,</span>
	<span class="n">GPIO_FN_DV_D12</span><span class="p">,</span>	<span class="n">GPIO_FN_DV_D13</span><span class="p">,</span>	<span class="n">GPIO_FN_DV_D14</span><span class="p">,</span>	<span class="n">GPIO_FN_DV_D15</span><span class="p">,</span>
	<span class="n">GPIO_FN_DV_CLK</span><span class="p">,</span>
	<span class="n">GPIO_FN_DV_VSYNC</span><span class="p">,</span>
	<span class="n">GPIO_FN_DV_HSYNC</span><span class="p">,</span>

	<span class="cm">/* MEMC */</span>
	<span class="n">GPIO_FN_MEMC_AD0</span><span class="p">,</span>	<span class="n">GPIO_FN_MEMC_AD1</span><span class="p">,</span>	<span class="n">GPIO_FN_MEMC_AD2</span><span class="p">,</span>
	<span class="n">GPIO_FN_MEMC_AD3</span><span class="p">,</span>	<span class="n">GPIO_FN_MEMC_AD4</span><span class="p">,</span>	<span class="n">GPIO_FN_MEMC_AD5</span><span class="p">,</span>
	<span class="n">GPIO_FN_MEMC_AD6</span><span class="p">,</span>	<span class="n">GPIO_FN_MEMC_AD7</span><span class="p">,</span>	<span class="n">GPIO_FN_MEMC_AD8</span><span class="p">,</span>
	<span class="n">GPIO_FN_MEMC_AD9</span><span class="p">,</span>	<span class="n">GPIO_FN_MEMC_AD10</span><span class="p">,</span>	<span class="n">GPIO_FN_MEMC_AD11</span><span class="p">,</span>
	<span class="n">GPIO_FN_MEMC_AD12</span><span class="p">,</span>	<span class="n">GPIO_FN_MEMC_AD13</span><span class="p">,</span>	<span class="n">GPIO_FN_MEMC_AD14</span><span class="p">,</span>
	<span class="n">GPIO_FN_MEMC_AD15</span><span class="p">,</span>	<span class="n">GPIO_FN_MEMC_CS0</span><span class="p">,</span>	<span class="n">GPIO_FN_MEMC_INT</span><span class="p">,</span>
	<span class="n">GPIO_FN_MEMC_NWE</span><span class="p">,</span>	<span class="n">GPIO_FN_MEMC_NOE</span><span class="p">,</span>

	<span class="n">GPIO_FN_MEMC_CS1</span><span class="p">,</span> <span class="cm">/* MSEL4CR_6_0 */</span>
	<span class="n">GPIO_FN_MEMC_ADV</span><span class="p">,</span>
	<span class="n">GPIO_FN_MEMC_WAIT</span><span class="p">,</span>
	<span class="n">GPIO_FN_MEMC_BUSCLK</span><span class="p">,</span>

	<span class="n">GPIO_FN_MEMC_A1</span><span class="p">,</span> <span class="cm">/* MSEL4CR_6_1 */</span>
	<span class="n">GPIO_FN_MEMC_DREQ0</span><span class="p">,</span>
	<span class="n">GPIO_FN_MEMC_DREQ1</span><span class="p">,</span>
	<span class="n">GPIO_FN_MEMC_A0</span><span class="p">,</span>

	<span class="cm">/* MMC */</span>
	<span class="n">GPIO_FN_MMC0_D0_PORT68</span><span class="p">,</span>		<span class="n">GPIO_FN_MMC0_D1_PORT69</span><span class="p">,</span>
	<span class="n">GPIO_FN_MMC0_D2_PORT70</span><span class="p">,</span>		<span class="n">GPIO_FN_MMC0_D3_PORT71</span><span class="p">,</span>
	<span class="n">GPIO_FN_MMC0_D4_PORT72</span><span class="p">,</span>		<span class="n">GPIO_FN_MMC0_D5_PORT73</span><span class="p">,</span>
	<span class="n">GPIO_FN_MMC0_D6_PORT74</span><span class="p">,</span>		<span class="n">GPIO_FN_MMC0_D7_PORT75</span><span class="p">,</span>
	<span class="n">GPIO_FN_MMC0_CLK_PORT66</span><span class="p">,</span>
	<span class="n">GPIO_FN_MMC0_CMD_PORT67</span><span class="p">,</span>	<span class="cm">/* MSEL4CR_15_0 */</span>

	<span class="n">GPIO_FN_MMC1_D0_PORT149</span><span class="p">,</span>	<span class="n">GPIO_FN_MMC1_D1_PORT148</span><span class="p">,</span>
	<span class="n">GPIO_FN_MMC1_D2_PORT147</span><span class="p">,</span>	<span class="n">GPIO_FN_MMC1_D3_PORT146</span><span class="p">,</span>
	<span class="n">GPIO_FN_MMC1_D4_PORT145</span><span class="p">,</span>	<span class="n">GPIO_FN_MMC1_D5_PORT144</span><span class="p">,</span>
	<span class="n">GPIO_FN_MMC1_D6_PORT143</span><span class="p">,</span>	<span class="n">GPIO_FN_MMC1_D7_PORT142</span><span class="p">,</span>
	<span class="n">GPIO_FN_MMC1_CLK_PORT103</span><span class="p">,</span>
	<span class="n">GPIO_FN_MMC1_CMD_PORT104</span><span class="p">,</span>	<span class="cm">/* MSEL4CR_15_1 */</span>

	<span class="cm">/* MSIOF0 */</span>
	<span class="n">GPIO_FN_MSIOF0_SS1</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF0_SS2</span><span class="p">,</span>
	<span class="n">GPIO_FN_MSIOF0_RXD</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF0_TXD</span><span class="p">,</span>
	<span class="n">GPIO_FN_MSIOF0_MCK0</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF0_MCK1</span><span class="p">,</span>
	<span class="n">GPIO_FN_MSIOF0_RSYNC</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF0_RSCK</span><span class="p">,</span>
	<span class="n">GPIO_FN_MSIOF0_TSCK</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF0_TSYNC</span><span class="p">,</span>

	<span class="cm">/* MSIOF1 */</span>
	<span class="n">GPIO_FN_MSIOF1_RSCK</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF1_RSYNC</span><span class="p">,</span>
	<span class="n">GPIO_FN_MSIOF1_MCK0</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF1_MCK1</span><span class="p">,</span>

	<span class="n">GPIO_FN_MSIOF1_SS2_PORT116</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF1_SS1_PORT117</span><span class="p">,</span>
	<span class="n">GPIO_FN_MSIOF1_RXD_PORT118</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF1_TXD_PORT119</span><span class="p">,</span>
	<span class="n">GPIO_FN_MSIOF1_TSYNC_PORT120</span><span class="p">,</span>
	<span class="n">GPIO_FN_MSIOF1_TSCK_PORT121</span><span class="p">,</span>	<span class="cm">/* MSEL4CR_10_0 */</span>

	<span class="n">GPIO_FN_MSIOF1_SS1_PORT67</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF1_TSCK_PORT72</span><span class="p">,</span>
	<span class="n">GPIO_FN_MSIOF1_TSYNC_PORT73</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF1_TXD_PORT74</span><span class="p">,</span>
	<span class="n">GPIO_FN_MSIOF1_RXD_PORT75</span><span class="p">,</span>
	<span class="n">GPIO_FN_MSIOF1_SS2_PORT202</span><span class="p">,</span>	<span class="cm">/* MSEL4CR_10_1 */</span>

	<span class="cm">/* GPIO */</span>
	<span class="n">GPIO_FN_GPO0</span><span class="p">,</span>	<span class="n">GPIO_FN_GPI0</span><span class="p">,</span>
	<span class="n">GPIO_FN_GPO1</span><span class="p">,</span>	<span class="n">GPIO_FN_GPI1</span><span class="p">,</span>

	<span class="cm">/* USB0 */</span>
	<span class="n">GPIO_FN_USB0_OCI</span><span class="p">,</span>	<span class="n">GPIO_FN_USB0_PPON</span><span class="p">,</span>	<span class="n">GPIO_FN_VBUS</span><span class="p">,</span>

	<span class="cm">/* USB1 */</span>
	<span class="n">GPIO_FN_USB1_OCI</span><span class="p">,</span>	<span class="n">GPIO_FN_USB1_PPON</span><span class="p">,</span>

	<span class="cm">/* BBIF1 */</span>
	<span class="n">GPIO_FN_BBIF1_RXD</span><span class="p">,</span>	<span class="n">GPIO_FN_BBIF1_TXD</span><span class="p">,</span>	<span class="n">GPIO_FN_BBIF1_TSYNC</span><span class="p">,</span>
	<span class="n">GPIO_FN_BBIF1_TSCK</span><span class="p">,</span>	<span class="n">GPIO_FN_BBIF1_RSCK</span><span class="p">,</span>	<span class="n">GPIO_FN_BBIF1_RSYNC</span><span class="p">,</span>
	<span class="n">GPIO_FN_BBIF1_FLOW</span><span class="p">,</span>	<span class="n">GPIO_FN_BBIF1_RX_FLOW_N</span><span class="p">,</span>

	<span class="cm">/* BBIF2 */</span>
	<span class="n">GPIO_FN_BBIF2_TXD2_PORT5</span><span class="p">,</span> <span class="cm">/* MSEL5CR_0_0 */</span>
	<span class="n">GPIO_FN_BBIF2_RXD2_PORT60</span><span class="p">,</span>
	<span class="n">GPIO_FN_BBIF2_TSYNC2_PORT6</span><span class="p">,</span>
	<span class="n">GPIO_FN_BBIF2_TSCK2_PORT59</span><span class="p">,</span>

	<span class="n">GPIO_FN_BBIF2_RXD2_PORT90</span><span class="p">,</span> <span class="cm">/* MSEL5CR_0_1 */</span>
	<span class="n">GPIO_FN_BBIF2_TXD2_PORT183</span><span class="p">,</span>
	<span class="n">GPIO_FN_BBIF2_TSCK2_PORT89</span><span class="p">,</span>
	<span class="n">GPIO_FN_BBIF2_TSYNC2_PORT184</span><span class="p">,</span>

	<span class="cm">/* BSC / FLCTL / PCMCIA */</span>
	<span class="n">GPIO_FN_CS0</span><span class="p">,</span>	<span class="n">GPIO_FN_CS2</span><span class="p">,</span>	<span class="n">GPIO_FN_CS4</span><span class="p">,</span>
	<span class="n">GPIO_FN_CS5B</span><span class="p">,</span>	<span class="n">GPIO_FN_CS6A</span><span class="p">,</span>
	<span class="n">GPIO_FN_CS5A_PORT105</span><span class="p">,</span> <span class="cm">/* CS5A PORT 19/105 */</span>
	<span class="n">GPIO_FN_CS5A_PORT19</span><span class="p">,</span>
	<span class="n">GPIO_FN_IOIS16</span><span class="p">,</span> <span class="cm">/* ? */</span>

	<span class="n">GPIO_FN_A0</span><span class="p">,</span>	<span class="n">GPIO_FN_A1</span><span class="p">,</span>	<span class="n">GPIO_FN_A2</span><span class="p">,</span>	<span class="n">GPIO_FN_A3</span><span class="p">,</span>
	<span class="n">GPIO_FN_A4_FOE</span><span class="p">,</span>		<span class="cm">/* share with FLCTL */</span>
	<span class="n">GPIO_FN_A5_FCDE</span><span class="p">,</span>	<span class="cm">/* share with FLCTL */</span>
	<span class="n">GPIO_FN_A6</span><span class="p">,</span>	<span class="n">GPIO_FN_A7</span><span class="p">,</span>	<span class="n">GPIO_FN_A8</span><span class="p">,</span>	<span class="n">GPIO_FN_A9</span><span class="p">,</span>
	<span class="n">GPIO_FN_A10</span><span class="p">,</span>	<span class="n">GPIO_FN_A11</span><span class="p">,</span>	<span class="n">GPIO_FN_A12</span><span class="p">,</span>	<span class="n">GPIO_FN_A13</span><span class="p">,</span>
	<span class="n">GPIO_FN_A14</span><span class="p">,</span>	<span class="n">GPIO_FN_A15</span><span class="p">,</span>	<span class="n">GPIO_FN_A16</span><span class="p">,</span>	<span class="n">GPIO_FN_A17</span><span class="p">,</span>
	<span class="n">GPIO_FN_A18</span><span class="p">,</span>	<span class="n">GPIO_FN_A19</span><span class="p">,</span>	<span class="n">GPIO_FN_A20</span><span class="p">,</span>	<span class="n">GPIO_FN_A21</span><span class="p">,</span>
	<span class="n">GPIO_FN_A22</span><span class="p">,</span>	<span class="n">GPIO_FN_A23</span><span class="p">,</span>	<span class="n">GPIO_FN_A24</span><span class="p">,</span>	<span class="n">GPIO_FN_A25</span><span class="p">,</span>
	<span class="n">GPIO_FN_A26</span><span class="p">,</span>

	<span class="n">GPIO_FN_D0_NAF0</span><span class="p">,</span>	<span class="n">GPIO_FN_D1_NAF1</span><span class="p">,</span>	<span class="cm">/* share with FLCTL */</span>
	<span class="n">GPIO_FN_D2_NAF2</span><span class="p">,</span>	<span class="n">GPIO_FN_D3_NAF3</span><span class="p">,</span>	<span class="cm">/* share with FLCTL */</span>
	<span class="n">GPIO_FN_D4_NAF4</span><span class="p">,</span>	<span class="n">GPIO_FN_D5_NAF5</span><span class="p">,</span>	<span class="cm">/* share with FLCTL */</span>
	<span class="n">GPIO_FN_D6_NAF6</span><span class="p">,</span>	<span class="n">GPIO_FN_D7_NAF7</span><span class="p">,</span>	<span class="cm">/* share with FLCTL */</span>
	<span class="n">GPIO_FN_D8_NAF8</span><span class="p">,</span>	<span class="n">GPIO_FN_D9_NAF9</span><span class="p">,</span>	<span class="cm">/* share with FLCTL */</span>
	<span class="n">GPIO_FN_D10_NAF10</span><span class="p">,</span>	<span class="n">GPIO_FN_D11_NAF11</span><span class="p">,</span>	<span class="cm">/* share with FLCTL */</span>
	<span class="n">GPIO_FN_D12_NAF12</span><span class="p">,</span>	<span class="n">GPIO_FN_D13_NAF13</span><span class="p">,</span>	<span class="cm">/* share with FLCTL */</span>
	<span class="n">GPIO_FN_D14_NAF14</span><span class="p">,</span>	<span class="n">GPIO_FN_D15_NAF15</span><span class="p">,</span>	<span class="cm">/* share with FLCTL */</span>

	<span class="n">GPIO_FN_D16</span><span class="p">,</span>	<span class="n">GPIO_FN_D17</span><span class="p">,</span>	<span class="n">GPIO_FN_D18</span><span class="p">,</span>	<span class="n">GPIO_FN_D19</span><span class="p">,</span>
	<span class="n">GPIO_FN_D20</span><span class="p">,</span>	<span class="n">GPIO_FN_D21</span><span class="p">,</span>	<span class="n">GPIO_FN_D22</span><span class="p">,</span>	<span class="n">GPIO_FN_D23</span><span class="p">,</span>
	<span class="n">GPIO_FN_D24</span><span class="p">,</span>	<span class="n">GPIO_FN_D25</span><span class="p">,</span>	<span class="n">GPIO_FN_D26</span><span class="p">,</span>	<span class="n">GPIO_FN_D27</span><span class="p">,</span>
	<span class="n">GPIO_FN_D28</span><span class="p">,</span>	<span class="n">GPIO_FN_D29</span><span class="p">,</span>	<span class="n">GPIO_FN_D30</span><span class="p">,</span>	<span class="n">GPIO_FN_D31</span><span class="p">,</span>

	<span class="n">GPIO_FN_WE0_FWE</span><span class="p">,</span>	<span class="cm">/* share with FLCTL */</span>
	<span class="n">GPIO_FN_WE1</span><span class="p">,</span>
	<span class="n">GPIO_FN_WE2_ICIORD</span><span class="p">,</span>	<span class="cm">/* share with PCMCIA */</span>
	<span class="n">GPIO_FN_WE3_ICIOWR</span><span class="p">,</span>	<span class="cm">/* share with PCMCIA */</span>
	<span class="n">GPIO_FN_CKO</span><span class="p">,</span>	<span class="n">GPIO_FN_BS</span><span class="p">,</span>	<span class="n">GPIO_FN_RDWR</span><span class="p">,</span>
	<span class="n">GPIO_FN_RD_FSC</span><span class="p">,</span>		<span class="cm">/* share with FLCTL */</span>
	<span class="n">GPIO_FN_WAIT_PORT177</span><span class="p">,</span>	<span class="cm">/* WAIT Port 90/177 */</span>
	<span class="n">GPIO_FN_WAIT_PORT90</span><span class="p">,</span>

	<span class="n">GPIO_FN_FCE0</span><span class="p">,</span>	<span class="n">GPIO_FN_FCE1</span><span class="p">,</span>	<span class="n">GPIO_FN_FRB</span><span class="p">,</span> <span class="cm">/* FLCTL */</span>

	<span class="cm">/* IRDA */</span>
	<span class="n">GPIO_FN_IRDA_FIRSEL</span><span class="p">,</span>	<span class="n">GPIO_FN_IRDA_IN</span><span class="p">,</span>	<span class="n">GPIO_FN_IRDA_OUT</span><span class="p">,</span>

	<span class="cm">/* ATAPI */</span>
	<span class="n">GPIO_FN_IDE_D0</span><span class="p">,</span>		<span class="n">GPIO_FN_IDE_D1</span><span class="p">,</span>		<span class="n">GPIO_FN_IDE_D2</span><span class="p">,</span>
	<span class="n">GPIO_FN_IDE_D3</span><span class="p">,</span>		<span class="n">GPIO_FN_IDE_D4</span><span class="p">,</span>		<span class="n">GPIO_FN_IDE_D5</span><span class="p">,</span>
	<span class="n">GPIO_FN_IDE_D6</span><span class="p">,</span>		<span class="n">GPIO_FN_IDE_D7</span><span class="p">,</span>		<span class="n">GPIO_FN_IDE_D8</span><span class="p">,</span>
	<span class="n">GPIO_FN_IDE_D9</span><span class="p">,</span>		<span class="n">GPIO_FN_IDE_D10</span><span class="p">,</span>	<span class="n">GPIO_FN_IDE_D11</span><span class="p">,</span>
	<span class="n">GPIO_FN_IDE_D12</span><span class="p">,</span>	<span class="n">GPIO_FN_IDE_D13</span><span class="p">,</span>	<span class="n">GPIO_FN_IDE_D14</span><span class="p">,</span>
	<span class="n">GPIO_FN_IDE_D15</span><span class="p">,</span>	<span class="n">GPIO_FN_IDE_A0</span><span class="p">,</span>		<span class="n">GPIO_FN_IDE_A1</span><span class="p">,</span>
	<span class="n">GPIO_FN_IDE_A2</span><span class="p">,</span>		<span class="n">GPIO_FN_IDE_CS0</span><span class="p">,</span>	<span class="n">GPIO_FN_IDE_CS1</span><span class="p">,</span>
	<span class="n">GPIO_FN_IDE_IOWR</span><span class="p">,</span>	<span class="n">GPIO_FN_IDE_IORD</span><span class="p">,</span>	<span class="n">GPIO_FN_IDE_IORDY</span><span class="p">,</span>
	<span class="n">GPIO_FN_IDE_INT</span><span class="p">,</span>	<span class="n">GPIO_FN_IDE_RST</span><span class="p">,</span>	<span class="n">GPIO_FN_IDE_DIRECTION</span><span class="p">,</span>
	<span class="n">GPIO_FN_IDE_EXBUF_ENB</span><span class="p">,</span>	<span class="n">GPIO_FN_IDE_IODACK</span><span class="p">,</span>	<span class="n">GPIO_FN_IDE_IODREQ</span><span class="p">,</span>

	<span class="cm">/* RMII */</span>
	<span class="n">GPIO_FN_RMII_CRS_DV</span><span class="p">,</span>	<span class="n">GPIO_FN_RMII_RX_ER</span><span class="p">,</span>	<span class="n">GPIO_FN_RMII_RXD0</span><span class="p">,</span>
	<span class="n">GPIO_FN_RMII_RXD1</span><span class="p">,</span>	<span class="n">GPIO_FN_RMII_TX_EN</span><span class="p">,</span>	<span class="n">GPIO_FN_RMII_TXD0</span><span class="p">,</span>
	<span class="n">GPIO_FN_RMII_MDC</span><span class="p">,</span>	<span class="n">GPIO_FN_RMII_TXD1</span><span class="p">,</span>	<span class="n">GPIO_FN_RMII_MDIO</span><span class="p">,</span>
	<span class="n">GPIO_FN_RMII_REF50CK</span><span class="p">,</span>	<span class="cm">/* for RMII */</span>
	<span class="n">GPIO_FN_RMII_REF125CK</span><span class="p">,</span>	<span class="cm">/* for GMII */</span>

	<span class="cm">/* GEther */</span>
	<span class="n">GPIO_FN_ET_TX_CLK</span><span class="p">,</span>	<span class="n">GPIO_FN_ET_TX_EN</span><span class="p">,</span>	<span class="n">GPIO_FN_ET_ETXD0</span><span class="p">,</span>
	<span class="n">GPIO_FN_ET_ETXD1</span><span class="p">,</span>	<span class="n">GPIO_FN_ET_ETXD2</span><span class="p">,</span>	<span class="n">GPIO_FN_ET_ETXD3</span><span class="p">,</span>
	<span class="n">GPIO_FN_ET_ETXD4</span><span class="p">,</span>	<span class="n">GPIO_FN_ET_ETXD5</span><span class="p">,</span> <span class="cm">/* for GEther */</span>
	<span class="n">GPIO_FN_ET_ETXD6</span><span class="p">,</span>	<span class="n">GPIO_FN_ET_ETXD7</span><span class="p">,</span> <span class="cm">/* for GEther */</span>
	<span class="n">GPIO_FN_ET_COL</span><span class="p">,</span>		<span class="n">GPIO_FN_ET_TX_ER</span><span class="p">,</span>
	<span class="n">GPIO_FN_ET_RX_CLK</span><span class="p">,</span>	<span class="n">GPIO_FN_ET_RX_DV</span><span class="p">,</span>
	<span class="n">GPIO_FN_ET_ERXD0</span><span class="p">,</span>	<span class="n">GPIO_FN_ET_ERXD1</span><span class="p">,</span>
	<span class="n">GPIO_FN_ET_ERXD2</span><span class="p">,</span>	<span class="n">GPIO_FN_ET_ERXD3</span><span class="p">,</span>
	<span class="n">GPIO_FN_ET_ERXD4</span><span class="p">,</span>	<span class="n">GPIO_FN_ET_ERXD5</span><span class="p">,</span> <span class="cm">/* for GEther */</span>
	<span class="n">GPIO_FN_ET_ERXD6</span><span class="p">,</span>	<span class="n">GPIO_FN_ET_ERXD7</span><span class="p">,</span> <span class="cm">/* for GEther */</span>
	<span class="n">GPIO_FN_ET_RX_ER</span><span class="p">,</span>	<span class="n">GPIO_FN_ET_CRS</span><span class="p">,</span>
	<span class="n">GPIO_FN_ET_MDC</span><span class="p">,</span>		<span class="n">GPIO_FN_ET_MDIO</span><span class="p">,</span>
	<span class="n">GPIO_FN_ET_LINK</span><span class="p">,</span>	<span class="n">GPIO_FN_ET_PHY_INT</span><span class="p">,</span>
	<span class="n">GPIO_FN_ET_WOL</span><span class="p">,</span>		<span class="n">GPIO_FN_ET_GTX_CLK</span><span class="p">,</span>

	<span class="cm">/* DMA0 */</span>
	<span class="n">GPIO_FN_DREQ0</span><span class="p">,</span>		<span class="n">GPIO_FN_DACK0</span><span class="p">,</span>

	<span class="cm">/* DMA1 */</span>
	<span class="n">GPIO_FN_DREQ1</span><span class="p">,</span>		<span class="n">GPIO_FN_DACK1</span><span class="p">,</span>

	<span class="cm">/* SYSC */</span>
	<span class="n">GPIO_FN_RESETOUTS</span><span class="p">,</span>
	<span class="n">GPIO_FN_RESETP_PULLUP</span><span class="p">,</span>
	<span class="n">GPIO_FN_RESETP_PLAIN</span><span class="p">,</span>

	<span class="cm">/* SDENC */</span>
	<span class="n">GPIO_FN_SDENC_CPG</span><span class="p">,</span>
	<span class="n">GPIO_FN_SDENC_DV_CLKI</span><span class="p">,</span>

	<span class="cm">/* IRREM */</span>
	<span class="n">GPIO_FN_IROUT</span><span class="p">,</span>

	<span class="cm">/* DEBUG */</span>
	<span class="n">GPIO_FN_EDEBGREQ_PULLDOWN</span><span class="p">,</span>
	<span class="n">GPIO_FN_EDEBGREQ_PULLUP</span><span class="p">,</span>

	<span class="n">GPIO_FN_TRACEAUD_FROM_VIO</span><span class="p">,</span>
	<span class="n">GPIO_FN_TRACEAUD_FROM_LCDC0</span><span class="p">,</span>
	<span class="n">GPIO_FN_TRACEAUD_FROM_MEMC</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_R8A7740_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
