# iverilog
a.out
*.vcd

# testing
test.v
