/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 88 56 256 72)
	(text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6)))
	(text "A" (rect 5 0 13 15)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 92 12)(pt 117 12))
		(line (pt 92 4)(pt 117 4))
		(line (pt 121 8)(pt 168 8))
		(line (pt 92 12)(pt 92 4))
		(line (pt 117 4)(pt 121 8))
		(line (pt 117 12)(pt 121 8))
	)
	(text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 32 72 88 88))
)
(pin
	(input)
	(rect 88 136 256 152)
	(text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6)))
	(text "B" (rect 5 0 14 15)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 92 12)(pt 117 12))
		(line (pt 92 4)(pt 117 4))
		(line (pt 121 8)(pt 168 8))
		(line (pt 92 12)(pt 92 4))
		(line (pt 117 4)(pt 121 8))
		(line (pt 117 12)(pt 121 8))
	)
	(text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 40 152 88 168))
)
(pin
	(output)
	(rect 584 88 760 104)
	(text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6)))
	(text "Y" (rect 90 0 98 15)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 760 104 816 120))
)
(symbol
	(rect 408 64 528 144)
	(text "AND_OR" (rect 5 0 64 15)(font "Arial" ))
	(text "inst" (rect 8 64 31 79)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "A1" (rect 0 0 16 15)(font "Arial" ))
		(text "A1" (rect 21 27 37 42)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "A2" (rect 0 0 16 15)(font "Arial" ))
		(text "A2" (rect 21 43 37 58)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 120 32)
		(output)
		(text "Y" (rect 0 0 8 15)(font "Arial" ))
		(text "Y" (rect 93 27 99 42)(font "Arial" ))
		(line (pt 120 32)(pt 104 32))
	)
	(drawing
		(rectangle (rect 16 16 104 64))
	)
)
(connector
	(pt 336 64)
	(pt 256 64)
)
(connector
	(pt 336 64)
	(pt 336 96)
)
(connector
	(pt 336 96)
	(pt 408 96)
)
(connector
	(pt 408 112)
	(pt 336 112)
)
(connector
	(pt 336 112)
	(pt 336 144)
)
(connector
	(pt 256 144)
	(pt 336 144)
)
(connector
	(pt 584 96)
	(pt 528 96)
)
