

================================================================
== Vitis HLS Report for 'kernel_mvt_L_0_para_sub'
================================================================
* Date:           Thu Dec 12 19:58:06 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_mvt
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.729 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2807|     2807|  11.228 us|  11.228 us|  2807|  2807|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merlinL2  |     2805|     2805|        20|         14|          1|   200|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       32|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      461|      362|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      193|    -|
|Register             |        -|     -|      290|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     5|      751|      587|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U7641  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7642   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |sparsemux_17_3_32_1_1_U7643           |sparsemux_17_3_32_1_1           |        0|   0|    0|   43|    0|
    |sparsemux_17_3_32_1_1_U7644           |sparsemux_17_3_32_1_1           |        0|   0|    0|   43|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0|   5|  461|  362|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln36_fu_403_p2   |         +|   0|  0|  15|           8|           1|
    |icmp_ln36_fu_361_p2  |      icmp|   0|  0|  15|           8|           7|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  32|          17|          10|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  65|         15|    1|         15|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_assign_load    |   9|          2|    8|         16|
    |ap_sig_allocacmp_x1_buf_0_load_1  |   9|          2|   32|         64|
    |grp_fu_340_p0                     |  14|          3|   32|         96|
    |grp_fu_340_p1                     |  14|          3|   32|         96|
    |grp_fu_344_p0                     |  14|          3|   32|         96|
    |grp_fu_344_p1                     |  14|          3|   32|         96|
    |j_assign_fu_96                    |   9|          2|    8|         16|
    |x1_buf_0_fu_92                    |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 193|         43|  213|        567|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add_reg_658                     |  32|   0|   32|          0|
    |ap_CS_fsm                       |  14|   0|   14|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |icmp_ln36_reg_529               |   1|   0|    1|          0|
    |j_assign_fu_96                  |   8|   0|    8|          0|
    |j_assign_load_reg_523           |   8|   0|    8|          0|
    |mul_1_reg_653                   |  32|   0|   32|          0|
    |mul_reg_643                     |  32|   0|   32|          0|
    |tmp_1_reg_633                   |  32|   0|   32|          0|
    |tmp_reg_623                     |  32|   0|   32|          0|
    |x1_buf_0_fu_92                  |  32|   0|   32|          0|
    |y_1_6_0_buf_dup_0_load_reg_628  |  32|   0|   32|          0|
    |y_1_6_0_buf_dup_1_load_reg_638  |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 290|   0|  290|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  kernel_mvt_L_0_para_sub|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  kernel_mvt_L_0_para_sub|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  kernel_mvt_L_0_para_sub|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  kernel_mvt_L_0_para_sub|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  kernel_mvt_L_0_para_sub|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  kernel_mvt_L_0_para_sub|  return value|
|ap_return                   |  out|   32|  ap_ctrl_hs|  kernel_mvt_L_0_para_sub|  return value|
|A_6_0_buf_0_0_address0      |  out|    5|   ap_memory|            A_6_0_buf_0_0|         array|
|A_6_0_buf_0_0_ce0           |  out|    1|   ap_memory|            A_6_0_buf_0_0|         array|
|A_6_0_buf_0_0_q0            |   in|   32|   ap_memory|            A_6_0_buf_0_0|         array|
|A_6_0_buf_0_1_address0      |  out|    5|   ap_memory|            A_6_0_buf_0_1|         array|
|A_6_0_buf_0_1_ce0           |  out|    1|   ap_memory|            A_6_0_buf_0_1|         array|
|A_6_0_buf_0_1_q0            |   in|   32|   ap_memory|            A_6_0_buf_0_1|         array|
|A_6_0_buf_1_0_address0      |  out|    5|   ap_memory|            A_6_0_buf_1_0|         array|
|A_6_0_buf_1_0_ce0           |  out|    1|   ap_memory|            A_6_0_buf_1_0|         array|
|A_6_0_buf_1_0_q0            |   in|   32|   ap_memory|            A_6_0_buf_1_0|         array|
|A_6_0_buf_1_1_address0      |  out|    5|   ap_memory|            A_6_0_buf_1_1|         array|
|A_6_0_buf_1_1_ce0           |  out|    1|   ap_memory|            A_6_0_buf_1_1|         array|
|A_6_0_buf_1_1_q0            |   in|   32|   ap_memory|            A_6_0_buf_1_1|         array|
|A_6_0_buf_2_0_address0      |  out|    5|   ap_memory|            A_6_0_buf_2_0|         array|
|A_6_0_buf_2_0_ce0           |  out|    1|   ap_memory|            A_6_0_buf_2_0|         array|
|A_6_0_buf_2_0_q0            |   in|   32|   ap_memory|            A_6_0_buf_2_0|         array|
|A_6_0_buf_2_1_address0      |  out|    5|   ap_memory|            A_6_0_buf_2_1|         array|
|A_6_0_buf_2_1_ce0           |  out|    1|   ap_memory|            A_6_0_buf_2_1|         array|
|A_6_0_buf_2_1_q0            |   in|   32|   ap_memory|            A_6_0_buf_2_1|         array|
|A_6_0_buf_3_0_address0      |  out|    5|   ap_memory|            A_6_0_buf_3_0|         array|
|A_6_0_buf_3_0_ce0           |  out|    1|   ap_memory|            A_6_0_buf_3_0|         array|
|A_6_0_buf_3_0_q0            |   in|   32|   ap_memory|            A_6_0_buf_3_0|         array|
|A_6_0_buf_3_1_address0      |  out|    5|   ap_memory|            A_6_0_buf_3_1|         array|
|A_6_0_buf_3_1_ce0           |  out|    1|   ap_memory|            A_6_0_buf_3_1|         array|
|A_6_0_buf_3_1_q0            |   in|   32|   ap_memory|            A_6_0_buf_3_1|         array|
|A_6_0_buf_4_0_address0      |  out|    5|   ap_memory|            A_6_0_buf_4_0|         array|
|A_6_0_buf_4_0_ce0           |  out|    1|   ap_memory|            A_6_0_buf_4_0|         array|
|A_6_0_buf_4_0_q0            |   in|   32|   ap_memory|            A_6_0_buf_4_0|         array|
|A_6_0_buf_4_1_address0      |  out|    5|   ap_memory|            A_6_0_buf_4_1|         array|
|A_6_0_buf_4_1_ce0           |  out|    1|   ap_memory|            A_6_0_buf_4_1|         array|
|A_6_0_buf_4_1_q0            |   in|   32|   ap_memory|            A_6_0_buf_4_1|         array|
|A_6_0_buf_5_0_address0      |  out|    5|   ap_memory|            A_6_0_buf_5_0|         array|
|A_6_0_buf_5_0_ce0           |  out|    1|   ap_memory|            A_6_0_buf_5_0|         array|
|A_6_0_buf_5_0_q0            |   in|   32|   ap_memory|            A_6_0_buf_5_0|         array|
|A_6_0_buf_5_1_address0      |  out|    5|   ap_memory|            A_6_0_buf_5_1|         array|
|A_6_0_buf_5_1_ce0           |  out|    1|   ap_memory|            A_6_0_buf_5_1|         array|
|A_6_0_buf_5_1_q0            |   in|   32|   ap_memory|            A_6_0_buf_5_1|         array|
|A_6_0_buf_6_0_address0      |  out|    5|   ap_memory|            A_6_0_buf_6_0|         array|
|A_6_0_buf_6_0_ce0           |  out|    1|   ap_memory|            A_6_0_buf_6_0|         array|
|A_6_0_buf_6_0_q0            |   in|   32|   ap_memory|            A_6_0_buf_6_0|         array|
|A_6_0_buf_6_1_address0      |  out|    5|   ap_memory|            A_6_0_buf_6_1|         array|
|A_6_0_buf_6_1_ce0           |  out|    1|   ap_memory|            A_6_0_buf_6_1|         array|
|A_6_0_buf_6_1_q0            |   in|   32|   ap_memory|            A_6_0_buf_6_1|         array|
|A_6_0_buf_7_0_address0      |  out|    5|   ap_memory|            A_6_0_buf_7_0|         array|
|A_6_0_buf_7_0_ce0           |  out|    1|   ap_memory|            A_6_0_buf_7_0|         array|
|A_6_0_buf_7_0_q0            |   in|   32|   ap_memory|            A_6_0_buf_7_0|         array|
|A_6_0_buf_7_1_address0      |  out|    5|   ap_memory|            A_6_0_buf_7_1|         array|
|A_6_0_buf_7_1_ce0           |  out|    1|   ap_memory|            A_6_0_buf_7_1|         array|
|A_6_0_buf_7_1_q0            |   in|   32|   ap_memory|            A_6_0_buf_7_1|         array|
|x1_buf_read                 |   in|   32|     ap_none|              x1_buf_read|        scalar|
|y_1_6_0_buf_dup_0_address0  |  out|    8|   ap_memory|        y_1_6_0_buf_dup_0|         array|
|y_1_6_0_buf_dup_0_ce0       |  out|    1|   ap_memory|        y_1_6_0_buf_dup_0|         array|
|y_1_6_0_buf_dup_0_q0        |   in|   32|   ap_memory|        y_1_6_0_buf_dup_0|         array|
|y_1_6_0_buf_dup_1_address0  |  out|    8|   ap_memory|        y_1_6_0_buf_dup_1|         array|
|y_1_6_0_buf_dup_1_ce0       |  out|    1|   ap_memory|        y_1_6_0_buf_dup_1|         array|
|y_1_6_0_buf_dup_1_q0        |   in|   32|   ap_memory|        y_1_6_0_buf_dup_1|         array|
+----------------------------+-----+-----+------------+-------------------------+--------------+

