#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2059eb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2028320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x202fa90 .functor NOT 1, L_0x2085c30, C4<0>, C4<0>, C4<0>;
L_0x2085a10 .functor XOR 2, L_0x20858b0, L_0x2085970, C4<00>, C4<00>;
L_0x2085b20 .functor XOR 2, L_0x2085a10, L_0x2085a80, C4<00>, C4<00>;
v0x2082310_0 .net *"_ivl_10", 1 0, L_0x2085a80;  1 drivers
v0x2082410_0 .net *"_ivl_12", 1 0, L_0x2085b20;  1 drivers
v0x20824f0_0 .net *"_ivl_2", 1 0, L_0x20857f0;  1 drivers
v0x20825b0_0 .net *"_ivl_4", 1 0, L_0x20858b0;  1 drivers
v0x2082690_0 .net *"_ivl_6", 1 0, L_0x2085970;  1 drivers
v0x20827c0_0 .net *"_ivl_8", 1 0, L_0x2085a10;  1 drivers
v0x20828a0_0 .net "a", 0 0, v0x2080250_0;  1 drivers
v0x2082940_0 .net "b", 0 0, v0x20802f0_0;  1 drivers
v0x20829e0_0 .net "c", 0 0, v0x2080390_0;  1 drivers
v0x2082a80_0 .var "clk", 0 0;
v0x2082b20_0 .net "d", 0 0, v0x20804d0_0;  1 drivers
v0x2082bc0_0 .net "out_pos_dut", 0 0, L_0x2085660;  1 drivers
v0x2082c60_0 .net "out_pos_ref", 0 0, L_0x20842a0;  1 drivers
v0x2082d00_0 .net "out_sop_dut", 0 0, L_0x2084b10;  1 drivers
v0x2082da0_0 .net "out_sop_ref", 0 0, L_0x205b3c0;  1 drivers
v0x2082e40_0 .var/2u "stats1", 223 0;
v0x2082ee0_0 .var/2u "strobe", 0 0;
v0x2083090_0 .net "tb_match", 0 0, L_0x2085c30;  1 drivers
v0x2083160_0 .net "tb_mismatch", 0 0, L_0x202fa90;  1 drivers
v0x2083200_0 .net "wavedrom_enable", 0 0, v0x20807a0_0;  1 drivers
v0x20832d0_0 .net "wavedrom_title", 511 0, v0x2080840_0;  1 drivers
L_0x20857f0 .concat [ 1 1 0 0], L_0x20842a0, L_0x205b3c0;
L_0x20858b0 .concat [ 1 1 0 0], L_0x20842a0, L_0x205b3c0;
L_0x2085970 .concat [ 1 1 0 0], L_0x2085660, L_0x2084b10;
L_0x2085a80 .concat [ 1 1 0 0], L_0x20842a0, L_0x205b3c0;
L_0x2085c30 .cmp/eeq 2, L_0x20857f0, L_0x2085b20;
S_0x202c7c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2028320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x202fe70 .functor AND 1, v0x2080390_0, v0x20804d0_0, C4<1>, C4<1>;
L_0x2030250 .functor NOT 1, v0x2080250_0, C4<0>, C4<0>, C4<0>;
L_0x2030630 .functor NOT 1, v0x20802f0_0, C4<0>, C4<0>, C4<0>;
L_0x20308b0 .functor AND 1, L_0x2030250, L_0x2030630, C4<1>, C4<1>;
L_0x20479a0 .functor AND 1, L_0x20308b0, v0x2080390_0, C4<1>, C4<1>;
L_0x205b3c0 .functor OR 1, L_0x202fe70, L_0x20479a0, C4<0>, C4<0>;
L_0x2083720 .functor NOT 1, v0x20802f0_0, C4<0>, C4<0>, C4<0>;
L_0x2083790 .functor OR 1, L_0x2083720, v0x20804d0_0, C4<0>, C4<0>;
L_0x20838a0 .functor AND 1, v0x2080390_0, L_0x2083790, C4<1>, C4<1>;
L_0x2083960 .functor NOT 1, v0x2080250_0, C4<0>, C4<0>, C4<0>;
L_0x2083a30 .functor OR 1, L_0x2083960, v0x20802f0_0, C4<0>, C4<0>;
L_0x2083aa0 .functor AND 1, L_0x20838a0, L_0x2083a30, C4<1>, C4<1>;
L_0x2083c20 .functor NOT 1, v0x20802f0_0, C4<0>, C4<0>, C4<0>;
L_0x2083c90 .functor OR 1, L_0x2083c20, v0x20804d0_0, C4<0>, C4<0>;
L_0x2083bb0 .functor AND 1, v0x2080390_0, L_0x2083c90, C4<1>, C4<1>;
L_0x2083e20 .functor NOT 1, v0x2080250_0, C4<0>, C4<0>, C4<0>;
L_0x2083f20 .functor OR 1, L_0x2083e20, v0x20804d0_0, C4<0>, C4<0>;
L_0x2083fe0 .functor AND 1, L_0x2083bb0, L_0x2083f20, C4<1>, C4<1>;
L_0x2084190 .functor XNOR 1, L_0x2083aa0, L_0x2083fe0, C4<0>, C4<0>;
v0x202f3c0_0 .net *"_ivl_0", 0 0, L_0x202fe70;  1 drivers
v0x202f7c0_0 .net *"_ivl_12", 0 0, L_0x2083720;  1 drivers
v0x202fba0_0 .net *"_ivl_14", 0 0, L_0x2083790;  1 drivers
v0x202ff80_0 .net *"_ivl_16", 0 0, L_0x20838a0;  1 drivers
v0x2030360_0 .net *"_ivl_18", 0 0, L_0x2083960;  1 drivers
v0x2030740_0 .net *"_ivl_2", 0 0, L_0x2030250;  1 drivers
v0x20309c0_0 .net *"_ivl_20", 0 0, L_0x2083a30;  1 drivers
v0x207e7c0_0 .net *"_ivl_24", 0 0, L_0x2083c20;  1 drivers
v0x207e8a0_0 .net *"_ivl_26", 0 0, L_0x2083c90;  1 drivers
v0x207e980_0 .net *"_ivl_28", 0 0, L_0x2083bb0;  1 drivers
v0x207ea60_0 .net *"_ivl_30", 0 0, L_0x2083e20;  1 drivers
v0x207eb40_0 .net *"_ivl_32", 0 0, L_0x2083f20;  1 drivers
v0x207ec20_0 .net *"_ivl_36", 0 0, L_0x2084190;  1 drivers
L_0x7fe0477fe018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x207ece0_0 .net *"_ivl_38", 0 0, L_0x7fe0477fe018;  1 drivers
v0x207edc0_0 .net *"_ivl_4", 0 0, L_0x2030630;  1 drivers
v0x207eea0_0 .net *"_ivl_6", 0 0, L_0x20308b0;  1 drivers
v0x207ef80_0 .net *"_ivl_8", 0 0, L_0x20479a0;  1 drivers
v0x207f060_0 .net "a", 0 0, v0x2080250_0;  alias, 1 drivers
v0x207f120_0 .net "b", 0 0, v0x20802f0_0;  alias, 1 drivers
v0x207f1e0_0 .net "c", 0 0, v0x2080390_0;  alias, 1 drivers
v0x207f2a0_0 .net "d", 0 0, v0x20804d0_0;  alias, 1 drivers
v0x207f360_0 .net "out_pos", 0 0, L_0x20842a0;  alias, 1 drivers
v0x207f420_0 .net "out_sop", 0 0, L_0x205b3c0;  alias, 1 drivers
v0x207f4e0_0 .net "pos0", 0 0, L_0x2083aa0;  1 drivers
v0x207f5a0_0 .net "pos1", 0 0, L_0x2083fe0;  1 drivers
L_0x20842a0 .functor MUXZ 1, L_0x7fe0477fe018, L_0x2083aa0, L_0x2084190, C4<>;
S_0x207f720 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2028320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2080250_0 .var "a", 0 0;
v0x20802f0_0 .var "b", 0 0;
v0x2080390_0 .var "c", 0 0;
v0x2080430_0 .net "clk", 0 0, v0x2082a80_0;  1 drivers
v0x20804d0_0 .var "d", 0 0;
v0x20805c0_0 .var/2u "fail", 0 0;
v0x2080660_0 .var/2u "fail1", 0 0;
v0x2080700_0 .net "tb_match", 0 0, L_0x2085c30;  alias, 1 drivers
v0x20807a0_0 .var "wavedrom_enable", 0 0;
v0x2080840_0 .var "wavedrom_title", 511 0;
E_0x203b3c0/0 .event negedge, v0x2080430_0;
E_0x203b3c0/1 .event posedge, v0x2080430_0;
E_0x203b3c0 .event/or E_0x203b3c0/0, E_0x203b3c0/1;
S_0x207fa50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x207f720;
 .timescale -12 -12;
v0x207fc90_0 .var/2s "i", 31 0;
E_0x203b260 .event posedge, v0x2080430_0;
S_0x207fd90 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x207f720;
 .timescale -12 -12;
v0x207ff90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2080070 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x207f720;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2080a20 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2028320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2084450 .functor AND 1, v0x2080390_0, v0x20804d0_0, C4<1>, C4<1>;
L_0x2084700 .functor NOT 1, v0x2080250_0, C4<0>, C4<0>, C4<0>;
L_0x2084790 .functor NOT 1, v0x20802f0_0, C4<0>, C4<0>, C4<0>;
L_0x2084910 .functor AND 1, L_0x2084700, L_0x2084790, C4<1>, C4<1>;
L_0x2084a50 .functor AND 1, L_0x2084910, v0x2080390_0, C4<1>, C4<1>;
L_0x2084b10 .functor OR 1, L_0x2084450, L_0x2084a50, C4<0>, C4<0>;
L_0x2084cb0 .functor NOT 1, v0x20802f0_0, C4<0>, C4<0>, C4<0>;
L_0x2084d20 .functor OR 1, L_0x2084cb0, v0x20804d0_0, C4<0>, C4<0>;
L_0x2084e30 .functor AND 1, v0x2080390_0, L_0x2084d20, C4<1>, C4<1>;
L_0x2084ef0 .functor NOT 1, v0x2080250_0, C4<0>, C4<0>, C4<0>;
L_0x20850d0 .functor OR 1, L_0x2084ef0, v0x20802f0_0, C4<0>, C4<0>;
L_0x2085140 .functor AND 1, L_0x2084e30, L_0x20850d0, C4<1>, C4<1>;
L_0x20852c0 .functor NOT 1, v0x2080250_0, C4<0>, C4<0>, C4<0>;
L_0x2085330 .functor OR 1, L_0x20852c0, v0x20804d0_0, C4<0>, C4<0>;
L_0x2085250 .functor AND 1, v0x2080390_0, L_0x2085330, C4<1>, C4<1>;
L_0x20854c0 .functor XNOR 1, L_0x2085140, L_0x2085250, C4<0>, C4<0>;
v0x2080be0_0 .net *"_ivl_12", 0 0, L_0x2084cb0;  1 drivers
v0x2080cc0_0 .net *"_ivl_14", 0 0, L_0x2084d20;  1 drivers
v0x2080da0_0 .net *"_ivl_16", 0 0, L_0x2084e30;  1 drivers
v0x2080e90_0 .net *"_ivl_18", 0 0, L_0x2084ef0;  1 drivers
v0x2080f70_0 .net *"_ivl_2", 0 0, L_0x2084700;  1 drivers
v0x20810a0_0 .net *"_ivl_20", 0 0, L_0x20850d0;  1 drivers
v0x2081180_0 .net *"_ivl_24", 0 0, L_0x20852c0;  1 drivers
v0x2081260_0 .net *"_ivl_26", 0 0, L_0x2085330;  1 drivers
v0x2081340_0 .net *"_ivl_30", 0 0, L_0x20854c0;  1 drivers
L_0x7fe0477fe060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2081490_0 .net *"_ivl_32", 0 0, L_0x7fe0477fe060;  1 drivers
v0x2081570_0 .net *"_ivl_4", 0 0, L_0x2084790;  1 drivers
v0x2081650_0 .net *"_ivl_6", 0 0, L_0x2084910;  1 drivers
v0x2081730_0 .net "a", 0 0, v0x2080250_0;  alias, 1 drivers
v0x20817d0_0 .net "b", 0 0, v0x20802f0_0;  alias, 1 drivers
v0x20818c0_0 .net "c", 0 0, v0x2080390_0;  alias, 1 drivers
v0x20819b0_0 .net "d", 0 0, v0x20804d0_0;  alias, 1 drivers
v0x2081aa0_0 .net "out_pos", 0 0, L_0x2085660;  alias, 1 drivers
v0x2081c70_0 .net "out_sop", 0 0, L_0x2084b10;  alias, 1 drivers
v0x2081d30_0 .net "pos0", 0 0, L_0x2085140;  1 drivers
v0x2081df0_0 .net "pos1", 0 0, L_0x2085250;  1 drivers
v0x2081eb0_0 .net "sop0", 0 0, L_0x2084450;  1 drivers
v0x2081f70_0 .net "sop1", 0 0, L_0x2084a50;  1 drivers
L_0x2085660 .functor MUXZ 1, L_0x7fe0477fe060, L_0x2085140, L_0x20854c0, C4<>;
S_0x20820f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2028320;
 .timescale -12 -12;
E_0x20249f0 .event anyedge, v0x2082ee0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2082ee0_0;
    %nor/r;
    %assign/vec4 v0x2082ee0_0, 0;
    %wait E_0x20249f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x207f720;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20805c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2080660_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x207f720;
T_4 ;
    %wait E_0x203b3c0;
    %load/vec4 v0x2080700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20805c0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x207f720;
T_5 ;
    %wait E_0x203b260;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20804d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2080390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20802f0_0, 0;
    %assign/vec4 v0x2080250_0, 0;
    %wait E_0x203b260;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20804d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2080390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20802f0_0, 0;
    %assign/vec4 v0x2080250_0, 0;
    %wait E_0x203b260;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20804d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2080390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20802f0_0, 0;
    %assign/vec4 v0x2080250_0, 0;
    %wait E_0x203b260;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20804d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2080390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20802f0_0, 0;
    %assign/vec4 v0x2080250_0, 0;
    %wait E_0x203b260;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20804d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2080390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20802f0_0, 0;
    %assign/vec4 v0x2080250_0, 0;
    %wait E_0x203b260;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20804d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2080390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20802f0_0, 0;
    %assign/vec4 v0x2080250_0, 0;
    %wait E_0x203b260;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20804d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2080390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20802f0_0, 0;
    %assign/vec4 v0x2080250_0, 0;
    %wait E_0x203b260;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20804d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2080390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20802f0_0, 0;
    %assign/vec4 v0x2080250_0, 0;
    %wait E_0x203b260;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20804d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2080390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20802f0_0, 0;
    %assign/vec4 v0x2080250_0, 0;
    %wait E_0x203b260;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20804d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2080390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20802f0_0, 0;
    %assign/vec4 v0x2080250_0, 0;
    %wait E_0x203b260;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20804d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2080390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20802f0_0, 0;
    %assign/vec4 v0x2080250_0, 0;
    %wait E_0x203b260;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20804d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2080390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20802f0_0, 0;
    %assign/vec4 v0x2080250_0, 0;
    %wait E_0x203b260;
    %load/vec4 v0x20805c0_0;
    %store/vec4 v0x2080660_0, 0, 1;
    %fork t_1, S_0x207fa50;
    %jmp t_0;
    .scope S_0x207fa50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x207fc90_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x207fc90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x203b260;
    %load/vec4 v0x207fc90_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20804d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2080390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20802f0_0, 0;
    %assign/vec4 v0x2080250_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x207fc90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x207fc90_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x207f720;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x203b3c0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20804d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2080390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20802f0_0, 0;
    %assign/vec4 v0x2080250_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x20805c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2080660_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2028320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2082a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2082ee0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2028320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2082a80_0;
    %inv;
    %store/vec4 v0x2082a80_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2028320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2080430_0, v0x2083160_0, v0x20828a0_0, v0x2082940_0, v0x20829e0_0, v0x2082b20_0, v0x2082da0_0, v0x2082d00_0, v0x2082c60_0, v0x2082bc0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2028320;
T_9 ;
    %load/vec4 v0x2082e40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2082e40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2082e40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2082e40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2082e40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2082e40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2082e40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2082e40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2082e40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2082e40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2028320;
T_10 ;
    %wait E_0x203b3c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2082e40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2082e40_0, 4, 32;
    %load/vec4 v0x2083090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2082e40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2082e40_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2082e40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2082e40_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2082da0_0;
    %load/vec4 v0x2082da0_0;
    %load/vec4 v0x2082d00_0;
    %xor;
    %load/vec4 v0x2082da0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2082e40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2082e40_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2082e40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2082e40_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2082c60_0;
    %load/vec4 v0x2082c60_0;
    %load/vec4 v0x2082bc0_0;
    %xor;
    %load/vec4 v0x2082c60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2082e40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2082e40_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2082e40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2082e40_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can5_depth0/machine/ece241_2013_q2/iter0/response3/top_module.sv";
