/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  wire [9:0] _03_;
  wire [6:0] _04_;
  wire [6:0] _05_;
  wire [9:0] _06_;
  reg [22:0] _07_;
  wire [5:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [8:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [2:0] celloutsig_0_38z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [7:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [4:0] celloutsig_0_47z;
  wire [13:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire [25:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [14:0] celloutsig_1_15z;
  wire [4:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = ~(celloutsig_0_1z & _00_);
  assign celloutsig_1_8z = !(celloutsig_1_6z ? celloutsig_1_5z : celloutsig_1_4z[8]);
  assign celloutsig_0_32z = !(celloutsig_0_8z ? celloutsig_0_3z[3] : celloutsig_0_4z);
  assign celloutsig_1_10z = ~celloutsig_1_4z[6];
  assign celloutsig_0_12z = ~celloutsig_0_3z[2];
  assign celloutsig_1_12z = ~((celloutsig_1_8z | celloutsig_1_11z) & celloutsig_1_8z);
  assign celloutsig_1_14z = ~((_01_ | celloutsig_1_9z) & celloutsig_1_7z[1]);
  assign celloutsig_0_16z = ~((celloutsig_0_5z[13] | celloutsig_0_5z[11]) & celloutsig_0_13z[7]);
  assign celloutsig_0_5z = in_data[45:20] + { in_data[60:45], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_50z = { celloutsig_0_48z[12], celloutsig_0_29z, celloutsig_0_24z } + _02_;
  assign celloutsig_0_10z = { celloutsig_0_5z[17:11], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z } + celloutsig_0_5z[25:16];
  assign celloutsig_0_3z = { celloutsig_0_0z[1:0], celloutsig_0_0z } + { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  reg [9:0] _20_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _20_ <= 10'h000;
    else _20_ <= { celloutsig_0_31z, celloutsig_0_6z, celloutsig_0_13z };
  assign { _03_[9:6], celloutsig_0_48z[5:3], _03_[2:0] } = _20_;
  reg [6:0] _21_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _21_ <= 7'h00;
    else _21_ <= { celloutsig_0_18z[3:1], celloutsig_0_42z, celloutsig_0_44z, celloutsig_0_20z, celloutsig_0_8z };
  assign { _04_[6:4], _02_, _04_[0] } = _21_;
  reg [6:0] _22_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _22_ <= 7'h00;
    else _22_ <= in_data[159:153];
  assign { _05_[6:1], _01_ } = _22_;
  reg [9:0] _23_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _23_ <= 10'h000;
    else _23_ <= { celloutsig_0_3z[7], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_7z };
  assign { _06_[9:4], _00_, _06_[2:0] } = _23_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _07_ <= 23'h000000;
    else _07_ <= { in_data[59:52], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_17z };
  assign celloutsig_0_6z = { in_data[8:6], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z } == celloutsig_0_3z[7:1];
  assign celloutsig_0_17z = { celloutsig_0_13z[0], celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_4z } == celloutsig_0_3z[6:3];
  assign celloutsig_0_35z = in_data[91:87] >= { celloutsig_0_7z, celloutsig_0_31z, celloutsig_0_28z, celloutsig_0_19z, celloutsig_0_9z };
  assign celloutsig_0_42z = { celloutsig_0_13z[3], celloutsig_0_1z, celloutsig_0_34z, celloutsig_0_35z } >= { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_23z, celloutsig_0_34z };
  assign celloutsig_0_51z = { celloutsig_0_1z, celloutsig_0_50z } >= { celloutsig_0_5z[14], celloutsig_0_44z, celloutsig_0_24z, celloutsig_0_25z };
  assign celloutsig_1_11z = { _05_[3:1], _01_, celloutsig_1_6z } >= celloutsig_1_7z[5:1];
  assign celloutsig_0_1z = { celloutsig_0_0z[4:0], celloutsig_0_0z, celloutsig_0_0z } >= in_data[61:45];
  assign celloutsig_1_2z = { in_data[161:154], celloutsig_1_1z } || in_data[187:179];
  assign celloutsig_1_5z = in_data[139:110] || in_data[153:124];
  assign celloutsig_0_20z = { celloutsig_0_0z[4:3], celloutsig_0_17z } || { celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_16z };
  assign celloutsig_0_29z = { in_data[73:70], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_20z } || celloutsig_0_10z;
  assign celloutsig_0_24z = { celloutsig_0_5z[22:2], celloutsig_0_7z } < { celloutsig_0_3z[6:3], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_3z };
  assign celloutsig_0_38z = celloutsig_0_10z[7:5] % { 1'h1, _06_[5:4] };
  assign celloutsig_1_19z = { celloutsig_1_5z, celloutsig_1_4z } % { 1'h1, _05_[5:3], celloutsig_1_7z };
  assign celloutsig_0_13z = { celloutsig_0_5z[16:13], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_12z } % { 1'h1, _06_[7:4], _00_, _06_[2:1] };
  assign celloutsig_0_14z = { celloutsig_0_13z[6:0], celloutsig_0_9z, celloutsig_0_1z } % { 1'h1, celloutsig_0_3z };
  assign celloutsig_0_18z = celloutsig_0_14z[5:1] % { 1'h1, celloutsig_0_13z[3:1], celloutsig_0_4z };
  assign celloutsig_0_60z = - { celloutsig_0_43z[7:3], 1'h0 };
  assign celloutsig_0_4z = { celloutsig_0_0z[3:2], celloutsig_0_2z, celloutsig_0_1z } !== celloutsig_0_0z[4:1];
  assign celloutsig_0_58z = { in_data[24:21], celloutsig_0_33z, celloutsig_0_51z, celloutsig_0_16z, celloutsig_0_20z } !== { celloutsig_0_26z[8:2], celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[81:76] | in_data[82:77];
  assign celloutsig_0_44z = & { celloutsig_0_48z[3], celloutsig_0_32z, celloutsig_0_13z, celloutsig_0_4z };
  assign celloutsig_1_6z = & { _01_, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, _05_[6:1], in_data[112:102] };
  assign celloutsig_0_7z = & { celloutsig_0_5z[9:0], celloutsig_0_4z };
  assign celloutsig_0_8z = & { celloutsig_0_6z, celloutsig_0_5z[4:2], celloutsig_0_2z };
  assign celloutsig_0_9z = | { celloutsig_0_5z[7:5], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_34z = celloutsig_0_27z & celloutsig_0_9z;
  assign celloutsig_0_59z = ~^ { celloutsig_0_5z[10:5], celloutsig_0_58z, celloutsig_0_19z, celloutsig_0_29z, celloutsig_0_17z, celloutsig_0_40z, celloutsig_0_21z };
  assign celloutsig_1_3z = ~^ { _05_[3:1], _01_, _05_[6:1], _01_ };
  assign celloutsig_0_19z = ~^ celloutsig_0_5z[11:8];
  assign celloutsig_0_2z = ~^ { celloutsig_0_0z[4:1], celloutsig_0_1z };
  assign celloutsig_0_40z = ^ celloutsig_0_0z[3:0];
  assign celloutsig_1_1z = ^ in_data[137:133];
  assign celloutsig_0_23z = ^ { celloutsig_0_5z[17:15], celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_25z = ^ { celloutsig_0_18z[1:0], celloutsig_0_20z, celloutsig_0_19z };
  assign celloutsig_0_28z = ^ { _07_[14:9], celloutsig_0_9z };
  assign celloutsig_0_31z = ^ { celloutsig_0_30z, celloutsig_0_6z, celloutsig_0_25z };
  assign celloutsig_1_15z = { celloutsig_1_12z, _05_[6:1], _01_, celloutsig_1_1z, celloutsig_1_7z } << { celloutsig_1_7z[3:2], _05_[6:1], _01_, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_0_26z = { celloutsig_0_13z, celloutsig_0_19z } ~^ { celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_25z, celloutsig_0_0z };
  assign celloutsig_1_4z = in_data[168:160] ^ { _05_[3:1], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_7z = _05_[6:1] ^ { _05_[3:1], _01_, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_7z[5:4], celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_11z } ^ { celloutsig_1_15z[5:2], celloutsig_1_3z };
  assign celloutsig_1_9z = ~((celloutsig_1_5z & celloutsig_1_7z[3]) | in_data[172]);
  assign celloutsig_0_33z = ~((celloutsig_0_7z & celloutsig_0_16z) | (celloutsig_0_5z[8] & celloutsig_0_18z[2]));
  assign celloutsig_0_21z = ~((celloutsig_0_10z[9] & celloutsig_0_2z) | (celloutsig_0_9z & celloutsig_0_8z));
  assign celloutsig_0_27z = ~((celloutsig_0_0z[0] & celloutsig_0_1z) | (celloutsig_0_23z & celloutsig_0_7z));
  assign celloutsig_0_30z = ~((celloutsig_0_1z & celloutsig_0_28z) | (celloutsig_0_20z & celloutsig_0_2z));
  assign { celloutsig_0_43z[3], celloutsig_0_43z[7:4] } = { celloutsig_0_34z, celloutsig_0_0z[4:1] } ^ { celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_12z };
  assign celloutsig_0_47z[4:1] = celloutsig_0_14z[5:2] ^ celloutsig_0_43z[6:3];
  assign { celloutsig_0_48z[13:11], celloutsig_0_48z[9:6], celloutsig_0_48z[2:0], celloutsig_0_48z[10] } = { celloutsig_0_47z[3:1], _03_[9:6], _03_[2:0], celloutsig_0_33z } ^ { celloutsig_0_10z[6:4], celloutsig_0_43z[6:3], celloutsig_0_38z, celloutsig_0_43z[7] };
  assign _03_[5:3] = celloutsig_0_48z[5:3];
  assign _04_[3:1] = _02_;
  assign _05_[0] = _01_;
  assign _06_[3] = _00_;
  assign celloutsig_0_43z[2:0] = 3'h0;
  assign celloutsig_0_47z[0] = celloutsig_0_14z[1];
  assign { out_data[132:128], out_data[105:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_59z, celloutsig_0_60z };
endmodule
