
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws40
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 8388608 (bytes)


Database state : /home/m110/m110063553/FPGA/Lab1_PCflow/RSA/|pa0
Synopsys ProtoCompiler Partitioner/Router, Version map202012pcp4, Build 193R, Built Apr  8 2022 21:27:09, @4216327


To see more or fewer paths in this report, use option '-report_timing_paths <count>'

Start points with multiple hops: 1
End points with multiple hops: 16
Printing up to 10 paths

Path #1 through net OUT_D[7]
Hops  Type*         Bin/TDM            Clock/Cell/Net  Cell_Type      
--------------------------------------------------------------------
      Start Clock                      clk:r                          
0     Port          FB1.PLL1           clk                            
      Net(CDP)                         clk                            
0     Cell          FB1.uA             cnt_inst1       counter_0      
      Net                              cnt_temp3[0]                   
1     Cell          FB1.uB             RSA_IP1         RSA_IP_0000_0  
      Net(DP)                          OUT_D[7]                       
1     Port          TOP_IO_HT3_FB1_B5  OUT_D[7]                       
      End Clock(s)                     System:r                       
====================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #2 through net OUT_D[6]
Hops  Type*         Bin/TDM            Clock/Cell/Net  Cell_Type      
--------------------------------------------------------------------
      Start Clock                      clk:r                          
0     Port          FB1.PLL1           clk                            
      Net(CDP)                         clk                            
0     Cell          FB1.uA             cnt_inst1       counter_0      
      Net                              cnt_temp3[0]                   
1     Cell          FB1.uB             RSA_IP1         RSA_IP_0000_0  
      Net(DP)                          OUT_D[6]                       
1     Port          TOP_IO_HT3_FB1_B5  OUT_D[6]                       
      End Clock(s)                     System:r                       
====================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #3 through net OUT_D[5]
Hops  Type*         Bin/TDM            Clock/Cell/Net  Cell_Type      
--------------------------------------------------------------------
      Start Clock                      clk:r                          
0     Port          FB1.PLL1           clk                            
      Net(CDP)                         clk                            
0     Cell          FB1.uA             cnt_inst1       counter_0      
      Net                              cnt_temp3[0]                   
1     Cell          FB1.uB             RSA_IP1         RSA_IP_0000_0  
      Net(DP)                          OUT_D[5]                       
1     Port          TOP_IO_HT3_FB1_B5  OUT_D[5]                       
      End Clock(s)                     System:r                       
====================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #4 through net OUT_D[4]
Hops  Type*         Bin/TDM            Clock/Cell/Net  Cell_Type      
--------------------------------------------------------------------
      Start Clock                      clk:r                          
0     Port          FB1.PLL1           clk                            
      Net(CDP)                         clk                            
0     Cell          FB1.uA             cnt_inst1       counter_0      
      Net                              cnt_temp3[0]                   
1     Cell          FB1.uB             RSA_IP1         RSA_IP_0000_0  
      Net(DP)                          OUT_D[4]                       
1     Port          TOP_IO_HT3_FB1_B5  OUT_D[4]                       
      End Clock(s)                     System:r                       
====================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #5 through net OUT_D[2]
Hops  Type*         Bin/TDM            Clock/Cell/Net  Cell_Type      
--------------------------------------------------------------------
      Start Clock                      clk:r                          
0     Port          FB1.PLL1           clk                            
      Net(CDP)                         clk                            
0     Cell          FB1.uA             cnt_inst1       counter_0      
      Net                              cnt_temp3[0]                   
1     Cell          FB1.uB             RSA_IP1         RSA_IP_0000_0  
      Net(DP)                          OUT_D[2]                       
1     Port          TOP_IO_HT3_FB1_B5  OUT_D[2]                       
      End Clock(s)                     System:r                       
====================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #6 through net OUT_D[1]
Hops  Type*         Bin/TDM            Clock/Cell/Net  Cell_Type      
--------------------------------------------------------------------
      Start Clock                      clk:r                          
0     Port          FB1.PLL1           clk                            
      Net(CDP)                         clk                            
0     Cell          FB1.uA             cnt_inst1       counter_0      
      Net                              cnt_temp3[0]                   
1     Cell          FB1.uB             RSA_IP1         RSA_IP_0000_0  
      Net(DP)                          OUT_D[1]                       
1     Port          TOP_IO_HT3_FB1_B5  OUT_D[1]                       
      End Clock(s)                     System:r                       
====================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #7 through net OUT_D[0]
Hops  Type*         Bin/TDM            Clock/Cell/Net  Cell_Type      
--------------------------------------------------------------------
      Start Clock                      clk:r                          
0     Port          FB1.PLL1           clk                            
      Net(CDP)                         clk                            
0     Cell          FB1.uA             cnt_inst1       counter_0      
      Net                              cnt_temp3[0]                   
1     Cell          FB1.uB             RSA_IP1         RSA_IP_0000_0  
      Net(DP)                          OUT_D[0]                       
1     Port          TOP_IO_HT3_FB1_B5  OUT_D[0]                       
      End Clock(s)                     System:r                       
====================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #8 through net OUT_N[4]
Hops  Type*         Bin/TDM            Clock/Cell/Net  Cell_Type      
--------------------------------------------------------------------
      Start Clock                      clk:r                          
0     Port          FB1.PLL1           clk                            
      Net(CDP)                         clk                            
0     Cell          FB1.uA             cnt_inst1       counter_0      
      Net                              cnt_temp2[3]                   
1     Cell          FB1.uB             RSA_IP1         RSA_IP_0000_0  
      Net(DP)                          OUT_N[4]                       
1     Port          TOP_IO_HT3_FB1_B5  OUT_N[4]                       
      End Clock(s)                     System:r                       
====================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #9 through net OUT_N[7]
Hops  Type*         Bin/TDM            Clock/Cell/Net  Cell_Type      
--------------------------------------------------------------------
      Start Clock                      clk:r                          
0     Port          FB1.PLL1           clk                            
      Net(CDP)                         clk                            
0     Cell          FB1.uA             cnt_inst1       counter_0      
      Net                              cnt_temp2[3]                   
1     Cell          FB1.uB             RSA_IP1         RSA_IP_0000_0  
      Net(DP)                          OUT_N[7]                       
1     Port          TOP_IO_HT3_FB1_B5  OUT_N[7]                       
      End Clock(s)                     System:r                       
====================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #10 through net OUT_N[2]
Hops  Type*         Bin/TDM            Clock/Cell/Net  Cell_Type      
--------------------------------------------------------------------
      Start Clock                      clk:r                          
0     Port          FB1.PLL1           clk                            
      Net(CDP)                         clk                            
0     Cell          FB1.uA             cnt_inst1       counter_0      
      Net                              cnt_temp2[2]                   
1     Cell          FB1.uB             RSA_IP1         RSA_IP_0000_0  
      Net(DP)                          OUT_N[2]                       
1     Port          TOP_IO_HT3_FB1_B5  OUT_N[2]                       
      End Clock(s)                     System:r                       
====================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 
