\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter}{}\section{v8\+:\+:internal\+:\+:compiler\+:\+:Arm64\+Operand\+Converter Class Reference}
\label{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter}\index{v8\+::internal\+::compiler\+::\+Arm64\+Operand\+Converter@{v8\+::internal\+::compiler\+::\+Arm64\+Operand\+Converter}}
Inheritance diagram for v8\+:\+:internal\+:\+:compiler\+:\+:Arm64\+Operand\+Converter\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
{\bfseries Arm64\+Operand\+Converter} (\hyperlink{classv8_1_1internal_1_1compiler_1_1_code_generator}{Code\+Generator} $\ast$gen, \hyperlink{classv8_1_1internal_1_1compiler_1_1_instruction}{Instruction} $\ast$instr)\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_aab60a3c4a831be61260f6c2c649b6349}{}\label{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_aab60a3c4a831be61260f6c2c649b6349}

\item 
\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} {\bfseries Input\+Float32\+Register} (size\+\_\+t index)\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a8be581b3bb1772104deb40f9e7d82b40}{}\label{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a8be581b3bb1772104deb40f9e7d82b40}

\item 
\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} {\bfseries Input\+Float64\+Register} (size\+\_\+t index)\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a3c6bd2d38a0e60edd6b73b8dd96284cf}{}\label{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a3c6bd2d38a0e60edd6b73b8dd96284cf}

\item 
\hyperlink{structv8_1_1internal_1_1_c_p_u_register}{C\+P\+U\+Register} {\bfseries Input\+Float32\+Or\+Zero\+Register} (size\+\_\+t index)\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a09a69bea27deb488c2c2fa1d6c7e1dd5}{}\label{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a09a69bea27deb488c2c2fa1d6c7e1dd5}

\item 
\hyperlink{structv8_1_1internal_1_1_c_p_u_register}{C\+P\+U\+Register} {\bfseries Input\+Float64\+Or\+Zero\+Register} (size\+\_\+t index)\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a851b69de5330eccac3034c451d12e2db}{}\label{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a851b69de5330eccac3034c451d12e2db}

\item 
size\+\_\+t {\bfseries Output\+Count} ()\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a491a68d3acb64590b11ffa50f791aff9}{}\label{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a491a68d3acb64590b11ffa50f791aff9}

\item 
\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} {\bfseries Output\+Float32\+Register} ()\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a16115f2af49b8398afa11acfdf4af8dc}{}\label{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a16115f2af49b8398afa11acfdf4af8dc}

\item 
\hyperlink{structv8_1_1internal_1_1_double_register}{Double\+Register} {\bfseries Output\+Float64\+Register} ()\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a3542c2ef6fe5138dd45e268e57de1ab3}{}\label{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a3542c2ef6fe5138dd45e268e57de1ab3}

\item 
\hyperlink{structv8_1_1internal_1_1_register}{Register} {\bfseries Input\+Register32} (size\+\_\+t index)\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a69336469db39d290adfc52712697e87e}{}\label{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a69336469db39d290adfc52712697e87e}

\item 
\hyperlink{structv8_1_1internal_1_1_register}{Register} {\bfseries Input\+Or\+Zero\+Register32} (size\+\_\+t index)\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_acbcca0385313f62567975520bce9e5bb}{}\label{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_acbcca0385313f62567975520bce9e5bb}

\item 
\hyperlink{structv8_1_1internal_1_1_register}{Register} {\bfseries Input\+Register64} (size\+\_\+t index)\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a734650d80022526577ee22c2d39d1104}{}\label{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a734650d80022526577ee22c2d39d1104}

\item 
\hyperlink{structv8_1_1internal_1_1_register}{Register} {\bfseries Input\+Or\+Zero\+Register64} (size\+\_\+t index)\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_aaa8fecf5e2c7e31f112e52854551abb0}{}\label{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_aaa8fecf5e2c7e31f112e52854551abb0}

\item 
\hyperlink{classv8_1_1internal_1_1_operand}{Operand} {\bfseries Input\+Immediate} (size\+\_\+t index)\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a1797dc3461eb416a654763a0885e544b}{}\label{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a1797dc3461eb416a654763a0885e544b}

\item 
\hyperlink{classv8_1_1internal_1_1_operand}{Operand} {\bfseries Input\+Operand} (size\+\_\+t index)\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_ac8ac3ac041a3064c657a96a739819630}{}\label{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_ac8ac3ac041a3064c657a96a739819630}

\item 
\hyperlink{classv8_1_1internal_1_1_operand}{Operand} {\bfseries Input\+Operand64} (size\+\_\+t index)\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a3103f91dac5c0e8849d95f316976bb45}{}\label{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a3103f91dac5c0e8849d95f316976bb45}

\item 
\hyperlink{classv8_1_1internal_1_1_operand}{Operand} {\bfseries Input\+Operand32} (size\+\_\+t index)\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_ac2d6bdbf0b880fef46ec41344ede9e9a}{}\label{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_ac2d6bdbf0b880fef46ec41344ede9e9a}

\item 
\hyperlink{structv8_1_1internal_1_1_register}{Register} {\bfseries Output\+Register64} ()\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a5f1ae0407fd7e57c19cb0f3b55b29018}{}\label{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a5f1ae0407fd7e57c19cb0f3b55b29018}

\item 
\hyperlink{structv8_1_1internal_1_1_register}{Register} {\bfseries Output\+Register32} ()\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a3b7c0ad0ccfd0bbdacbf1e3fb28b3e7f}{}\label{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a3b7c0ad0ccfd0bbdacbf1e3fb28b3e7f}

\item 
\hyperlink{classv8_1_1internal_1_1_operand}{Operand} {\bfseries Input\+Operand2\+\_\+32} (size\+\_\+t index)\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a558592c0e76f252e3b22f26ad6d7737c}{}\label{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a558592c0e76f252e3b22f26ad6d7737c}

\item 
\hyperlink{classv8_1_1internal_1_1_operand}{Operand} {\bfseries Input\+Operand2\+\_\+64} (size\+\_\+t index)\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_ac31914312582fa429153433c2d10e2f7}{}\label{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_ac31914312582fa429153433c2d10e2f7}

\item 
\hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} {\bfseries Memory\+Operand} (size\+\_\+t $\ast$first\+\_\+index)\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a0a56364562477c1d8e925d4f15d419a3}{}\label{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a0a56364562477c1d8e925d4f15d419a3}

\item 
\hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} {\bfseries Memory\+Operand} (size\+\_\+t first\+\_\+index=0)\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_ade5336b900d70f957a2151f38465d13e}{}\label{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_ade5336b900d70f957a2151f38465d13e}

\item 
\hyperlink{classv8_1_1internal_1_1_operand}{Operand} {\bfseries To\+Operand} (\hyperlink{classv8_1_1internal_1_1compiler_1_1_instruction_operand}{Instruction\+Operand} $\ast$op)\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a9578a1c57f9ece2648b43865ef5b0c6a}{}\label{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a9578a1c57f9ece2648b43865ef5b0c6a}

\item 
\hyperlink{classv8_1_1internal_1_1_operand}{Operand} {\bfseries To\+Operand32} (\hyperlink{classv8_1_1internal_1_1compiler_1_1_instruction_operand}{Instruction\+Operand} $\ast$op)\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_ad0e7ee92e6b2394604546f36d763662b}{}\label{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_ad0e7ee92e6b2394604546f36d763662b}

\item 
\hyperlink{classv8_1_1internal_1_1_operand}{Operand} {\bfseries To\+Immediate} (\hyperlink{classv8_1_1internal_1_1compiler_1_1_instruction_operand}{Instruction\+Operand} $\ast$operand)\hypertarget{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a48617400ce311d44cd2c229fa242e587}{}\label{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a48617400ce311d44cd2c229fa242e587}

\item 
\hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} {\bfseries To\+Mem\+Operand} (\hyperlink{classv8_1_1internal_1_1compiler_1_1_instruction_operand}{Instruction\+Operand} $\ast$op, \hyperlink{classv8_1_1internal_1_1_macro_assembler}{Macro\+Assembler} $\ast$masm) const \hypertarget{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_afd4d13e31bebafa096ac0683aa6d74e6}{}\label{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_afd4d13e31bebafa096ac0683aa6d74e6}

\item 
\hyperlink{classv8_1_1internal_1_1_mem_operand}{Mem\+Operand} {\bfseries Slot\+To\+Mem\+Operand} (int slot, \hyperlink{classv8_1_1internal_1_1_macro_assembler}{Macro\+Assembler} $\ast$masm) const \hypertarget{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a7fed632b9f7de6a381f17f00af907027}{}\label{classv8_1_1internal_1_1compiler_1_1_arm64_operand_converter_a7fed632b9f7de6a381f17f00af907027}

\end{DoxyCompactItemize}
\subsection*{Additional Inherited Members}


The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/\+Users/joshgav/node/v8/src/compiler/arm64/code-\/generator-\/arm64.\+cc\end{DoxyCompactItemize}
