Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 10:14:40 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_58_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 Delay1No12_instance/Y_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum12_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 0.920ns (27.139%)  route 2.470ns (72.861%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 6.790 - 4.000 ) 
    Source Clock Delay      (SCD):    3.327ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.390ns (routing 1.366ns, distribution 1.024ns)
  Clock Net Delay (Destination): 2.143ns (routing 1.239ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=6545, routed)        2.390     3.327    Delay1No12_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X126Y203       FDCE                                         r  Delay1No12_instance/Y_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y203       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.405 r  Delay1No12_instance/Y_reg[22]/Q
                         net (fo=5, routed)           0.504     3.909    Delay1No12_instance/Q[22]
    SLICE_X127Y193       LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     4.031 r  Delay1No12_instance/geqOp_carry__0_i_13__3/O
                         net (fo=1, routed)           0.009     4.040    Sum12_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[3]
    SLICE_X127Y193       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.194 r  Sum12_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.220    Sum12_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X127Y194       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.272 r  Sum12_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.376     4.648    Delay1No13_instance/CO[0]
    SLICE_X126Y195       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.097     4.745 f  Delay1No13_instance/shiftedFracY_d1[12]_i_4__3/O
                         net (fo=3, routed)           0.235     4.980    Delay1No12_instance/Y_reg[23]_0[0]
    SLICE_X125Y196       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     5.070 f  Delay1No12_instance/shiftedFracY_d1[32]_i_9__3/O
                         net (fo=3, routed)           0.094     5.164    Delay1No12_instance/shiftedFracY_d1[32]_i_9__3_n_0
    SLICE_X126Y196       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.088     5.252 r  Delay1No12_instance/shiftedFracY_d1[49]_i_7__3/O
                         net (fo=32, routed)          0.471     5.723    Delay1No13_instance/Y_reg[23]_0
    SLICE_X129Y190       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.100     5.823 r  Delay1No13_instance/shiftedFracY_d1[40]_i_2__3/O
                         net (fo=4, routed)           0.454     6.277    Delay1No12_instance/level2[9]
    SLICE_X123Y188       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089     6.366 r  Delay1No12_instance/shiftedFracY_d1[40]_i_1__3/O
                         net (fo=2, routed)           0.253     6.619    Delay1No12_instance/level4__0[6]
    SLICE_X127Y188       LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     6.669 r  Delay1No12_instance/shiftedFracY_d1[24]_i_1__3/O
                         net (fo=1, routed)           0.048     6.717    Sum12_0_impl_instance/FPAddSubOp_instance/D[13]
    SLICE_X127Y188       FDRE                                         r  Sum12_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=6545, routed)        2.143     6.790    Sum12_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X127Y188       FDRE                                         r  Sum12_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/C
                         clock pessimism              0.468     7.258    
                         clock uncertainty           -0.035     7.222    
    SLICE_X127Y188       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     7.247    Sum12_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]
  -------------------------------------------------------------------
                         required time                          7.247    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                  0.530    




