// Seed: 2756012640
module module_0 (
    input supply1 id_0,
    output tri0 id_1
);
  assign id_1 = 1;
  wire [-1 : 1] id_3;
  for (
      id_4 = -1 | -1;
      {id_3{-1}};
      id_4#(
          .id_0(-1),
          .id_3(-1),
          .id_3(1),
          .id_0(1),
          .id_0(1)
      )++
  ) begin : LABEL_0
    wire id_5;
    ;
  end
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    output wor id_2,
    output tri id_3,
    output tri0 id_4,
    input wor id_5,
    output supply0 id_6,
    input tri0 id_7,
    input tri1 id_8
);
  assign id_4 = id_8;
  module_0 modCall_1 (
      id_0,
      id_3
  );
  wire [-1 'b0 ==  1 : 1] id_10;
  assign id_4  = 1'b0;
  assign id_10 = id_8;
endmodule
