-makelib xcelium_lib/xpm -sv \
  "C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib xcelium_lib/xpm \
  "C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/CLOCKS_inst_0/ip/CLOCKS_inst_0_clk_wiz_0_0/CLOCKS_inst_0_clk_wiz_0_0_clk_wiz.v" \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/CLOCKS_inst_0/ip/CLOCKS_inst_0_clk_wiz_0_0/CLOCKS_inst_0_clk_wiz_0_0.v" \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/CLOCKS_inst_0/ip/CLOCKS_inst_0_clk_wiz_1_0/CLOCKS_inst_0_clk_wiz_1_0_clk_wiz.v" \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/CLOCKS_inst_0/ip/CLOCKS_inst_0_clk_wiz_1_0/CLOCKS_inst_0_clk_wiz_1_0.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/CLOCKS_inst_0/ip/CLOCKS_inst_0_locked_checker_0_0/sim/CLOCKS_inst_0_locked_checker_0_0.vhd" \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/CLOCKS_inst_0/sim/CLOCKS_inst_0.vhd" \
-endlib
-makelib xcelium_lib/xbip_utils_v3_0_10 \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/DDS_MULT_ADDER_inst_0/ipshared/364f/hdl/xbip_utils_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/axi_utils_v2_0_6 \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/DDS_MULT_ADDER_inst_0/ipshared/1971/hdl/axi_utils_v2_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_pipe_v3_0_6 \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/DDS_MULT_ADDER_inst_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_bram18k_v3_0_6 \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/DDS_MULT_ADDER_inst_0/ipshared/d367/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/mult_gen_v12_0_17 \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/DDS_MULT_ADDER_inst_0/ipshared/dd36/hdl/mult_gen_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_wrapper_v3_0_4 \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/DDS_MULT_ADDER_inst_0/ipshared/cdbf/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_addsub_v3_0_6 \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/DDS_MULT_ADDER_inst_0/ipshared/910d/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_multadd_v3_0_6 \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/DDS_MULT_ADDER_inst_0/ipshared/b0ac/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/dds_compiler_v6_0_21 \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/DDS_MULT_ADDER_inst_0/ipshared/7e37/hdl/dds_compiler_v6_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/DDS_MULT_ADDER_inst_0/ip/DDS_MULT_ADDER_inst_0_dds_compiler_0_0/sim/DDS_MULT_ADDER_inst_0_dds_compiler_0_0.vhd" \
-endlib
-makelib xcelium_lib/fir_compiler_v7_2_17 \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/DDS_MULT_ADDER_inst_0/ipshared/cf11/hdl/fir_compiler_v7_2_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/DDS_MULT_ADDER_inst_0/ip/DDS_MULT_ADDER_inst_0_Q_RRC_0/sim/DDS_MULT_ADDER_inst_0_Q_RRC_0.vhd" \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/DDS_MULT_ADDER_inst_0/ip/DDS_MULT_ADDER_inst_0_I_RRC_0/sim/DDS_MULT_ADDER_inst_0_I_RRC_0.vhd" \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/DDS_MULT_ADDER_inst_0/ip/DDS_MULT_ADDER_inst_0_DDS_splitter_0/sim/DDS_MULT_ADDER_inst_0_DDS_splitter_0.vhd" \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/DDS_MULT_ADDER_inst_0/ip/DDS_MULT_ADDER_inst_0_Q_mult_0/sim/DDS_MULT_ADDER_inst_0_Q_mult_0.vhd" \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/DDS_MULT_ADDER_inst_0/ip/DDS_MULT_ADDER_inst_0_I_mult_0/sim/DDS_MULT_ADDER_inst_0_I_mult_0.vhd" \
-endlib
-makelib xcelium_lib/c_reg_fd_v12_0_6 \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/DDS_MULT_ADDER_inst_0/ipshared/edec/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_addsub_v3_0_6 \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/DDS_MULT_ADDER_inst_0/ipshared/cfdd/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/c_addsub_v12_0_14 \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/DDS_MULT_ADDER_inst_0/ipshared/ebb8/hdl/c_addsub_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/DDS_MULT_ADDER_inst_0/ip/DDS_MULT_ADDER_inst_0_c_addsub_0_0/sim/DDS_MULT_ADDER_inst_0_c_addsub_0_0.vhd" \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/DDS_MULT_ADDER_inst_0/ip/DDS_MULT_ADDER_inst_0_QAM_mapper_0_0/sim/DDS_MULT_ADDER_inst_0_QAM_mapper_0_0.vhd" \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/DDS_MULT_ADDER_inst_0/ip/DDS_MULT_ADDER_inst_0_arst_sinc_0_0/sim/DDS_MULT_ADDER_inst_0_arst_sinc_0_0.vhd" \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/DDS_MULT_ADDER_inst_0/sim/DDS_MULT_ADDER_inst_0.vhd" \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/XADC_FIFO_inst_0/ip/XADC_FIFO_inst_0_Contador_26_0_0/src/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.vhd" \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/XADC_FIFO_inst_0/ipshared/cbd3/src/Contador_26.vhd" \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/XADC_FIFO_inst_0/ip/XADC_FIFO_inst_0_Contador_26_0_0/sim/XADC_FIFO_inst_0_Contador_26_0_0.vhd" \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/XADC_FIFO_inst_0/ipshared/db9d/src/Contador_52.vhd" \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/XADC_FIFO_inst_0/ip/XADC_FIFO_inst_0_Contador_52_0_0/sim/XADC_FIFO_inst_0_Contador_52_0_0.vhd" \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/XADC_FIFO_inst_0/ip/XADC_FIFO_inst_0_FSM_FIFO_Entregable_0_0/src/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.vhd" \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/XADC_FIFO_inst_0/ipshared/0ffb/src/FSM_FIFO_Entregable.vhd" \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/XADC_FIFO_inst_0/ip/XADC_FIFO_inst_0_FSM_FIFO_Entregable_0_0/sim/XADC_FIFO_inst_0_FSM_FIFO_Entregable_0_0.vhd" \
-endlib
-makelib xcelium_lib/fifo_generator_v13_2_6 \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/XADC_FIFO_inst_0/ipshared/8ae1/simulation/fifo_generator_vlog_beh.v" \
-endlib
-makelib xcelium_lib/fifo_generator_v13_2_6 \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/XADC_FIFO_inst_0/ipshared/8ae1/hdl/fifo_generator_v13_2_rfs.vhd" \
-endlib
-makelib xcelium_lib/fifo_generator_v13_2_6 \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/XADC_FIFO_inst_0/ipshared/8ae1/hdl/fifo_generator_v13_2_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/XADC_FIFO_inst_0/ip/XADC_FIFO_inst_0_fifo_generator_0_0/sim/XADC_FIFO_inst_0_fifo_generator_0_0.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/XADC_FIFO_inst_0/ip/XADC_FIFO_inst_0_xadc_wiz_0_0/XADC_FIFO_inst_0_xadc_wiz_0_0.vhd" \
  "../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/XADC_FIFO_inst_0/sim/XADC_FIFO_inst_0.vhd" \
  "../../../bd/FULL_QAM_TX/sim/FULL_QAM_TX.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

