{"Source Block": ["oh/common/hdl/oh_regfile.v@39:53@HdlStmFor", "   for(i=0;i<REGS;i=i+1)\n     for(j=0;j<WP;j=j+1)\n       assign write_en[i][j] = wr_valid[j] & (wr_addr[j*RAW+:RAW] == i);\n\n   //Memory array\n   for(i=0;i<REGS;i=i+1)\n     for(j=0;j<WP;j=j+1)\n       always @ (posedge clk)\n\t if (write_en[i][j])\n\t   mem[i] <= wr_data[j*RW+:RW];\n\n   //#########################################\n   // read ports\n   //#########################################\t\n   \n"], "Clone Blocks": [["oh/common/hdl/oh_regfile.v@34:46", "   //#########################################\n   // write ports\n   //#########################################\t\n\n   //Write Select lines\n   for(i=0;i<REGS;i=i+1)\n     for(j=0;j<WP;j=j+1)\n       assign write_en[i][j] = wr_valid[j] & (wr_addr[j*RAW+:RAW] == i);\n\n   //Memory array\n   for(i=0;i<REGS;i=i+1)\n     for(j=0;j<WP;j=j+1)\n       always @ (posedge clk)\n"]], "Diff Content": {"Delete": [[44, "   for(i=0;i<REGS;i=i+1)\n"], [45, "     for(j=0;j<WP;j=j+1)\n"], [46, "       always @ (posedge clk)\n"], [47, "\t if (write_en[i][j])\n"], [48, "\t   mem[i] <= wr_data[j*RW+:RW];\n"]], "Add": [[48, "   for(i=0;i<REGS;i=i+1) \n"], [48, "     begin: gmux\n"], [48, "\toh_mux #(.DW(RW), .N(WP))\n"], [48, "\tiwrmux(.out (datamux[i][RW-1:0]),\n"], [48, "\t       .sel (write_en[i][WP-1:0]),\n"], [48, "\t       .in  (wr_data[WP*RW-1:0]));\n"], [48, "     end\n"], [48, "   for(i=0;i<REGS;i=i+1)\n"], [48, "     always @ (posedge clk)\n"], [48, "       if (|write_en[i][WP-1:0])\n"], [48, "\t mem[i] <= datamux[i];\n"]]}}