Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Sep 30 14:31:24 2024
| Host         : BOOK-04RVTD1DD8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.482        0.000                      0                 1540        0.055        0.000                      0                 1540        4.020        0.000                       0                   701  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.482        0.000                      0                 1540        0.055        0.000                      0                 1540        4.020        0.000                       0                   701  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.482ns  (required time - arrival time)
  Source:                 design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 3.008ns (52.014%)  route 2.775ns (47.986%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.651     2.945    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y92         FDRE                                         r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                         net (fo=3, routed)           0.681     4.144    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/Q[6]
    SLICE_X34Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.268 r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/r_counter1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.268    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry_i_3_0[1]
    SLICE_X34Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.801 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.801    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__0_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.918 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.918    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__1_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.035 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.035    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__2_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.152 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.152    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__3_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.391 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__4/O[2]
                         net (fo=1, routed)           0.816     6.207    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1[23]
    SLICE_X35Y95         LUT6 (Prop_lut6_I0_O)        0.301     6.508 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.508    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0_i_1_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.909 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.909    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.137 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__1/CO[2]
                         net (fo=2, routed)           0.453     7.589    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__1_n_1
    SLICE_X37Y95         LUT3 (Prop_lut3_I0_O)        0.313     7.902 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.826     8.728    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1_n_0
    SLICE_X36Y99         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.480    12.659    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/s00_axi_aclk
    SLICE_X36Y99         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[28]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y99         FDRE (Setup_fdre_C_R)       -0.524    12.210    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         12.210    
                         arrival time                          -8.728    
  -------------------------------------------------------------------
                         slack                                  3.482    

Slack (MET) :             3.482ns  (required time - arrival time)
  Source:                 design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 3.008ns (52.014%)  route 2.775ns (47.986%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.651     2.945    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y92         FDRE                                         r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                         net (fo=3, routed)           0.681     4.144    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/Q[6]
    SLICE_X34Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.268 r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/r_counter1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.268    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry_i_3_0[1]
    SLICE_X34Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.801 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.801    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__0_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.918 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.918    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__1_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.035 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.035    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__2_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.152 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.152    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__3_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.391 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__4/O[2]
                         net (fo=1, routed)           0.816     6.207    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1[23]
    SLICE_X35Y95         LUT6 (Prop_lut6_I0_O)        0.301     6.508 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.508    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0_i_1_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.909 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.909    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.137 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__1/CO[2]
                         net (fo=2, routed)           0.453     7.589    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__1_n_1
    SLICE_X37Y95         LUT3 (Prop_lut3_I0_O)        0.313     7.902 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.826     8.728    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1_n_0
    SLICE_X36Y99         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.480    12.659    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/s00_axi_aclk
    SLICE_X36Y99         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[29]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y99         FDRE (Setup_fdre_C_R)       -0.524    12.210    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         12.210    
                         arrival time                          -8.728    
  -------------------------------------------------------------------
                         slack                                  3.482    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 3.008ns (53.322%)  route 2.633ns (46.678%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.651     2.945    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y92         FDRE                                         r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                         net (fo=3, routed)           0.681     4.144    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/Q[6]
    SLICE_X34Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.268 r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/r_counter1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.268    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry_i_3_0[1]
    SLICE_X34Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.801 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.801    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__0_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.918 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.918    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__1_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.035 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.035    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__2_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.152 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.152    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__3_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.391 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__4/O[2]
                         net (fo=1, routed)           0.816     6.207    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1[23]
    SLICE_X35Y95         LUT6 (Prop_lut6_I0_O)        0.301     6.508 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.508    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0_i_1_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.909 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.909    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.137 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__1/CO[2]
                         net (fo=2, routed)           0.453     7.589    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__1_n_1
    SLICE_X37Y95         LUT3 (Prop_lut3_I0_O)        0.313     7.902 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.684     8.586    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1_n_0
    SLICE_X36Y98         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.480    12.659    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/s00_axi_aclk
    SLICE_X36Y98         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[24]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y98         FDRE (Setup_fdre_C_R)       -0.524    12.210    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         12.210    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 3.008ns (53.322%)  route 2.633ns (46.678%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.651     2.945    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y92         FDRE                                         r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                         net (fo=3, routed)           0.681     4.144    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/Q[6]
    SLICE_X34Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.268 r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/r_counter1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.268    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry_i_3_0[1]
    SLICE_X34Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.801 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.801    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__0_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.918 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.918    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__1_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.035 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.035    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__2_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.152 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.152    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__3_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.391 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__4/O[2]
                         net (fo=1, routed)           0.816     6.207    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1[23]
    SLICE_X35Y95         LUT6 (Prop_lut6_I0_O)        0.301     6.508 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.508    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0_i_1_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.909 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.909    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.137 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__1/CO[2]
                         net (fo=2, routed)           0.453     7.589    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__1_n_1
    SLICE_X37Y95         LUT3 (Prop_lut3_I0_O)        0.313     7.902 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.684     8.586    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1_n_0
    SLICE_X36Y98         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.480    12.659    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/s00_axi_aclk
    SLICE_X36Y98         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[25]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y98         FDRE (Setup_fdre_C_R)       -0.524    12.210    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         12.210    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 3.008ns (53.322%)  route 2.633ns (46.678%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.651     2.945    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y92         FDRE                                         r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                         net (fo=3, routed)           0.681     4.144    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/Q[6]
    SLICE_X34Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.268 r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/r_counter1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.268    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry_i_3_0[1]
    SLICE_X34Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.801 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.801    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__0_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.918 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.918    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__1_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.035 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.035    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__2_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.152 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.152    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__3_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.391 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__4/O[2]
                         net (fo=1, routed)           0.816     6.207    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1[23]
    SLICE_X35Y95         LUT6 (Prop_lut6_I0_O)        0.301     6.508 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.508    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0_i_1_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.909 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.909    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.137 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__1/CO[2]
                         net (fo=2, routed)           0.453     7.589    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__1_n_1
    SLICE_X37Y95         LUT3 (Prop_lut3_I0_O)        0.313     7.902 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.684     8.586    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1_n_0
    SLICE_X36Y98         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.480    12.659    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/s00_axi_aclk
    SLICE_X36Y98         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[26]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y98         FDRE (Setup_fdre_C_R)       -0.524    12.210    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         12.210    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 3.008ns (53.322%)  route 2.633ns (46.678%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.651     2.945    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y92         FDRE                                         r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                         net (fo=3, routed)           0.681     4.144    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/Q[6]
    SLICE_X34Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.268 r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/r_counter1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.268    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry_i_3_0[1]
    SLICE_X34Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.801 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.801    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__0_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.918 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.918    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__1_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.035 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.035    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__2_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.152 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.152    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__3_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.391 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__4/O[2]
                         net (fo=1, routed)           0.816     6.207    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1[23]
    SLICE_X35Y95         LUT6 (Prop_lut6_I0_O)        0.301     6.508 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.508    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0_i_1_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.909 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.909    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.137 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__1/CO[2]
                         net (fo=2, routed)           0.453     7.589    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__1_n_1
    SLICE_X37Y95         LUT3 (Prop_lut3_I0_O)        0.313     7.902 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.684     8.586    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1_n_0
    SLICE_X36Y98         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.480    12.659    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/s00_axi_aclk
    SLICE_X36Y98         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[27]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y98         FDRE (Setup_fdre_C_R)       -0.524    12.210    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         12.210    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.634ns  (required time - arrival time)
  Source:                 design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 3.008ns (53.419%)  route 2.623ns (46.581%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.651     2.945    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y92         FDRE                                         r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                         net (fo=3, routed)           0.681     4.144    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/Q[6]
    SLICE_X34Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.268 r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/r_counter1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.268    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry_i_3_0[1]
    SLICE_X34Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.801 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.801    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__0_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.918 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.918    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__1_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.035 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.035    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__2_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.152 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.152    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__3_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.391 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__4/O[2]
                         net (fo=1, routed)           0.816     6.207    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1[23]
    SLICE_X35Y95         LUT6 (Prop_lut6_I0_O)        0.301     6.508 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.508    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0_i_1_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.909 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.909    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.137 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__1/CO[2]
                         net (fo=2, routed)           0.453     7.589    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__1_n_1
    SLICE_X37Y95         LUT3 (Prop_lut3_I0_O)        0.313     7.902 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.673     8.576    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1_n_0
    SLICE_X36Y97         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.480    12.659    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/s00_axi_aclk
    SLICE_X36Y97         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[20]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y97         FDRE (Setup_fdre_C_R)       -0.524    12.210    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         12.210    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                  3.634    

Slack (MET) :             3.634ns  (required time - arrival time)
  Source:                 design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 3.008ns (53.419%)  route 2.623ns (46.581%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.651     2.945    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y92         FDRE                                         r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                         net (fo=3, routed)           0.681     4.144    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/Q[6]
    SLICE_X34Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.268 r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/r_counter1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.268    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry_i_3_0[1]
    SLICE_X34Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.801 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.801    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__0_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.918 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.918    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__1_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.035 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.035    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__2_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.152 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.152    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__3_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.391 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__4/O[2]
                         net (fo=1, routed)           0.816     6.207    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1[23]
    SLICE_X35Y95         LUT6 (Prop_lut6_I0_O)        0.301     6.508 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.508    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0_i_1_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.909 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.909    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.137 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__1/CO[2]
                         net (fo=2, routed)           0.453     7.589    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__1_n_1
    SLICE_X37Y95         LUT3 (Prop_lut3_I0_O)        0.313     7.902 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.673     8.576    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1_n_0
    SLICE_X36Y97         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.480    12.659    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/s00_axi_aclk
    SLICE_X36Y97         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[21]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y97         FDRE (Setup_fdre_C_R)       -0.524    12.210    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         12.210    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                  3.634    

Slack (MET) :             3.634ns  (required time - arrival time)
  Source:                 design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 3.008ns (53.419%)  route 2.623ns (46.581%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.651     2.945    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y92         FDRE                                         r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                         net (fo=3, routed)           0.681     4.144    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/Q[6]
    SLICE_X34Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.268 r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/r_counter1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.268    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry_i_3_0[1]
    SLICE_X34Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.801 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.801    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__0_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.918 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.918    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__1_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.035 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.035    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__2_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.152 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.152    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__3_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.391 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__4/O[2]
                         net (fo=1, routed)           0.816     6.207    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1[23]
    SLICE_X35Y95         LUT6 (Prop_lut6_I0_O)        0.301     6.508 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.508    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0_i_1_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.909 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.909    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.137 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__1/CO[2]
                         net (fo=2, routed)           0.453     7.589    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__1_n_1
    SLICE_X37Y95         LUT3 (Prop_lut3_I0_O)        0.313     7.902 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.673     8.576    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1_n_0
    SLICE_X36Y97         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.480    12.659    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/s00_axi_aclk
    SLICE_X36Y97         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[22]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y97         FDRE (Setup_fdre_C_R)       -0.524    12.210    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         12.210    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                  3.634    

Slack (MET) :             3.634ns  (required time - arrival time)
  Source:                 design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 3.008ns (53.419%)  route 2.623ns (46.581%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.651     2.945    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y92         FDRE                                         r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                         net (fo=3, routed)           0.681     4.144    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/Q[6]
    SLICE_X34Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.268 r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/r_counter1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.268    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry_i_3_0[1]
    SLICE_X34Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.801 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.801    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__0_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.918 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.918    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__1_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.035 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.035    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__2_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.152 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.152    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__3_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.391 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1_carry__4/O[2]
                         net (fo=1, routed)           0.816     6.207    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter1[23]
    SLICE_X35Y95         LUT6 (Prop_lut6_I0_O)        0.301     6.508 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.508    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0_i_1_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.909 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.909    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__0_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.137 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__1/CO[2]
                         net (fo=2, routed)           0.453     7.589    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter0_carry__1_n_1
    SLICE_X37Y95         LUT3 (Prop_lut3_I0_O)        0.313     7.902 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.673     8.576    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1_n_0
    SLICE_X36Y97         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.480    12.659    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/s00_axi_aclk
    SLICE_X36Y97         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[23]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y97         FDRE (Setup_fdre_C_R)       -0.524    12.210    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         12.210    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                  3.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.576     0.912    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y95         FDRE                                         r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/axi_rdata_reg[17]/Q
                         net (fo=1, routed)           0.113     1.166    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X30Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X26Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y90         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.110     1.182    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.284     0.923    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.106    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.576     0.912    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y96         FDRE                                         r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.164     1.076 r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/axi_rdata_reg[24]/Q
                         net (fo=1, routed)           0.113     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X30Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.577     0.913    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y97         FDRE                                         r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/axi_rdata_reg[25]/Q
                         net (fo=1, routed)           0.115     1.169    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X26Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.063    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.577     0.913    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y97         FDRE                                         r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/Q
                         net (fo=1, routed)           0.101     1.155    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X30Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.046    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.558     0.894    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y94         FDRE                                         r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q
                         net (fo=3, routed)           0.066     1.101    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/Q[13]
    SLICE_X32Y94         LUT6 (Prop_lut6_I5_O)        0.045     1.146 r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     1.146    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X32Y94         FDRE                                         r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.825     1.191    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y94         FDRE                                         r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism             -0.284     0.907    
    SLICE_X32Y94         FDRE (Hold_fdre_C_D)         0.121     1.028    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.794%)  route 0.172ns (51.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.576     0.912    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y96         FDRE                                         r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.164     1.076 r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/axi_rdata_reg[29]/Q
                         net (fo=1, routed)           0.172     1.248    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.137%)  route 0.298ns (67.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.596     0.932    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X21Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[52]/Q
                         net (fo=1, routed)           0.298     1.370    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[21]
    SLICE_X27Y50         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y50         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.070     1.250    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.576     0.912    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y96         FDRE                                         r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=3, routed)           0.068     1.121    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/Q[18]
    SLICE_X30Y96         LUT5 (Prop_lut5_I0_O)        0.045     1.166 r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.166    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X30Y96         FDRE                                         r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.844     1.210    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y96         FDRE                                         r  design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.285     0.925    
    SLICE_X30Y96         FDRE (Hold_fdre_C_D)         0.120     1.045    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.551     0.887    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X35Y81         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.083    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X35Y81         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.816     1.182    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X35Y81         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.295     0.887    
    SLICE_X35Y81         FDRE (Hold_fdre_C_D)         0.075     0.962    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y95    design_1_i/Watch_Top_0/inst/reset_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y97    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y90    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y90    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y91    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y97    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y97    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y97    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y97    design_1_i/Watch_Top_0/inst/Watchip_v1_0_inst/Watchip_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.601ns  (logic 0.124ns (7.745%)  route 1.477ns (92.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.477     1.477    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y82         LUT1 (Prop_lut1_I0_O)        0.124     1.601 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.601    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.471     2.650    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.045ns (7.353%)  route 0.567ns (92.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.567     0.567    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.612 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.612    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.817     1.183    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Watch_Top_0/inst/u_watch_HW/o_hour_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.488ns  (logic 3.956ns (41.698%)  route 5.532ns (58.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.652     2.946    design_1_i/Watch_Top_0/inst/u_watch_HW/s00_axi_aclk
    SLICE_X37Y94         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/o_hour_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/Watch_Top_0/inst/u_watch_HW/o_hour_reg[0]/Q
                         net (fo=8, routed)           5.532     8.934    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.500    12.434 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.434    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Watch_Top_0/inst/u_watch_HW/o_sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.432ns  (logic 4.037ns (47.876%)  route 4.395ns (52.124%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.651     2.945    design_1_i/Watch_Top_0/inst/u_watch_HW/s00_axi_aclk
    SLICE_X35Y91         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/o_sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/Watch_Top_0/inst/u_watch_HW/o_sec_reg[0]/Q
                         net (fo=9, routed)           4.395     7.796    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.581    11.377 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.377    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Watch_Top_0/inst/u_watch_HW/o_min_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.186ns  (logic 4.101ns (50.095%)  route 4.085ns (49.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.652     2.946    design_1_i/Watch_Top_0/inst/u_watch_HW/s00_axi_aclk
    SLICE_X38Y93         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/o_min_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_i/Watch_Top_0/inst/u_watch_HW/o_min_reg[0]/Q
                         net (fo=10, routed)          4.085     7.549    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.583    11.132 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.132    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Watch_Top_0/inst/u_watch_HW/o_min_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.000ns  (logic 1.447ns (48.232%)  route 1.553ns (51.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.556     0.892    design_1_i/Watch_Top_0/inst/u_watch_HW/s00_axi_aclk
    SLICE_X38Y93         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/o_min_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/Watch_Top_0/inst/u_watch_HW/o_min_reg[0]/Q
                         net (fo=10, routed)          1.553     2.609    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.283     3.892 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.892    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Watch_Top_0/inst/u_watch_HW/o_sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.103ns  (logic 1.422ns (45.831%)  route 1.681ns (54.169%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.557     0.893    design_1_i/Watch_Top_0/inst/u_watch_HW/s00_axi_aclk
    SLICE_X35Y91         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/o_sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/Watch_Top_0/inst/u_watch_HW/o_sec_reg[0]/Q
                         net (fo=9, routed)           1.681     2.715    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.996 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.996    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Watch_Top_0/inst/u_watch_HW/o_hour_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.549ns  (logic 1.342ns (37.826%)  route 2.207ns (62.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.556     0.892    design_1_i/Watch_Top_0/inst/u_watch_HW/s00_axi_aclk
    SLICE_X37Y94         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/o_hour_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/Watch_Top_0/inst/u_watch_HW/o_hour_reg[0]/Q
                         net (fo=8, routed)           2.207     3.239    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.201     4.441 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.441    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.774ns  (logic 1.592ns (23.496%)  route 5.182ns (76.504%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=32, routed)          4.357     5.824    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/sw[0]
    SLICE_X37Y95         LUT3 (Prop_lut3_I1_O)        0.124     5.948 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.826     6.774    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1_n_0
    SLICE_X36Y99         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.480     2.659    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/s00_axi_aclk
    SLICE_X36Y99         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[28]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.774ns  (logic 1.592ns (23.496%)  route 5.182ns (76.504%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=32, routed)          4.357     5.824    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/sw[0]
    SLICE_X37Y95         LUT3 (Prop_lut3_I1_O)        0.124     5.948 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.826     6.774    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1_n_0
    SLICE_X36Y99         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.480     2.659    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/s00_axi_aclk
    SLICE_X36Y99         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[29]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.632ns  (logic 1.592ns (23.999%)  route 5.040ns (76.001%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=32, routed)          4.357     5.824    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/sw[0]
    SLICE_X37Y95         LUT3 (Prop_lut3_I1_O)        0.124     5.948 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.684     6.632    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1_n_0
    SLICE_X36Y98         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.480     2.659    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/s00_axi_aclk
    SLICE_X36Y98         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[24]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.632ns  (logic 1.592ns (23.999%)  route 5.040ns (76.001%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=32, routed)          4.357     5.824    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/sw[0]
    SLICE_X37Y95         LUT3 (Prop_lut3_I1_O)        0.124     5.948 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.684     6.632    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1_n_0
    SLICE_X36Y98         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.480     2.659    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/s00_axi_aclk
    SLICE_X36Y98         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[25]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.632ns  (logic 1.592ns (23.999%)  route 5.040ns (76.001%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=32, routed)          4.357     5.824    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/sw[0]
    SLICE_X37Y95         LUT3 (Prop_lut3_I1_O)        0.124     5.948 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.684     6.632    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1_n_0
    SLICE_X36Y98         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.480     2.659    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/s00_axi_aclk
    SLICE_X36Y98         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[26]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.632ns  (logic 1.592ns (23.999%)  route 5.040ns (76.001%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=32, routed)          4.357     5.824    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/sw[0]
    SLICE_X37Y95         LUT3 (Prop_lut3_I1_O)        0.124     5.948 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.684     6.632    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1_n_0
    SLICE_X36Y98         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.480     2.659    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/s00_axi_aclk
    SLICE_X36Y98         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[27]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.622ns  (logic 1.592ns (24.036%)  route 5.030ns (75.964%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=32, routed)          4.357     5.824    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/sw[0]
    SLICE_X37Y95         LUT3 (Prop_lut3_I1_O)        0.124     5.948 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.673     6.622    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1_n_0
    SLICE_X36Y97         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.480     2.659    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/s00_axi_aclk
    SLICE_X36Y97         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[20]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.622ns  (logic 1.592ns (24.036%)  route 5.030ns (75.964%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=32, routed)          4.357     5.824    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/sw[0]
    SLICE_X37Y95         LUT3 (Prop_lut3_I1_O)        0.124     5.948 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.673     6.622    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1_n_0
    SLICE_X36Y97         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.480     2.659    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/s00_axi_aclk
    SLICE_X36Y97         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[21]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.622ns  (logic 1.592ns (24.036%)  route 5.030ns (75.964%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=32, routed)          4.357     5.824    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/sw[0]
    SLICE_X37Y95         LUT3 (Prop_lut3_I1_O)        0.124     5.948 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.673     6.622    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1_n_0
    SLICE_X36Y97         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.480     2.659    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/s00_axi_aclk
    SLICE_X36Y97         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[22]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.622ns  (logic 1.592ns (24.036%)  route 5.030ns (75.964%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=32, routed)          4.357     5.824    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/sw[0]
    SLICE_X37Y95         LUT3 (Prop_lut3_I1_O)        0.124     5.948 r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.673     6.622    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter[0]_i_1_n_0
    SLICE_X36Y97         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         1.480     2.659    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/s00_axi_aclk
    SLICE_X36Y97         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.810ns  (logic 0.236ns (13.013%)  route 1.574ns (86.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=32, routed)          1.574     1.810    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/sw[0]
    SLICE_X36Y99         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.825     1.191    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/s00_axi_aclk
    SLICE_X36Y99         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[28]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.810ns  (logic 0.236ns (13.013%)  route 1.574ns (86.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=32, routed)          1.574     1.810    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/sw[0]
    SLICE_X36Y99         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.825     1.191    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/s00_axi_aclk
    SLICE_X36Y99         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[29]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.850ns  (logic 0.236ns (12.732%)  route 1.614ns (87.268%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=32, routed)          1.614     1.850    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/sw[0]
    SLICE_X36Y98         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.825     1.191    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/s00_axi_aclk
    SLICE_X36Y98         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[24]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.850ns  (logic 0.236ns (12.732%)  route 1.614ns (87.268%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=32, routed)          1.614     1.850    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/sw[0]
    SLICE_X36Y98         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.825     1.191    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/s00_axi_aclk
    SLICE_X36Y98         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[25]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.850ns  (logic 0.236ns (12.732%)  route 1.614ns (87.268%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=32, routed)          1.614     1.850    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/sw[0]
    SLICE_X36Y98         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.825     1.191    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/s00_axi_aclk
    SLICE_X36Y98         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[26]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.850ns  (logic 0.236ns (12.732%)  route 1.614ns (87.268%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=32, routed)          1.614     1.850    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/sw[0]
    SLICE_X36Y98         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.825     1.191    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/s00_axi_aclk
    SLICE_X36Y98         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[27]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.869ns  (logic 0.236ns (12.602%)  route 1.633ns (87.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=32, routed)          1.633     1.869    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/sw[0]
    SLICE_X36Y97         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.825     1.191    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/s00_axi_aclk
    SLICE_X36Y97         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[20]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.869ns  (logic 0.236ns (12.602%)  route 1.633ns (87.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=32, routed)          1.633     1.869    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/sw[0]
    SLICE_X36Y97         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.825     1.191    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/s00_axi_aclk
    SLICE_X36Y97         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[21]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.869ns  (logic 0.236ns (12.602%)  route 1.633ns (87.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=32, routed)          1.633     1.869    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/sw[0]
    SLICE_X36Y97         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.825     1.191    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/s00_axi_aclk
    SLICE_X36Y97         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[22]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.869ns  (logic 0.236ns (12.602%)  route 1.633ns (87.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=32, routed)          1.633     1.869    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/sw[0]
    SLICE_X36Y97         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=701, routed)         0.825     1.191    design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/s00_axi_aclk
    SLICE_X36Y97         FDRE                                         r  design_1_i/Watch_Top_0/inst/u_watch_HW/u_one_sec_generator/r_counter_reg[23]/C





