0.7
2020.2
Nov 14 2025
19:37:27
C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/uart_tx.v,1766744003,verilog,,C:/Users/exspe/Acads/ECE_YourCupOfChai/PROJECTS/imageProcessing/project_8/project_8.srcs/sources_1/new/uart_tx_tb.v,,uart_tx,,,../../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/exspe/Acads/ECE_YourCupOfChai/PROJECTS/imageProcessing/project_8/project_8.sim/sim_1/behav/xsim/glbl.v,1756381829,verilog,,,,glbl,,,,,,,,
C:/Users/exspe/Acads/ECE_YourCupOfChai/PROJECTS/imageProcessing/project_8/project_8.srcs/sources_1/new/uart_tx_tb.v,1766744073,verilog,,,,uart_tx_tb,,,../../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
