acom -O3 -e 100 -work Simple_Processor -2002  $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/sixteen_bit_adder.vhd $dsn/src/sixteen_bit_subtractor.vhd $dsn/src/sixteen_bit_multiplier.vhd $dsn/src/sixteen_bit_multiplexer.vhd $dsn/src/ALU.vhd "$dsn/src/Data Memory.vhd" "$dsn/src/Register File.vhd" "$dsn/src/Control Unit.vhd" "$dsn/src/Instruction Memory.vhd" "$dsn/src/Instruction Fetch.vhd" "$dsn/src/Instruction Decode Execute.vhd" "$dsn/src/ALU Control Unit.vhd" $dsn/src/Testbench/tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/half_adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/full_adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplexer.vhd
# Compile Entity "mux_16bit"
# Compile Architecture "structural" of Entity "mux_16bit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU.vhd
# Compile Entity "alu"
# Compile Architecture "structural" of Entity "ALU"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Data Memory.vhd
# Compile Entity "Data_Memory"
# Compile Architecture "Behavioral" of Entity "Data_Memory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Control Unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "Behavioral" of Entity "control_unit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Memory.vhd
# Compile Entity "Instruction_Memory"
# Compile Architecture "Behavioral" of Entity "Instruction_Memory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Fetch.vhd
# Compile Entity "Instruction_Fetch"
# Compile Architecture "Behavioral" of Entity "Instruction_Fetch"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Error: COMP96_0569: Instruction Decode Execute.vhd : (139, 19): Case expression must be of a locally static subtype. Use -relax to allow expressions of a nonstatic subtype.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU Control Unit.vhd
# Compile Entity "ALU_control"
# Compile Architecture "Behavioral" of Entity "ALU_control"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Testbench/tb.vhd
# Compile Entity "tb"
# Compile Architecture "behavior" of Entity "tb"
# Warning: ELAB1_0026: Testbench/tb.vhd : (40, 0): There is no default binding for component "Processor". (Port "pc_out" is not on the entity).
# Compile failure 1 Errors 1 Warnings  Analysis time :  0.6 [s]
acom -O3 -e 100 -work Simple_Processor -2002  $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/sixteen_bit_adder.vhd $dsn/src/sixteen_bit_subtractor.vhd $dsn/src/sixteen_bit_multiplier.vhd $dsn/src/sixteen_bit_multiplexer.vhd $dsn/src/ALU.vhd "$dsn/src/Data Memory.vhd" "$dsn/src/Register File.vhd" "$dsn/src/Control Unit.vhd" "$dsn/src/Instruction Memory.vhd" "$dsn/src/Instruction Fetch.vhd" "$dsn/src/Instruction Decode Execute.vhd" "$dsn/src/ALU Control Unit.vhd" $dsn/src/Testbench/tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/half_adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/full_adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplexer.vhd
# Compile Entity "mux_16bit"
# Compile Architecture "structural" of Entity "mux_16bit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU.vhd
# Compile Entity "alu"
# Compile Architecture "structural" of Entity "ALU"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Data Memory.vhd
# Compile Entity "Data_Memory"
# Compile Architecture "Behavioral" of Entity "Data_Memory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Control Unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "Behavioral" of Entity "control_unit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Memory.vhd
# Compile Entity "Instruction_Memory"
# Compile Architecture "Behavioral" of Entity "Instruction_Memory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Fetch.vhd
# Compile Entity "Instruction_Fetch"
# Compile Architecture "Behavioral" of Entity "Instruction_Fetch"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Error: COMP96_0569: Instruction Decode Execute.vhd : (139, 19): Case expression must be of a locally static subtype. Use -relax to allow expressions of a nonstatic subtype.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU Control Unit.vhd
# Compile Entity "ALU_control"
# Compile Architecture "Behavioral" of Entity "ALU_control"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Testbench/tb.vhd
# Compile Entity "tb"
# Compile Architecture "behavior" of Entity "tb"
# Warning: ELAB1_0026: Testbench/tb.vhd : (40, 0): There is no default binding for component "Processor". (Port "pc_out" is not on the entity).
# Compile failure 1 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -O3 -e 100 -work Simple_Processor -2002  $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/sixteen_bit_adder.vhd $dsn/src/sixteen_bit_subtractor.vhd $dsn/src/sixteen_bit_multiplier.vhd $dsn/src/sixteen_bit_multiplexer.vhd $dsn/src/ALU.vhd "$dsn/src/Data Memory.vhd" "$dsn/src/Register File.vhd" "$dsn/src/Control Unit.vhd" "$dsn/src/Instruction Memory.vhd" "$dsn/src/Instruction Fetch.vhd" "$dsn/src/Instruction Decode Execute.vhd" "$dsn/src/ALU Control Unit.vhd" $dsn/src/Testbench/tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/half_adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/full_adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplexer.vhd
# Compile Entity "mux_16bit"
# Compile Architecture "structural" of Entity "mux_16bit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU.vhd
# Compile Entity "alu"
# Compile Architecture "structural" of Entity "ALU"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Data Memory.vhd
# Compile Entity "Data_Memory"
# Compile Architecture "Behavioral" of Entity "Data_Memory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Control Unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "Behavioral" of Entity "control_unit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Memory.vhd
# Compile Entity "Instruction_Memory"
# Compile Architecture "Behavioral" of Entity "Instruction_Memory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Fetch.vhd
# Compile Entity "Instruction_Fetch"
# Compile Architecture "Behavioral" of Entity "Instruction_Fetch"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Error: COMP96_0569: Instruction Decode Execute.vhd : (139, 19): Case expression must be of a locally static subtype. Use -relax to allow expressions of a nonstatic subtype.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU Control Unit.vhd
# Compile Entity "ALU_control"
# Compile Architecture "Behavioral" of Entity "ALU_control"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Testbench/tb.vhd
# Compile Entity "tb"
# Compile Architecture "behavior" of Entity "tb"
# Warning: ELAB1_0026: Testbench/tb.vhd : (40, 0): There is no default binding for component "Processor". (Port "pc_out" is not on the entity).
# Compile failure 1 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -O3 -e 100 -work Simple_Processor -2002  $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/sixteen_bit_adder.vhd $dsn/src/sixteen_bit_subtractor.vhd $dsn/src/sixteen_bit_multiplier.vhd $dsn/src/sixteen_bit_multiplexer.vhd $dsn/src/ALU.vhd "$dsn/src/Data Memory.vhd" "$dsn/src/Register File.vhd" "$dsn/src/Control Unit.vhd" "$dsn/src/Instruction Memory.vhd" "$dsn/src/Instruction Fetch.vhd" "$dsn/src/Instruction Decode Execute.vhd" "$dsn/src/ALU Control Unit.vhd" $dsn/src/Testbench/tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/half_adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/full_adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplexer.vhd
# Compile Entity "mux_16bit"
# Compile Architecture "structural" of Entity "mux_16bit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU.vhd
# Compile Entity "alu"
# Compile Architecture "structural" of Entity "ALU"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Data Memory.vhd
# Compile Entity "Data_Memory"
# Compile Architecture "Behavioral" of Entity "Data_Memory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Control Unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "Behavioral" of Entity "control_unit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Memory.vhd
# Compile Entity "Instruction_Memory"
# Compile Architecture "Behavioral" of Entity "Instruction_Memory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Fetch.vhd
# Compile Entity "Instruction_Fetch"
# Compile Architecture "Behavioral" of Entity "Instruction_Fetch"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU Control Unit.vhd
# Compile Entity "ALU_control"
# Compile Architecture "Behavioral" of Entity "ALU_control"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Testbench/tb.vhd
# Compile Entity "tb"
# Compile Architecture "behavior" of Entity "tb"
# Warning: ELAB1_0026: Testbench/tb.vhd : (40, 0): There is no default binding for component "Processor". (Port "pc_out" is not on the entity).
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -O3 -e 100 -work Simple_Processor -2002  $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/sixteen_bit_adder.vhd $dsn/src/sixteen_bit_subtractor.vhd $dsn/src/sixteen_bit_multiplier.vhd $dsn/src/sixteen_bit_multiplexer.vhd $dsn/src/ALU.vhd "$dsn/src/Data Memory.vhd" "$dsn/src/Register File.vhd" "$dsn/src/Control Unit.vhd" "$dsn/src/Instruction Memory.vhd" "$dsn/src/Instruction Fetch.vhd" "$dsn/src/Instruction Decode Execute.vhd" "$dsn/src/ALU Control Unit.vhd" $dsn/src/Testbench/tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/half_adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/full_adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplexer.vhd
# Compile Entity "mux_16bit"
# Compile Architecture "structural" of Entity "mux_16bit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU.vhd
# Compile Entity "alu"
# Compile Architecture "structural" of Entity "ALU"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Data Memory.vhd
# Compile Entity "Data_Memory"
# Compile Architecture "Behavioral" of Entity "Data_Memory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Control Unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "Behavioral" of Entity "control_unit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Memory.vhd
# Compile Entity "Instruction_Memory"
# Compile Architecture "Behavioral" of Entity "Instruction_Memory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Fetch.vhd
# Compile Entity "Instruction_Fetch"
# Compile Architecture "Behavioral" of Entity "Instruction_Fetch"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU Control Unit.vhd
# Compile Entity "ALU_control"
# Compile Architecture "Behavioral" of Entity "ALU_control"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Testbench/tb.vhd
# Compile Entity "tb"
# Compile Architecture "behavior" of Entity "tb"
# Warning: ELAB1_0026: Testbench/tb.vhd : (40, 0): There is no default binding for component "Processor". (Port "pc_out" is not on the entity).
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
# Error: COMP96_0569: Instruction Decode Execute.vhd : (139, 19): Case expression must be of a locally static subtype. Use -relax to allow expressions of a nonstatic subtype.# Error: COMP96_0569: Instruction Decode Execute.vhd : (139, 19): Case expression must be of a locally static subtype. Use -relax to allow expressions of a nonstatic subtype.
acom -O3 -e 100 -work Simple_Processor -2002  $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/sixteen_bit_adder.vhd $dsn/src/sixteen_bit_subtractor.vhd $dsn/src/sixteen_bit_multiplier.vhd $dsn/src/sixteen_bit_multiplexer.vhd $dsn/src/ALU.vhd "$dsn/src/Data Memory.vhd" "$dsn/src/Register File.vhd" "$dsn/src/Control Unit.vhd" "$dsn/src/Instruction Memory.vhd" "$dsn/src/Instruction Fetch.vhd" "$dsn/src/Instruction Decode Execute.vhd" "$dsn/src/ALU Control Unit.vhd" $dsn/src/Testbench/tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/half_adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/full_adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplexer.vhd
# Compile Entity "mux_16bit"
# Compile Architecture "structural" of Entity "mux_16bit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU.vhd
# Compile Entity "alu"
# Compile Architecture "structural" of Entity "ALU"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Data Memory.vhd
# Compile Entity "Data_Memory"
# Compile Architecture "Behavioral" of Entity "Data_Memory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Control Unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "Behavioral" of Entity "control_unit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Memory.vhd
# Compile Entity "Instruction_Memory"
# Compile Architecture "Behavioral" of Entity "Instruction_Memory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Fetch.vhd
# Compile Entity "Instruction_Fetch"
# Compile Architecture "Behavioral" of Entity "Instruction_Fetch"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU Control Unit.vhd
# Compile Entity "ALU_control"
# Compile Architecture "Behavioral" of Entity "ALU_control"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Testbench/tb.vhd
# Compile Entity "tb"
# Compile Architecture "behavior" of Entity "tb"
# Warning: ELAB1_0026: Testbench/tb.vhd : (40, 0): There is no default binding for component "Processor". (Port "pc_out" is not on the entity).
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -O3 -e 100 -work Simple_Processor -2002  $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/sixteen_bit_adder.vhd $dsn/src/sixteen_bit_subtractor.vhd $dsn/src/sixteen_bit_multiplier.vhd $dsn/src/sixteen_bit_multiplexer.vhd $dsn/src/ALU.vhd "$dsn/src/Data Memory.vhd" "$dsn/src/Register File.vhd" "$dsn/src/Control Unit.vhd" "$dsn/src/Instruction Memory.vhd" "$dsn/src/Instruction Fetch.vhd" "$dsn/src/Instruction Decode Execute.vhd" "$dsn/src/ALU Control Unit.vhd" $dsn/src/Testbench/tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/half_adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/full_adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplexer.vhd
# Compile Entity "mux_16bit"
# Compile Architecture "structural" of Entity "mux_16bit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU.vhd
# Compile Entity "alu"
# Compile Architecture "structural" of Entity "ALU"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Data Memory.vhd
# Compile Entity "Data_Memory"
# Compile Architecture "Behavioral" of Entity "Data_Memory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Control Unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "Behavioral" of Entity "control_unit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Memory.vhd
# Compile Entity "Instruction_Memory"
# Compile Architecture "Behavioral" of Entity "Instruction_Memory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Fetch.vhd
# Compile Entity "Instruction_Fetch"
# Compile Architecture "Behavioral" of Entity "Instruction_Fetch"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU Control Unit.vhd
# Compile Entity "ALU_control"
# Compile Architecture "Behavioral" of Entity "ALU_control"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Testbench/tb.vhd
# Compile Entity "tb"
# Compile Architecture "behavior" of Entity "tb"
# Warning: ELAB1_0026: Testbench/tb.vhd : (40, 0): There is no default binding for component "Processor". (Port "pc_out" is not on the entity).
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -O3 -e 100 -work Simple_Processor -2002  $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/sixteen_bit_adder.vhd $dsn/src/sixteen_bit_subtractor.vhd $dsn/src/sixteen_bit_multiplier.vhd $dsn/src/sixteen_bit_multiplexer.vhd $dsn/src/ALU.vhd "$dsn/src/Data Memory.vhd" "$dsn/src/Register File.vhd" "$dsn/src/Control Unit.vhd" "$dsn/src