# do addsub_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/ANDREA/Desktop/Lab3/EX1/fulladder.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:07:50 on Sep 28,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ANDREA/Desktop/Lab3/EX1/fulladder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fulladder
# -- Compiling architecture logica1 of fulladder
# End time: 21:07:50 on Sep 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ANDREA/Desktop/Lab3/EX1/my_subcircuits.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:07:50 on Sep 28,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ANDREA/Desktop/Lab3/EX1/my_subcircuits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package my_subcircuits
# End time: 21:07:50 on Sep 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ANDREA/Desktop/Lab3/EX1/my_circuits.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:07:50 on Sep 28,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ANDREA/Desktop/Lab3/EX1/my_circuits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package my_circuits
# End time: 21:07:50 on Sep 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ANDREA/Desktop/Lab3/EX1/adder.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:07:51 on Sep 28,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ANDREA/Desktop/Lab3/EX1/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package my_subcircuits
# -- Compiling entity adder
# -- Compiling architecture logica2 of adder
# End time: 21:07:51 on Sep 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ANDREA/Desktop/Lab3/EX1/addsub.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:07:51 on Sep 28,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ANDREA/Desktop/Lab3/EX1/addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package my_circuits
# -- Compiling entity addsub
# -- Compiling architecture logica of addsub
# End time: 21:07:51 on Sep 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/ANDREA/Desktop/Lab3/EX1/simulation/modelsim/addsub.vht}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:07:51 on Sep 28,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ANDREA/Desktop/Lab3/EX1/simulation/modelsim/addsub.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity addsub_vhd_tst
# -- Compiling architecture addsub_arch of addsub_vhd_tst
# End time: 21:07:51 on Sep 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  addsub_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" addsub_vhd_tst 
# Start time: 21:07:52 on Sep 28,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.addsub_vhd_tst(addsub_arch)
# Loading work.my_circuits
# Loading work.addsub(logica)
# Loading work.my_subcircuits
# Loading work.adder(logica2)
# Loading work.fulladder(logica1)
# 
# do C:/Users/ANDREA/Desktop/Lab3/EX1/start.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {../../fulladder.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:07:55 on Sep 28,2020
# vcom -reportprogress 300 -93 -work work ../../fulladder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fulladder
# -- Compiling architecture logica1 of fulladder
# End time: 21:07:55 on Sep 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../my_subcircuits.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:07:55 on Sep 28,2020
# vcom -reportprogress 300 -93 -work work ../../my_subcircuits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package my_subcircuits
# End time: 21:07:55 on Sep 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../adder.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:07:55 on Sep 28,2020
# vcom -reportprogress 300 -93 -work work ../../adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package my_subcircuits
# -- Compiling entity adder
# -- Compiling architecture logica2 of adder
# End time: 21:07:56 on Sep 28,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../my_circuits.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:07:56 on Sep 28,2020
# vcom -reportprogress 300 -93 -work work ../../my_circuits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package my_circuits
# End time: 21:07:56 on Sep 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../addsub.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:07:56 on Sep 28,2020
# vcom -reportprogress 300 -93 -work work ../../addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package my_circuits
# -- Compiling entity addsub
# -- Compiling architecture logica of addsub
# End time: 21:07:56 on Sep 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {addsub.vht}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:07:56 on Sep 28,2020
# vcom -reportprogress 300 -93 -work work addsub.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity addsub_vhd_tst
# -- Compiling architecture addsub_arch of addsub_vhd_tst
# End time: 21:07:56 on Sep 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  addsub_vhd_tst
# End time: 21:07:58 on Sep 28,2020, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" addsub_vhd_tst 
# Start time: 21:07:58 on Sep 28,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.addsub_vhd_tst(addsub_arch)
# Loading work.my_circuits
# Loading work.addsub(logica)
# Loading work.my_subcircuits
# Loading work.adder(logica2)
# Loading work.fulladder(logica1)
# 
#add wave *
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -divider Entradas
# add wave -noupdate /addsub_vhd_tst/Co
# add wave -noupdate -radix unsigned /addsub_vhd_tst/X
# add wave -noupdate -radix unsigned /addsub_vhd_tst/Y
# add wave -noupdate -divider Señales_Internas
# add wave -noupdate /addsub_vhd_tst/i1/w
# add wave -noupdate /addsub_vhd_tst/i1/etapa/C
# add wave -noupdate -divider Salidas
# add wave -noupdate /addsub_vhd_tst/S
# add wave -noupdate /addsub_vhd_tst/v
# add wave -noupdate /addsub_vhd_tst/n
# add wave -noupdate /addsub_vhd_tst/z
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 1
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {336 ns}
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 320 ns
# End time: 21:18:27 on Sep 28,2020, Elapsed time: 0:10:29
# Errors: 0, Warnings: 0
