<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Nano4KProjects\nano4k_spi_nor_flash\impl\gwsynthesis\nano4k_spi_nor_flash.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\Nano4KProjects\nano4k_spi_nor_flash\src\nano4k_spi_nor_flash.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\Nano4KProjects\nano4k_spi_nor_flash\src\nano4k_spi_nor_flash.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Jul 22 00:08:34 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1857</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1690</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>32</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>62</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>60</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>crystal</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>crystalClk </td>
</tr>
<tr>
<td>interface_clk</td>
<td>Generated</td>
<td>296.296</td>
<td>3.375
<td>0.000</td>
<td>148.148</td>
<td>crystalClk </td>
<td>crystal</td>
<td>i_clock </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>296.296</td>
<td>3.375
<td>0.000</td>
<td>148.144</td>
<td>crystalClk_ibuf/I</td>
<td>crystal</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>crystal</td>
<td>27.000(MHz)</td>
<td>111.150(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>interface_clk</td>
<td>3.375(MHz)</td>
<td>97.929(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>77.635(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>3.375(MHz)</td>
<td>234.076(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>crystal</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>crystal</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>interface_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>interface_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-8.200</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>crystal:[R]</td>
<td>1.850</td>
<td>0.982</td>
<td>8.638</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-8.200</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>crystal:[R]</td>
<td>1.850</td>
<td>0.982</td>
<td>8.638</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-8.133</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>crystal:[R]</td>
<td>1.850</td>
<td>0.982</td>
<td>8.571</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-7.842</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CE</td>
<td>tck_pad_i:[R]</td>
<td>crystal:[R]</td>
<td>1.850</td>
<td>0.982</td>
<td>8.636</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-7.789</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>crystal:[R]</td>
<td>1.850</td>
<td>0.982</td>
<td>8.227</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-7.789</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>crystal:[R]</td>
<td>1.850</td>
<td>0.982</td>
<td>8.227</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-7.727</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>crystal:[R]</td>
<td>1.850</td>
<td>0.982</td>
<td>8.165</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-7.339</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>crystal:[R]</td>
<td>1.850</td>
<td>0.982</td>
<td>7.777</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-6.937</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>crystal:[R]</td>
<td>1.850</td>
<td>0.982</td>
<td>7.375</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-6.809</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CE</td>
<td>tck_pad_i:[R]</td>
<td>crystal:[R]</td>
<td>1.850</td>
<td>0.982</td>
<td>7.603</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-6.764</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>crystal:[R]</td>
<td>1.850</td>
<td>0.982</td>
<td>7.202</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-6.103</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CE</td>
<td>tck_pad_i:[R]</td>
<td>crystal:[R]</td>
<td>1.850</td>
<td>0.982</td>
<td>6.898</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-6.074</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CE</td>
<td>tck_pad_i:[R]</td>
<td>crystal:[R]</td>
<td>1.850</td>
<td>0.982</td>
<td>6.869</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-6.066</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>crystal:[R]</td>
<td>1.850</td>
<td>0.982</td>
<td>6.504</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-5.853</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>crystal:[R]</td>
<td>1.850</td>
<td>0.982</td>
<td>6.291</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-5.478</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>crystal:[R]</td>
<td>1.850</td>
<td>0.982</td>
<td>5.916</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-4.903</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>crystal:[R]</td>
<td>1.850</td>
<td>0.982</td>
<td>5.341</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-4.842</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>crystal:[R]</td>
<td>1.850</td>
<td>0.982</td>
<td>5.280</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-4.671</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
<td>crystal:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.001</td>
<td>-0.982</td>
<td>5.223</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-4.526</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/D</td>
<td>tck_pad_i:[R]</td>
<td>crystal:[R]</td>
<td>1.850</td>
<td>0.982</td>
<td>4.964</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-4.526</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>crystal:[R]</td>
<td>1.850</td>
<td>0.982</td>
<td>4.964</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-4.526</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>crystal:[R]</td>
<td>1.850</td>
<td>0.982</td>
<td>4.964</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-3.103</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/internal_reg_match_ctl_en_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_10_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>crystal:[R]</td>
<td>1.850</td>
<td>0.982</td>
<td>3.541</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-3.103</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/internal_reg_match_ctl_en_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_14_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>crystal:[R]</td>
<td>1.850</td>
<td>0.982</td>
<td>3.541</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-3.103</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/internal_reg_match_ctl_en_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_17_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>crystal:[R]</td>
<td>1.850</td>
<td>0.982</td>
<td>3.541</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-1.111</td>
<td>dut/deserializerEnable_s0/Q</td>
<td>dut/deserializerBuffer_2_s0/RESET</td>
<td>interface_clk:[R]</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.646</td>
<td>0.579</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-1.111</td>
<td>dut/deserializerEnable_s0/Q</td>
<td>dut/deserializerBuffer_3_s0/RESET</td>
<td>interface_clk:[R]</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.646</td>
<td>0.579</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-1.111</td>
<td>dut/deserializerEnable_s0/Q</td>
<td>dut/deserializerBuffer_4_s0/RESET</td>
<td>interface_clk:[R]</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.646</td>
<td>0.579</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-1.111</td>
<td>dut/deserializerEnable_s0/Q</td>
<td>dut/deserializerBuffer_5_s0/RESET</td>
<td>interface_clk:[R]</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.646</td>
<td>0.579</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-1.050</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_56_s0/D</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_56_s0/D</td>
<td>interface_clk:[F]</td>
<td>crystal:[R]</td>
<td>0.000</td>
<td>-1.811</td>
<td>0.791</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.854</td>
<td>dut/deserializerEnable_s0/Q</td>
<td>dut/RdDataValid_s1/RESET</td>
<td>interface_clk:[R]</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.646</td>
<td>0.837</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-0.782</td>
<td>dut/deserializerEnable_s0/Q</td>
<td>dut/deserializerBuffer_0_s0/RESET</td>
<td>interface_clk:[R]</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.646</td>
<td>0.909</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.782</td>
<td>dut/deserializerEnable_s0/Q</td>
<td>dut/deserializerBuffer_1_s0/RESET</td>
<td>interface_clk:[R]</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.646</td>
<td>0.909</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.782</td>
<td>dut/deserializerEnable_s0/Q</td>
<td>dut/deserializerBuffer_6_s0/RESET</td>
<td>interface_clk:[R]</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.646</td>
<td>0.909</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.782</td>
<td>dut/deserializerEnable_s0/Q</td>
<td>dut/deserializerBuffer_7_s0/RESET</td>
<td>interface_clk:[R]</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.646</td>
<td>0.909</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-0.466</td>
<td>dut/deserializerEnable_s0/Q</td>
<td>dut/deserializerCycleCount_2_s0/RESET</td>
<td>interface_clk:[R]</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.646</td>
<td>1.225</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-0.466</td>
<td>dut/deserializerEnable_s0/Q</td>
<td>dut/deserializerCycleCount_3_s0/RESET</td>
<td>interface_clk:[R]</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.646</td>
<td>1.225</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.411</td>
<td>dut/fData_RD_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_36_s0/D</td>
<td>interface_clk:[R]</td>
<td>crystal:[R]</td>
<td>0.000</td>
<td>-1.628</td>
<td>1.247</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-0.410</td>
<td>dut/serializerByteBuffer_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_45_s0/D</td>
<td>interface_clk:[R]</td>
<td>crystal:[R]</td>
<td>0.000</td>
<td>-1.628</td>
<td>1.248</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.408</td>
<td>testStateCounter_16_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_25_s0/D</td>
<td>interface_clk:[R]</td>
<td>crystal:[R]</td>
<td>0.000</td>
<td>-1.628</td>
<td>1.249</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.389</td>
<td>testStateCounter_19_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/trig_dly_in_19_s0/D</td>
<td>interface_clk:[R]</td>
<td>crystal:[R]</td>
<td>0.000</td>
<td>-1.628</td>
<td>1.268</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.388</td>
<td>testStateCounter_18_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/trig_dly_in_18_s0/D</td>
<td>interface_clk:[R]</td>
<td>crystal:[R]</td>
<td>0.000</td>
<td>-1.628</td>
<td>1.270</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.388</td>
<td>testStateCounter_14_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_23_s0/D</td>
<td>interface_clk:[R]</td>
<td>crystal:[R]</td>
<td>0.000</td>
<td>-1.628</td>
<td>1.270</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-0.387</td>
<td>testStateCounter_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/trig_dly_in_2_s0/D</td>
<td>interface_clk:[R]</td>
<td>crystal:[R]</td>
<td>0.000</td>
<td>-1.628</td>
<td>1.271</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-0.387</td>
<td>testStateCounter_9_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0/D</td>
<td>interface_clk:[R]</td>
<td>crystal:[R]</td>
<td>0.000</td>
<td>-1.628</td>
<td>1.271</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-0.369</td>
<td>dut/fData_RD_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_35_s0/D</td>
<td>interface_clk:[R]</td>
<td>crystal:[R]</td>
<td>0.000</td>
<td>-1.628</td>
<td>1.289</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-0.369</td>
<td>dut/fData_RD_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_37_s0/D</td>
<td>interface_clk:[R]</td>
<td>crystal:[R]</td>
<td>0.000</td>
<td>-1.628</td>
<td>1.289</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-0.369</td>
<td>dut/fData_RD_3_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_38_s0/D</td>
<td>interface_clk:[R]</td>
<td>crystal:[R]</td>
<td>0.000</td>
<td>-1.628</td>
<td>1.289</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-0.369</td>
<td>dut/fData_RD_4_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_39_s0/D</td>
<td>interface_clk:[R]</td>
<td>crystal:[R]</td>
<td>0.000</td>
<td>-1.628</td>
<td>1.289</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-0.369</td>
<td>dut/fData_RD_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_40_s0/D</td>
<td>interface_clk:[R]</td>
<td>crystal:[R]</td>
<td>0.000</td>
<td>-1.628</td>
<td>1.289</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-2.698</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.001</td>
<td>-0.613</td>
<td>3.239</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-2.698</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.001</td>
<td>-0.613</td>
<td>3.239</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-2.698</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.001</td>
<td>-0.613</td>
<td>3.239</td>
</tr>
<tr>
<td>4</td>
<td>14.868</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_sep_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>18.519</td>
<td>0.368</td>
<td>3.239</td>
</tr>
<tr>
<td>5</td>
<td>14.868</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_0_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>18.519</td>
<td>0.368</td>
<td>3.239</td>
</tr>
<tr>
<td>6</td>
<td>14.868</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_1_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>18.519</td>
<td>0.368</td>
<td>3.239</td>
</tr>
<tr>
<td>7</td>
<td>14.868</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_2_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>18.519</td>
<td>0.368</td>
<td>3.239</td>
</tr>
<tr>
<td>8</td>
<td>14.868</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_3_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>18.519</td>
<td>0.368</td>
<td>3.239</td>
</tr>
<tr>
<td>9</td>
<td>14.868</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_4_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>18.519</td>
<td>0.368</td>
<td>3.239</td>
</tr>
<tr>
<td>10</td>
<td>14.868</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_5_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>18.519</td>
<td>0.368</td>
<td>3.239</td>
</tr>
<tr>
<td>11</td>
<td>14.868</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_6_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>18.519</td>
<td>0.368</td>
<td>3.239</td>
</tr>
<tr>
<td>12</td>
<td>14.868</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_7_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>18.519</td>
<td>0.368</td>
<td>3.239</td>
</tr>
<tr>
<td>13</td>
<td>14.868</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_8_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>18.519</td>
<td>0.368</td>
<td>3.239</td>
</tr>
<tr>
<td>14</td>
<td>14.868</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_9_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>18.519</td>
<td>0.368</td>
<td>3.239</td>
</tr>
<tr>
<td>15</td>
<td>14.868</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_10_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>18.519</td>
<td>0.368</td>
<td>3.239</td>
</tr>
<tr>
<td>16</td>
<td>14.868</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_11_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>18.519</td>
<td>0.368</td>
<td>3.239</td>
</tr>
<tr>
<td>17</td>
<td>14.868</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_12_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>18.519</td>
<td>0.368</td>
<td>3.239</td>
</tr>
<tr>
<td>18</td>
<td>14.868</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_13_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>18.519</td>
<td>0.368</td>
<td>3.239</td>
</tr>
<tr>
<td>19</td>
<td>14.868</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_14_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>18.519</td>
<td>0.368</td>
<td>3.239</td>
</tr>
<tr>
<td>20</td>
<td>14.868</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_15_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>18.519</td>
<td>0.368</td>
<td>3.239</td>
</tr>
<tr>
<td>21</td>
<td>14.868</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_16_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>18.519</td>
<td>0.368</td>
<td>3.239</td>
</tr>
<tr>
<td>22</td>
<td>14.868</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_17_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>18.519</td>
<td>0.368</td>
<td>3.239</td>
</tr>
<tr>
<td>23</td>
<td>14.868</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_18_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>18.519</td>
<td>0.368</td>
<td>3.239</td>
</tr>
<tr>
<td>24</td>
<td>14.868</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_19_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>18.519</td>
<td>0.368</td>
<td>3.239</td>
</tr>
<tr>
<td>25</td>
<td>14.868</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_20_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>18.519</td>
<td>0.368</td>
<td>3.239</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.360</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-1.850</td>
<td>-0.586</td>
<td>2.141</td>
</tr>
<tr>
<td>2</td>
<td>3.360</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-1.850</td>
<td>-0.586</td>
<td>2.141</td>
</tr>
<tr>
<td>3</td>
<td>3.360</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-1.850</td>
<td>-0.586</td>
<td>2.141</td>
</tr>
<tr>
<td>4</td>
<td>20.902</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_sep_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>-18.518</td>
<td>0.258</td>
<td>2.141</td>
</tr>
<tr>
<td>5</td>
<td>20.902</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_0_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>-18.518</td>
<td>0.258</td>
<td>2.141</td>
</tr>
<tr>
<td>6</td>
<td>20.902</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_1_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>-18.518</td>
<td>0.258</td>
<td>2.141</td>
</tr>
<tr>
<td>7</td>
<td>20.902</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_2_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>-18.518</td>
<td>0.258</td>
<td>2.141</td>
</tr>
<tr>
<td>8</td>
<td>20.902</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_3_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>-18.518</td>
<td>0.258</td>
<td>2.141</td>
</tr>
<tr>
<td>9</td>
<td>20.902</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_4_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>-18.518</td>
<td>0.258</td>
<td>2.141</td>
</tr>
<tr>
<td>10</td>
<td>20.902</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_5_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>-18.518</td>
<td>0.258</td>
<td>2.141</td>
</tr>
<tr>
<td>11</td>
<td>20.902</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_6_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>-18.518</td>
<td>0.258</td>
<td>2.141</td>
</tr>
<tr>
<td>12</td>
<td>20.902</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_7_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>-18.518</td>
<td>0.258</td>
<td>2.141</td>
</tr>
<tr>
<td>13</td>
<td>20.902</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_8_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>-18.518</td>
<td>0.258</td>
<td>2.141</td>
</tr>
<tr>
<td>14</td>
<td>20.902</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_9_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>-18.518</td>
<td>0.258</td>
<td>2.141</td>
</tr>
<tr>
<td>15</td>
<td>20.902</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_10_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>-18.518</td>
<td>0.258</td>
<td>2.141</td>
</tr>
<tr>
<td>16</td>
<td>20.902</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_11_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>-18.518</td>
<td>0.258</td>
<td>2.141</td>
</tr>
<tr>
<td>17</td>
<td>20.902</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_12_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>-18.518</td>
<td>0.258</td>
<td>2.141</td>
</tr>
<tr>
<td>18</td>
<td>20.902</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_13_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>-18.518</td>
<td>0.258</td>
<td>2.141</td>
</tr>
<tr>
<td>19</td>
<td>20.902</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_14_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>-18.518</td>
<td>0.258</td>
<td>2.141</td>
</tr>
<tr>
<td>20</td>
<td>20.902</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_15_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>-18.518</td>
<td>0.258</td>
<td>2.141</td>
</tr>
<tr>
<td>21</td>
<td>20.902</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_16_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>-18.518</td>
<td>0.258</td>
<td>2.141</td>
</tr>
<tr>
<td>22</td>
<td>20.902</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_17_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>-18.518</td>
<td>0.258</td>
<td>2.141</td>
</tr>
<tr>
<td>23</td>
<td>20.902</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_18_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>-18.518</td>
<td>0.258</td>
<td>2.141</td>
</tr>
<tr>
<td>24</td>
<td>20.902</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_19_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>-18.518</td>
<td>0.258</td>
<td>2.141</td>
</tr>
<tr>
<td>25</td>
<td>20.902</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_20_s0/CLEAR</td>
<td>crystal:[F]</td>
<td>crystal:[R]</td>
<td>-18.518</td>
<td>0.258</td>
<td>2.141</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>16.368</td>
<td>17.618</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>crystal</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>16.368</td>
<td>17.618</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>crystal</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td>3</td>
<td>16.368</td>
<td>17.618</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>crystal</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td>4</td>
<td>16.368</td>
<td>17.618</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>crystal</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
<tr>
<td>5</td>
<td>16.368</td>
<td>17.618</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>crystal</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_44_s0</td>
</tr>
<tr>
<td>6</td>
<td>16.368</td>
<td>17.618</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>crystal</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0</td>
</tr>
<tr>
<td>7</td>
<td>16.368</td>
<td>17.618</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>crystal</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>16.368</td>
<td>17.618</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>crystal</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_3_s0</td>
</tr>
<tr>
<td>9</td>
<td>16.368</td>
<td>17.618</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>crystal</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
<tr>
<td>10</td>
<td>16.368</td>
<td>17.618</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>crystal</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_4_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1861.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1853.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1850.000</td>
<td>1850.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1851.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1853.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0/CLK</td>
</tr>
<tr>
<td>1853.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0/Q</td>
</tr>
<tr>
<td>1854.760</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s10/I2</td>
</tr>
<tr>
<td>1855.386</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s10/F</td>
</tr>
<tr>
<td>1856.191</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s7/I0</td>
</tr>
<tr>
<td>1857.290</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s7/F</td>
</tr>
<tr>
<td>1858.584</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s4/I1</td>
</tr>
<tr>
<td>1859.683</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R12C26[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s4/F</td>
</tr>
<tr>
<td>1860.864</td>
<td>1.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n433_s1/I3</td>
</tr>
<tr>
<td>1861.963</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n433_s1/F</td>
</tr>
<tr>
<td>1861.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1851.850</td>
<td>1851.850</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>1852.832</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1854.193</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>1854.163</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td>1853.763</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.850</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.923, 45.413%; route: 4.257, 49.281%; tC2Q: 0.458, 5.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1861.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1853.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1850.000</td>
<td>1850.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1851.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1853.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0/CLK</td>
</tr>
<tr>
<td>1853.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0/Q</td>
</tr>
<tr>
<td>1854.760</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s10/I2</td>
</tr>
<tr>
<td>1855.386</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s10/F</td>
</tr>
<tr>
<td>1856.191</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s7/I0</td>
</tr>
<tr>
<td>1857.290</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s7/F</td>
</tr>
<tr>
<td>1858.584</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s4/I1</td>
</tr>
<tr>
<td>1859.683</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R12C26[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s4/F</td>
</tr>
<tr>
<td>1860.864</td>
<td>1.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n430_s1/I2</td>
</tr>
<tr>
<td>1861.963</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n430_s1/F</td>
</tr>
<tr>
<td>1861.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1851.850</td>
<td>1851.850</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>1852.832</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1854.193</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>1854.163</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td>1853.763</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C26[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.850</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.923, 45.413%; route: 4.257, 49.281%; tC2Q: 0.458, 5.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.133</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1861.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1853.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1850.000</td>
<td>1850.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1851.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1853.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0/CLK</td>
</tr>
<tr>
<td>1853.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0/Q</td>
</tr>
<tr>
<td>1854.760</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s10/I2</td>
</tr>
<tr>
<td>1855.386</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s10/F</td>
</tr>
<tr>
<td>1856.191</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s7/I0</td>
</tr>
<tr>
<td>1857.290</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s7/F</td>
</tr>
<tr>
<td>1858.584</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s4/I1</td>
</tr>
<tr>
<td>1859.683</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R12C26[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s4/F</td>
</tr>
<tr>
<td>1860.864</td>
<td>1.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n434_s1/I2</td>
</tr>
<tr>
<td>1861.896</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n434_s1/F</td>
</tr>
<tr>
<td>1861.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1851.850</td>
<td>1851.850</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>1852.832</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1854.193</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>1854.163</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td>1853.763</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.850</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.856, 44.987%; route: 4.257, 49.666%; tC2Q: 0.458, 5.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1861.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1854.119</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1850.000</td>
<td>1850.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1851.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1853.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0/CLK</td>
</tr>
<tr>
<td>1853.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0/Q</td>
</tr>
<tr>
<td>1854.760</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s10/I2</td>
</tr>
<tr>
<td>1855.386</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s10/F</td>
</tr>
<tr>
<td>1856.191</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s7/I0</td>
</tr>
<tr>
<td>1857.290</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s7/F</td>
</tr>
<tr>
<td>1858.584</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s4/I1</td>
</tr>
<tr>
<td>1859.683</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R12C26[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s4/F</td>
</tr>
<tr>
<td>1861.000</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/I0</td>
</tr>
<tr>
<td>1861.625</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/F</td>
</tr>
<tr>
<td>1861.961</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1851.850</td>
<td>1851.850</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>1852.832</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1854.193</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>1854.163</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td>1854.120</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C27[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.850</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.449, 39.936%; route: 4.729, 54.757%; tC2Q: 0.458, 5.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1861.552</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1853.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1850.000</td>
<td>1850.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1851.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1853.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0/CLK</td>
</tr>
<tr>
<td>1853.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0/Q</td>
</tr>
<tr>
<td>1854.760</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s10/I2</td>
</tr>
<tr>
<td>1855.386</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s10/F</td>
</tr>
<tr>
<td>1856.191</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s7/I0</td>
</tr>
<tr>
<td>1857.290</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s7/F</td>
</tr>
<tr>
<td>1858.584</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s4/I1</td>
</tr>
<tr>
<td>1859.683</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R12C26[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s4/F</td>
</tr>
<tr>
<td>1860.520</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n437_s1/I2</td>
</tr>
<tr>
<td>1861.552</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n437_s1/F</td>
</tr>
<tr>
<td>1861.552</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1851.850</td>
<td>1851.850</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>1852.832</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1854.193</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>1854.163</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td>1853.763</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C27[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.850</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.856, 46.870%; route: 3.913, 47.559%; tC2Q: 0.458, 5.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1861.552</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1853.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1850.000</td>
<td>1850.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1851.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1853.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0/CLK</td>
</tr>
<tr>
<td>1853.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0/Q</td>
</tr>
<tr>
<td>1854.760</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s10/I2</td>
</tr>
<tr>
<td>1855.386</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s10/F</td>
</tr>
<tr>
<td>1856.191</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s7/I0</td>
</tr>
<tr>
<td>1857.290</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s7/F</td>
</tr>
<tr>
<td>1858.584</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s4/I1</td>
</tr>
<tr>
<td>1859.683</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R12C26[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s4/F</td>
</tr>
<tr>
<td>1860.520</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s1/I2</td>
</tr>
<tr>
<td>1861.552</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s1/F</td>
</tr>
<tr>
<td>1861.552</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1851.850</td>
<td>1851.850</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>1852.832</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1854.193</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>1854.163</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td>1853.763</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.850</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.856, 46.870%; route: 3.913, 47.559%; tC2Q: 0.458, 5.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1861.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1853.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1850.000</td>
<td>1850.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1851.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1853.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0/CLK</td>
</tr>
<tr>
<td>1853.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0/Q</td>
</tr>
<tr>
<td>1854.760</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s10/I2</td>
</tr>
<tr>
<td>1855.386</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s10/F</td>
</tr>
<tr>
<td>1856.191</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s7/I0</td>
</tr>
<tr>
<td>1857.290</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s7/F</td>
</tr>
<tr>
<td>1858.584</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s4/I1</td>
</tr>
<tr>
<td>1859.683</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R12C26[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s4/F</td>
</tr>
<tr>
<td>1860.864</td>
<td>1.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n432_s1/I3</td>
</tr>
<tr>
<td>1861.490</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n432_s1/F</td>
</tr>
<tr>
<td>1861.490</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1851.850</td>
<td>1851.850</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>1852.832</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1854.193</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>1854.163</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td>1853.763</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.850</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.450, 42.251%; route: 4.257, 52.136%; tC2Q: 0.458, 5.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1861.102</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1853.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1850.000</td>
<td>1850.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1851.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1853.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0/CLK</td>
</tr>
<tr>
<td>1853.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0/Q</td>
</tr>
<tr>
<td>1854.760</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s10/I2</td>
</tr>
<tr>
<td>1855.386</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s10/F</td>
</tr>
<tr>
<td>1856.191</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s7/I0</td>
</tr>
<tr>
<td>1857.290</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s7/F</td>
</tr>
<tr>
<td>1858.584</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s4/I1</td>
</tr>
<tr>
<td>1859.645</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R12C26[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s4/F</td>
</tr>
<tr>
<td>1860.070</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n431_s1/I3</td>
</tr>
<tr>
<td>1861.102</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n431_s1/F</td>
</tr>
<tr>
<td>1861.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1851.850</td>
<td>1851.850</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>1852.832</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1854.193</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>1854.163</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td>1853.763</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.850</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.818, 49.093%; route: 3.501, 45.014%; tC2Q: 0.458, 5.893%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1860.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1853.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1850.000</td>
<td>1850.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1851.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1853.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0/CLK</td>
</tr>
<tr>
<td>1853.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0/Q</td>
</tr>
<tr>
<td>1854.760</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s10/I2</td>
</tr>
<tr>
<td>1855.386</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s10/F</td>
</tr>
<tr>
<td>1856.191</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s7/I0</td>
</tr>
<tr>
<td>1857.290</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s7/F</td>
</tr>
<tr>
<td>1858.584</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s4/I1</td>
</tr>
<tr>
<td>1859.645</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R12C26[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s4/F</td>
</tr>
<tr>
<td>1860.074</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n436_s3/I3</td>
</tr>
<tr>
<td>1860.700</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n436_s3/F</td>
</tr>
<tr>
<td>1860.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1851.850</td>
<td>1851.850</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>1852.832</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1854.193</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>1854.163</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td>1853.763</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C27[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.850</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.412, 46.264%; route: 3.505, 47.521%; tC2Q: 0.458, 6.215%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1860.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1854.119</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1850.000</td>
<td>1850.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1851.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1853.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0/CLK</td>
</tr>
<tr>
<td>1853.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C23[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0/Q</td>
</tr>
<tr>
<td>1855.082</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C25[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/n2793_s0/I1</td>
</tr>
<tr>
<td>1856.127</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C25[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n2793_s0/COUT</td>
</tr>
<tr>
<td>1856.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C25[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n2794_s0/CIN</td>
</tr>
<tr>
<td>1856.184</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R6C25[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n2794_s0/COUT</td>
</tr>
<tr>
<td>1857.567</td>
<td>1.383</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/n2835_s1/I0</td>
</tr>
<tr>
<td>1858.599</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C25[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n2835_s1/F</td>
</tr>
<tr>
<td>1858.604</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s3/I3</td>
</tr>
<tr>
<td>1859.406</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/trigger_seq_start_s3/F</td>
</tr>
<tr>
<td>1860.928</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1851.850</td>
<td>1851.850</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>1852.832</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1854.193</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>1854.163</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td>1854.120</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.850</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.936, 38.615%; route: 4.209, 55.356%; tC2Q: 0.458, 6.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1860.527</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1853.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1850.000</td>
<td>1850.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1851.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1853.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0/CLK</td>
</tr>
<tr>
<td>1853.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0/Q</td>
</tr>
<tr>
<td>1854.760</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s10/I2</td>
</tr>
<tr>
<td>1855.386</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s10/F</td>
</tr>
<tr>
<td>1856.191</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s7/I0</td>
</tr>
<tr>
<td>1857.290</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s7/F</td>
</tr>
<tr>
<td>1858.584</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s4/I1</td>
</tr>
<tr>
<td>1859.683</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R12C26[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s4/F</td>
</tr>
<tr>
<td>1859.705</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n435_s1/I3</td>
</tr>
<tr>
<td>1860.527</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n435_s1/F</td>
</tr>
<tr>
<td>1860.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1851.850</td>
<td>1851.850</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>1852.832</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1854.193</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>1854.163</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td>1853.763</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C26[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.850</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.646, 50.623%; route: 3.098, 43.014%; tC2Q: 0.458, 6.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1860.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1854.119</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1850.000</td>
<td>1850.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1851.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1853.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_6_s0/CLK</td>
</tr>
<tr>
<td>1853.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C21[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_6_s0/Q</td>
</tr>
<tr>
<td>1855.239</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s6/I2</td>
</tr>
<tr>
<td>1855.865</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C26[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s6/F</td>
</tr>
<tr>
<td>1857.154</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s4/I0</td>
</tr>
<tr>
<td>1857.976</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C26[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s4/F</td>
</tr>
<tr>
<td>1858.792</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s3/I0</td>
</tr>
<tr>
<td>1859.853</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C26[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s3/F</td>
</tr>
<tr>
<td>1860.222</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1851.850</td>
<td>1851.850</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>1852.832</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1854.193</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>1854.163</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td>1854.120</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.850</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.509, 36.375%; route: 3.930, 56.980%; tC2Q: 0.458, 6.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1860.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1854.119</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1850.000</td>
<td>1850.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1851.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1853.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_6_s0/CLK</td>
</tr>
<tr>
<td>1853.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C21[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_6_s0/Q</td>
</tr>
<tr>
<td>1855.239</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s6/I2</td>
</tr>
<tr>
<td>1855.865</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C26[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s6/F</td>
</tr>
<tr>
<td>1857.154</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s4/I0</td>
</tr>
<tr>
<td>1857.976</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C26[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s4/F</td>
</tr>
<tr>
<td>1858.796</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s5/I1</td>
</tr>
<tr>
<td>1859.857</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C26[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s5/F</td>
</tr>
<tr>
<td>1860.194</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1851.850</td>
<td>1851.850</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>1852.832</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1854.193</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>1854.163</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td>1854.120</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.850</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.509, 36.527%; route: 3.902, 56.801%; tC2Q: 0.458, 6.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1859.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1853.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1850.000</td>
<td>1850.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1851.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1853.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_6_s0/CLK</td>
</tr>
<tr>
<td>1853.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C21[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_6_s0/Q</td>
</tr>
<tr>
<td>1855.239</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s6/I2</td>
</tr>
<tr>
<td>1855.865</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C26[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s6/F</td>
</tr>
<tr>
<td>1857.154</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s4/I0</td>
</tr>
<tr>
<td>1857.976</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C26[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s4/F</td>
</tr>
<tr>
<td>1858.796</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n329_s3/I1</td>
</tr>
<tr>
<td>1859.828</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n329_s3/F</td>
</tr>
<tr>
<td>1859.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1851.850</td>
<td>1851.850</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>1852.832</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1854.193</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>1854.163</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td>1853.763</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.850</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.480, 38.133%; route: 3.565, 54.820%; tC2Q: 0.458, 7.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1859.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1853.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1850.000</td>
<td>1850.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1851.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1853.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0/CLK</td>
</tr>
<tr>
<td>1853.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C21[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s0/Q</td>
</tr>
<tr>
<td>1854.760</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s10/I2</td>
</tr>
<tr>
<td>1855.386</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s10/F</td>
</tr>
<tr>
<td>1856.191</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s7/I0</td>
</tr>
<tr>
<td>1857.290</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n429_s7/F</td>
</tr>
<tr>
<td>1858.584</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n438_s2/I2</td>
</tr>
<tr>
<td>1859.616</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n438_s2/F</td>
</tr>
<tr>
<td>1859.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1851.850</td>
<td>1851.850</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>1852.832</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1854.193</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLK</td>
</tr>
<tr>
<td>1854.163</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
<tr>
<td>1853.763</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.850</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 43.822%; route: 3.076, 48.893%; tC2Q: 0.458, 7.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1859.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1853.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1850.000</td>
<td>1850.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1851.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1853.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0/CLK</td>
</tr>
<tr>
<td>1853.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C23[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0/Q</td>
</tr>
<tr>
<td>1855.082</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C25[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/n2793_s0/I1</td>
</tr>
<tr>
<td>1856.127</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C25[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n2793_s0/COUT</td>
</tr>
<tr>
<td>1856.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C25[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n2794_s0/CIN</td>
</tr>
<tr>
<td>1856.184</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R6C25[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n2794_s0/COUT</td>
</tr>
<tr>
<td>1856.763</td>
<td>0.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/n2815_s2/I1</td>
</tr>
<tr>
<td>1857.789</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C25[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n2815_s2/F</td>
</tr>
<tr>
<td>1858.208</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n2814_s1/I3</td>
</tr>
<tr>
<td>1859.240</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C24[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n2814_s1/F</td>
</tr>
<tr>
<td>1859.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1851.850</td>
<td>1851.850</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>1852.832</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1854.193</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1854.163</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td>1853.763</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C24[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.850</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.160, 53.419%; route: 2.297, 38.833%; tC2Q: 0.458, 7.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1858.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1853.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1850.000</td>
<td>1850.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1851.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1853.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0/CLK</td>
</tr>
<tr>
<td>1853.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C23[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0/Q</td>
</tr>
<tr>
<td>1855.082</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C25[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/n2793_s0/I1</td>
</tr>
<tr>
<td>1856.127</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C25[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n2793_s0/COUT</td>
</tr>
<tr>
<td>1856.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C25[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n2794_s0/CIN</td>
</tr>
<tr>
<td>1856.184</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R6C25[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n2794_s0/COUT</td>
</tr>
<tr>
<td>1857.567</td>
<td>1.383</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/n2835_s2/I1</td>
</tr>
<tr>
<td>1858.666</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n2835_s2/F</td>
</tr>
<tr>
<td>1858.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1851.850</td>
<td>1851.850</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>1852.832</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1854.193</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>1854.163</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td>1853.763</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.850</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.201, 41.209%; route: 2.682, 50.209%; tC2Q: 0.458, 8.581%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1858.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1853.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1850.000</td>
<td>1850.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1851.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1853.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_2_s0/CLK</td>
</tr>
<tr>
<td>1853.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_2_s0/Q</td>
</tr>
<tr>
<td>1855.247</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C24[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n2765_s10/I0</td>
</tr>
<tr>
<td>1856.205</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C24[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n2765_s10/COUT</td>
</tr>
<tr>
<td>1857.573</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg1_s0/I3</td>
</tr>
<tr>
<td>1858.605</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/start_reg1_s0/F</td>
</tr>
<tr>
<td>1858.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/start_reg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1851.850</td>
<td>1851.850</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>1852.832</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1854.193</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLK</td>
</tr>
<tr>
<td>1854.163</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td>1853.763</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.850</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 37.689%; route: 2.832, 53.630%; tC2Q: 0.458, 8.680%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1007.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.895</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>1000.981</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1002.342</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLK</td>
</tr>
<tr>
<td>1002.800</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R13C26[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/Q</td>
</tr>
<tr>
<td>1005.727</td>
<td>2.926</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C24[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/n2826_s9/CIN</td>
</tr>
<tr>
<td>1005.784</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n2826_s9/COUT</td>
</tr>
<tr>
<td>1005.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/n2826_s10/CIN</td>
</tr>
<tr>
<td>1005.841</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n2826_s10/COUT</td>
</tr>
<tr>
<td>1005.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C24[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n2826_s11/CIN</td>
</tr>
<tr>
<td>1005.898</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n2826_s11/COUT</td>
</tr>
<tr>
<td>1006.466</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n2827_s0/I1</td>
</tr>
<tr>
<td>1007.565</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n2827_s0/F</td>
</tr>
<tr>
<td>1007.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>1000.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>1000.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1001.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1003.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>1003.295</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>1002.895</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.270, 24.314%; route: 3.495, 66.911%; tC2Q: 0.458, 8.775%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1858.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1853.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1850.000</td>
<td>1850.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1851.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1853.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0/CLK</td>
</tr>
<tr>
<td>1853.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C23[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0/Q</td>
</tr>
<tr>
<td>1855.082</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C25[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/n2793_s0/I1</td>
</tr>
<tr>
<td>1856.127</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C25[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n2793_s0/COUT</td>
</tr>
<tr>
<td>1856.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C25[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n2794_s0/CIN</td>
</tr>
<tr>
<td>1856.184</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R6C25[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n2794_s0/COUT</td>
</tr>
<tr>
<td>1857.257</td>
<td>1.073</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/n2816_s3/I2</td>
</tr>
<tr>
<td>1858.289</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n2816_s3/F</td>
</tr>
<tr>
<td>1858.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1851.850</td>
<td>1851.850</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>1852.832</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1854.193</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1854.163</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
<tr>
<td>1853.763</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.850</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.134, 42.987%; route: 2.372, 47.780%; tC2Q: 0.458, 9.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1858.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1853.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1850.000</td>
<td>1850.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1851.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1853.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0/CLK</td>
</tr>
<tr>
<td>1853.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C23[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0/Q</td>
</tr>
<tr>
<td>1855.082</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C25[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/n2793_s0/I1</td>
</tr>
<tr>
<td>1856.127</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C25[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n2793_s0/COUT</td>
</tr>
<tr>
<td>1856.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C25[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n2794_s0/CIN</td>
</tr>
<tr>
<td>1856.184</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R6C25[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n2794_s0/COUT</td>
</tr>
<tr>
<td>1857.257</td>
<td>1.073</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n2815_s3/I3</td>
</tr>
<tr>
<td>1858.289</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C25[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n2815_s3/F</td>
</tr>
<tr>
<td>1858.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1851.850</td>
<td>1851.850</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>1852.832</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1854.193</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1854.163</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
<tr>
<td>1853.763</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C25[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.850</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.134, 42.987%; route: 2.372, 47.780%; tC2Q: 0.458, 9.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1858.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1853.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1850.000</td>
<td>1850.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1851.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1853.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0/CLK</td>
</tr>
<tr>
<td>1853.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C23[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0/Q</td>
</tr>
<tr>
<td>1855.082</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C25[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/n2793_s0/I1</td>
</tr>
<tr>
<td>1856.127</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C25[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n2793_s0/COUT</td>
</tr>
<tr>
<td>1856.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C25[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n2794_s0/CIN</td>
</tr>
<tr>
<td>1856.184</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R6C25[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n2794_s0/COUT</td>
</tr>
<tr>
<td>1857.257</td>
<td>1.073</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/n2813_s3/I2</td>
</tr>
<tr>
<td>1858.289</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C25[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n2813_s3/F</td>
</tr>
<tr>
<td>1858.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1851.850</td>
<td>1851.850</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>1852.832</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1854.193</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1854.163</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
<tr>
<td>1853.763</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C25[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.850</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.134, 42.987%; route: 2.372, 47.780%; tC2Q: 0.458, 9.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1856.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1853.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/internal_reg_match_ctl_en_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1850.000</td>
<td>1850.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1851.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1853.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/internal_reg_match_ctl_en_0_s0/CLK</td>
</tr>
<tr>
<td>1853.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R7C20[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/internal_reg_match_ctl_en_0_s0/Q</td>
</tr>
<tr>
<td>1855.766</td>
<td>1.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/n1091_s0/I3</td>
</tr>
<tr>
<td>1856.865</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_2/n1091_s0/F</td>
</tr>
<tr>
<td>1856.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1851.850</td>
<td>1851.850</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>1852.832</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1854.193</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_10_s0/CLK</td>
</tr>
<tr>
<td>1854.163</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_10_s0</td>
</tr>
<tr>
<td>1853.763</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.850</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 31.038%; route: 1.984, 56.018%; tC2Q: 0.458, 12.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1856.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1853.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/internal_reg_match_ctl_en_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1850.000</td>
<td>1850.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1851.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1853.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/internal_reg_match_ctl_en_0_s0/CLK</td>
</tr>
<tr>
<td>1853.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R7C20[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/internal_reg_match_ctl_en_0_s0/Q</td>
</tr>
<tr>
<td>1855.766</td>
<td>1.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/n1247_s0/I3</td>
</tr>
<tr>
<td>1856.865</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_2/n1247_s0/F</td>
</tr>
<tr>
<td>1856.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1851.850</td>
<td>1851.850</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>1852.832</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1854.193</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_14_s0/CLK</td>
</tr>
<tr>
<td>1854.163</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_14_s0</td>
</tr>
<tr>
<td>1853.763</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.850</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 31.038%; route: 1.984, 56.018%; tC2Q: 0.458, 12.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1856.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1853.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/internal_reg_match_ctl_en_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1850.000</td>
<td>1850.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>1850.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>1850.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1851.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1853.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/internal_reg_match_ctl_en_0_s0/CLK</td>
</tr>
<tr>
<td>1853.783</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R7C20[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/internal_reg_match_ctl_en_0_s0/Q</td>
</tr>
<tr>
<td>1855.766</td>
<td>1.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/n1364_s0/I3</td>
</tr>
<tr>
<td>1856.865</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_2/n1364_s0/F</td>
</tr>
<tr>
<td>1856.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1851.850</td>
<td>1851.850</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>1851.850</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>1852.832</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1854.193</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_17_s0/CLK</td>
</tr>
<tr>
<td>1854.163</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_17_s0</td>
</tr>
<tr>
<td>1853.763</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.850</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 31.038%; route: 1.984, 56.018%; tC2Q: 0.458, 12.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/deserializerEnable_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/deserializerBuffer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>TOPSIDE[1]</td>
<td>divide_by_eight_interface/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>dut/deserializerEnable_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">dut/deserializerEnable_s0/Q</td>
</tr>
<tr>
<td>0.762</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" font-weight:bold;">dut/deserializerBuffer_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.646</td>
<td>1.646</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.829</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>dut/deserializerBuffer_2_s0/CLK</td>
</tr>
<tr>
<td>1.859</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/deserializerBuffer_2_s0</td>
</tr>
<tr>
<td>1.874</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>dut/deserializerBuffer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.246, 42.477%; tC2Q: 0.333, 57.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/deserializerEnable_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/deserializerBuffer_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>TOPSIDE[1]</td>
<td>divide_by_eight_interface/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>dut/deserializerEnable_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">dut/deserializerEnable_s0/Q</td>
</tr>
<tr>
<td>0.762</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" font-weight:bold;">dut/deserializerBuffer_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.646</td>
<td>1.646</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.829</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>dut/deserializerBuffer_3_s0/CLK</td>
</tr>
<tr>
<td>1.859</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/deserializerBuffer_3_s0</td>
</tr>
<tr>
<td>1.874</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>dut/deserializerBuffer_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.246, 42.477%; tC2Q: 0.333, 57.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/deserializerEnable_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/deserializerBuffer_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>TOPSIDE[1]</td>
<td>divide_by_eight_interface/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>dut/deserializerEnable_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">dut/deserializerEnable_s0/Q</td>
</tr>
<tr>
<td>0.762</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">dut/deserializerBuffer_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.646</td>
<td>1.646</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.829</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>dut/deserializerBuffer_4_s0/CLK</td>
</tr>
<tr>
<td>1.859</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/deserializerBuffer_4_s0</td>
</tr>
<tr>
<td>1.874</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>dut/deserializerBuffer_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.246, 42.477%; tC2Q: 0.333, 57.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/deserializerEnable_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/deserializerBuffer_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>TOPSIDE[1]</td>
<td>divide_by_eight_interface/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>dut/deserializerEnable_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">dut/deserializerEnable_s0/Q</td>
</tr>
<tr>
<td>0.762</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td style=" font-weight:bold;">dut/deserializerBuffer_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.646</td>
<td>1.646</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.829</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td>dut/deserializerBuffer_5_s0/CLK</td>
</tr>
<tr>
<td>1.859</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/deserializerBuffer_5_s0</td>
</tr>
<tr>
<td>1.874</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C8[2][B]</td>
<td>dut/deserializerBuffer_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.246, 42.477%; tC2Q: 0.333, 57.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.050</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>148.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>149.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_56_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_56_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>66</td>
<td>TOPSIDE[1]</td>
<td>divide_by_eight_interface/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>148.939</td>
<td>0.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_56_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>148.992</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>149.959</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_56_s0/CLK</td>
</tr>
<tr>
<td>149.989</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_56_s0</td>
</tr>
<tr>
<td>149.989</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C6[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_56_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.791, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/deserializerEnable_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/RdDataValid_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>TOPSIDE[1]</td>
<td>divide_by_eight_interface/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>dut/deserializerEnable_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">dut/deserializerEnable_s0/Q</td>
</tr>
<tr>
<td>1.020</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">dut/RdDataValid_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.646</td>
<td>1.646</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.829</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>dut/RdDataValid_s1/CLK</td>
</tr>
<tr>
<td>1.859</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/RdDataValid_s1</td>
</tr>
<tr>
<td>1.874</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>dut/RdDataValid_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.504, 60.176%; tC2Q: 0.333, 39.824%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/deserializerEnable_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/deserializerBuffer_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>TOPSIDE[1]</td>
<td>divide_by_eight_interface/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>dut/deserializerEnable_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">dut/deserializerEnable_s0/Q</td>
</tr>
<tr>
<td>1.092</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[2][B]</td>
<td style=" font-weight:bold;">dut/deserializerBuffer_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.646</td>
<td>1.646</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.829</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[2][B]</td>
<td>dut/deserializerBuffer_0_s0/CLK</td>
</tr>
<tr>
<td>1.859</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/deserializerBuffer_0_s0</td>
</tr>
<tr>
<td>1.874</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C9[2][B]</td>
<td>dut/deserializerBuffer_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.575, 63.318%; tC2Q: 0.333, 36.682%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/deserializerEnable_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/deserializerBuffer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>TOPSIDE[1]</td>
<td>divide_by_eight_interface/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>dut/deserializerEnable_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">dut/deserializerEnable_s0/Q</td>
</tr>
<tr>
<td>1.092</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[2][A]</td>
<td style=" font-weight:bold;">dut/deserializerBuffer_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.646</td>
<td>1.646</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.829</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[2][A]</td>
<td>dut/deserializerBuffer_1_s0/CLK</td>
</tr>
<tr>
<td>1.859</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/deserializerBuffer_1_s0</td>
</tr>
<tr>
<td>1.874</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C9[2][A]</td>
<td>dut/deserializerBuffer_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.575, 63.318%; tC2Q: 0.333, 36.682%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/deserializerEnable_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/deserializerBuffer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>TOPSIDE[1]</td>
<td>divide_by_eight_interface/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>dut/deserializerEnable_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">dut/deserializerEnable_s0/Q</td>
</tr>
<tr>
<td>1.092</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[2][B]</td>
<td style=" font-weight:bold;">dut/deserializerBuffer_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.646</td>
<td>1.646</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.829</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[2][B]</td>
<td>dut/deserializerBuffer_6_s0/CLK</td>
</tr>
<tr>
<td>1.859</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/deserializerBuffer_6_s0</td>
</tr>
<tr>
<td>1.874</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C10[2][B]</td>
<td>dut/deserializerBuffer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.575, 63.318%; tC2Q: 0.333, 36.682%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/deserializerEnable_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/deserializerBuffer_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>TOPSIDE[1]</td>
<td>divide_by_eight_interface/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>dut/deserializerEnable_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">dut/deserializerEnable_s0/Q</td>
</tr>
<tr>
<td>1.092</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[2][A]</td>
<td style=" font-weight:bold;">dut/deserializerBuffer_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.646</td>
<td>1.646</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.829</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[2][A]</td>
<td>dut/deserializerBuffer_7_s0/CLK</td>
</tr>
<tr>
<td>1.859</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/deserializerBuffer_7_s0</td>
</tr>
<tr>
<td>1.874</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C10[2][A]</td>
<td>dut/deserializerBuffer_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.575, 63.318%; tC2Q: 0.333, 36.682%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/deserializerEnable_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/deserializerCycleCount_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>TOPSIDE[1]</td>
<td>divide_by_eight_interface/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>dut/deserializerEnable_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">dut/deserializerEnable_s0/Q</td>
</tr>
<tr>
<td>0.785</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>dut/n620_s0/I3</td>
</tr>
<tr>
<td>1.170</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C10[2][A]</td>
<td style=" background: #97FFFF;">dut/n620_s0/F</td>
</tr>
<tr>
<td>1.408</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td style=" font-weight:bold;">dut/deserializerCycleCount_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.646</td>
<td>1.646</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.829</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>dut/deserializerCycleCount_2_s0/CLK</td>
</tr>
<tr>
<td>1.859</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/deserializerCycleCount_2_s0</td>
</tr>
<tr>
<td>1.874</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>dut/deserializerCycleCount_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 31.424%; route: 0.507, 41.370%; tC2Q: 0.333, 27.207%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/deserializerEnable_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/deserializerCycleCount_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>TOPSIDE[1]</td>
<td>divide_by_eight_interface/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>dut/deserializerEnable_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">dut/deserializerEnable_s0/Q</td>
</tr>
<tr>
<td>0.785</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>dut/n620_s0/I3</td>
</tr>
<tr>
<td>1.170</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C10[2][A]</td>
<td style=" background: #97FFFF;">dut/n620_s0/F</td>
</tr>
<tr>
<td>1.408</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">dut/deserializerCycleCount_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.646</td>
<td>1.646</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight_serial/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.829</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>dut/deserializerCycleCount_3_s0/CLK</td>
</tr>
<tr>
<td>1.859</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/deserializerCycleCount_3_s0</td>
</tr>
<tr>
<td>1.874</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>dut/deserializerCycleCount_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 31.424%; route: 0.507, 41.370%; tC2Q: 0.333, 27.207%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/fData_RD_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_36_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>TOPSIDE[1]</td>
<td>divide_by_eight_interface/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>dut/fData_RD_1_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" font-weight:bold;">dut/fData_RD_1_s0/Q</td>
</tr>
<tr>
<td>1.430</td>
<td>0.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_36_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_36_s0/CLK</td>
</tr>
<tr>
<td>1.841</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_36_s0</td>
</tr>
<tr>
<td>1.841</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C7[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_36_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.628</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.914, 73.269%; tC2Q: 0.333, 26.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/serializerByteBuffer_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_45_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>TOPSIDE[1]</td>
<td>divide_by_eight_interface/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td>dut/serializerByteBuffer_1_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td style=" font-weight:bold;">dut/serializerByteBuffer_1_s0/Q</td>
</tr>
<tr>
<td>1.431</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_45_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_45_s0/CLK</td>
</tr>
<tr>
<td>1.841</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_45_s0</td>
</tr>
<tr>
<td>1.841</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C7[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_45_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.628</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.915, 73.295%; tC2Q: 0.333, 26.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>testStateCounter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>TOPSIDE[1]</td>
<td>divide_by_eight_interface/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>testStateCounter_16_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C13[2][A]</td>
<td style=" font-weight:bold;">testStateCounter_16_s0/Q</td>
</tr>
<tr>
<td>1.432</td>
<td>0.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_25_s0/CLK</td>
</tr>
<tr>
<td>1.841</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_25_s0</td>
</tr>
<tr>
<td>1.841</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.628</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.916, 73.320%; tC2Q: 0.333, 26.680%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>testStateCounter_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/trig_dly_in_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>TOPSIDE[1]</td>
<td>divide_by_eight_interface/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>testStateCounter_19_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C14[0][B]</td>
<td style=" font-weight:bold;">testStateCounter_19_s0/Q</td>
</tr>
<tr>
<td>1.451</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/trig_dly_in_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/trig_dly_in_19_s0/CLK</td>
</tr>
<tr>
<td>1.841</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/trig_dly_in_19_s0</td>
</tr>
<tr>
<td>1.841</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/trig_dly_in_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.628</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.935, 73.721%; tC2Q: 0.333, 26.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>testStateCounter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/trig_dly_in_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>TOPSIDE[1]</td>
<td>divide_by_eight_interface/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>testStateCounter_18_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C14[0][A]</td>
<td style=" font-weight:bold;">testStateCounter_18_s0/Q</td>
</tr>
<tr>
<td>1.453</td>
<td>0.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/trig_dly_in_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/trig_dly_in_18_s0/CLK</td>
</tr>
<tr>
<td>1.841</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/trig_dly_in_18_s0</td>
</tr>
<tr>
<td>1.841</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C20[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/trig_dly_in_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.628</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.936, 73.745%; tC2Q: 0.333, 26.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>testStateCounter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>TOPSIDE[1]</td>
<td>divide_by_eight_interface/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>testStateCounter_14_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">testStateCounter_14_s0/Q</td>
</tr>
<tr>
<td>1.453</td>
<td>0.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_23_s0/CLK</td>
</tr>
<tr>
<td>1.841</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_23_s0</td>
</tr>
<tr>
<td>1.841</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.628</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.936, 73.745%; tC2Q: 0.333, 26.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>testStateCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/trig_dly_in_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>TOPSIDE[1]</td>
<td>divide_by_eight_interface/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>testStateCounter_2_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">testStateCounter_2_s0/Q</td>
</tr>
<tr>
<td>1.454</td>
<td>0.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/trig_dly_in_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/trig_dly_in_2_s0/CLK</td>
</tr>
<tr>
<td>1.841</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/trig_dly_in_2_s0</td>
</tr>
<tr>
<td>1.841</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/trig_dly_in_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.628</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.937, 73.770%; tC2Q: 0.333, 26.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>testStateCounter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>TOPSIDE[1]</td>
<td>divide_by_eight_interface/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[1][B]</td>
<td>testStateCounter_9_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R14C12[1][B]</td>
<td style=" font-weight:bold;">testStateCounter_9_s0/Q</td>
</tr>
<tr>
<td>1.454</td>
<td>0.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0/CLK</td>
</tr>
<tr>
<td>1.841</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0</td>
</tr>
<tr>
<td>1.841</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C13[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.628</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.937, 73.770%; tC2Q: 0.333, 26.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/fData_RD_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_35_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>TOPSIDE[1]</td>
<td>divide_by_eight_interface/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[0][A]</td>
<td>dut/fData_RD_0_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C9[0][A]</td>
<td style=" font-weight:bold;">dut/fData_RD_0_s0/Q</td>
</tr>
<tr>
<td>1.472</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_35_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_35_s0/CLK</td>
</tr>
<tr>
<td>1.841</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_35_s0</td>
</tr>
<tr>
<td>1.841</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_35_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.628</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.955, 74.135%; tC2Q: 0.333, 25.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/fData_RD_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_37_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>TOPSIDE[1]</td>
<td>divide_by_eight_interface/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>dut/fData_RD_2_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td style=" font-weight:bold;">dut/fData_RD_2_s0/Q</td>
</tr>
<tr>
<td>1.472</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_37_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_37_s0/CLK</td>
</tr>
<tr>
<td>1.841</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_37_s0</td>
</tr>
<tr>
<td>1.841</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_37_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.628</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.955, 74.135%; tC2Q: 0.333, 25.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/fData_RD_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_38_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>TOPSIDE[1]</td>
<td>divide_by_eight_interface/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>dut/fData_RD_3_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">dut/fData_RD_3_s0/Q</td>
</tr>
<tr>
<td>1.472</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_38_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_38_s0/CLK</td>
</tr>
<tr>
<td>1.841</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_38_s0</td>
</tr>
<tr>
<td>1.841</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_38_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.628</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.955, 74.135%; tC2Q: 0.333, 25.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/fData_RD_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_39_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>TOPSIDE[1]</td>
<td>divide_by_eight_interface/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td>dut/fData_RD_4_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" font-weight:bold;">dut/fData_RD_4_s0/Q</td>
</tr>
<tr>
<td>1.472</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_39_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_39_s0/CLK</td>
</tr>
<tr>
<td>1.841</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_39_s0</td>
</tr>
<tr>
<td>1.841</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_39_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.628</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.955, 74.135%; tC2Q: 0.333, 25.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/fData_RD_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_40_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>TOPSIDE[1]</td>
<td>divide_by_eight_interface/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>dut/fData_RD_5_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">dut/fData_RD_5_s0/Q</td>
</tr>
<tr>
<td>1.472</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_40_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_40_s0/CLK</td>
</tr>
<tr>
<td>1.841</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_40_s0</td>
</tr>
<tr>
<td>1.841</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_40_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.628</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.955, 74.135%; tC2Q: 0.333, 25.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.698</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>505.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>503.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>499.999</td>
<td>499.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>499.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>499.999</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>500.983</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>502.710</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>503.169</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>505.950</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>500.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>500.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>501.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>503.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>503.295</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>503.251</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.613</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.781, 85.851%; tC2Q: 0.458, 14.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.698</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>505.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>503.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>499.999</td>
<td>499.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>499.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>499.999</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>500.983</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>502.710</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>503.169</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>505.950</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>500.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>500.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>501.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>503.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>503.295</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>503.251</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.613</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.781, 85.851%; tC2Q: 0.458, 14.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.698</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>505.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>503.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>499.999</td>
<td>499.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>499.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>499.999</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>500.983</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>502.710</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>503.169</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>505.950</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>500.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>500.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>501.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>503.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>503.295</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>503.251</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C24[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.613</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.781, 85.851%; tC2Q: 0.458, 14.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>21.688</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>24.469</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_sep_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C20[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.781, 85.851%; tC2Q: 0.458, 14.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>21.688</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>24.469</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C20[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.781, 85.851%; tC2Q: 0.458, 14.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>21.688</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>24.469</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_1_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.781, 85.851%; tC2Q: 0.458, 14.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>21.688</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>24.469</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_2_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.781, 85.851%; tC2Q: 0.458, 14.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>21.688</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>24.469</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_3_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.781, 85.851%; tC2Q: 0.458, 14.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>21.688</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>24.469</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_4_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.781, 85.851%; tC2Q: 0.458, 14.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>21.688</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>24.469</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_5_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.781, 85.851%; tC2Q: 0.458, 14.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>21.688</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>24.469</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_6_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.781, 85.851%; tC2Q: 0.458, 14.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>21.688</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>24.469</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_7_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.781, 85.851%; tC2Q: 0.458, 14.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>21.688</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>24.469</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_8_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.781, 85.851%; tC2Q: 0.458, 14.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>21.688</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>24.469</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_9_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C19[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.781, 85.851%; tC2Q: 0.458, 14.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>21.688</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>24.469</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_10_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.781, 85.851%; tC2Q: 0.458, 14.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>21.688</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>24.469</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_11_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.781, 85.851%; tC2Q: 0.458, 14.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>21.688</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>24.469</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_12_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.781, 85.851%; tC2Q: 0.458, 14.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>21.688</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>24.469</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_13_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C20[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.781, 85.851%; tC2Q: 0.458, 14.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>21.688</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>24.469</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_14_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.781, 85.851%; tC2Q: 0.458, 14.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>21.688</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>24.469</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_15_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.781, 85.851%; tC2Q: 0.458, 14.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>21.688</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>24.469</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_16_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.781, 85.851%; tC2Q: 0.458, 14.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>21.688</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>24.469</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_17_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.781, 85.851%; tC2Q: 0.458, 14.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>21.688</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>24.469</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_18_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.781, 85.851%; tC2Q: 0.458, 14.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>21.688</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>24.469</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_19_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C20[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.781, 85.851%; tC2Q: 0.458, 14.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>21.688</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>24.469</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_20_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C20[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 36.306%; route: 1.727, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.781, 85.851%; tC2Q: 0.458, 14.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1356.060</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1352.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1351.850</td>
<td>1351.850</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1351.850</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>1351.850</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>1352.697</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1353.919</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>1354.252</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>1356.060</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1350.000</td>
<td>1350.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1350.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>1350.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>1350.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>1350.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1351.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1352.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>1352.685</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>1352.700</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.586</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.850</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 84.433%; tC2Q: 0.333, 15.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1356.060</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1352.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1351.850</td>
<td>1351.850</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1351.850</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>1351.850</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>1352.697</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1353.919</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>1354.252</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>1356.060</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1350.000</td>
<td>1350.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1350.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>1350.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>1350.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>1350.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1351.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1352.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>1352.685</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>1352.700</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.586</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.850</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 84.433%; tC2Q: 0.333, 15.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1356.060</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1352.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1351.850</td>
<td>1351.850</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1351.850</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>1351.850</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>1352.697</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1353.919</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>1354.252</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>1356.060</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1350.000</td>
<td>1350.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1350.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>1350.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>1350.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>1350.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1351.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>329</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1352.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>1352.685</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>1352.700</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C24[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.586</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.850</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 84.433%; tC2Q: 0.333, 15.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.365</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.587</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>20.920</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>22.728</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_sep_s0/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C20[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 84.433%; tC2Q: 0.333, 15.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.365</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.587</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>20.920</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>22.728</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C20[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 84.433%; tC2Q: 0.333, 15.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.365</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.587</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>20.920</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>22.728</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 84.433%; tC2Q: 0.333, 15.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.365</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.587</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>20.920</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>22.728</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 84.433%; tC2Q: 0.333, 15.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.365</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.587</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>20.920</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>22.728</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 84.433%; tC2Q: 0.333, 15.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.365</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.587</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>20.920</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>22.728</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_4_s0/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 84.433%; tC2Q: 0.333, 15.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.365</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.587</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>20.920</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>22.728</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_5_s0/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 84.433%; tC2Q: 0.333, 15.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.365</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.587</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>20.920</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>22.728</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_6_s0/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 84.433%; tC2Q: 0.333, 15.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.365</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.587</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>20.920</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>22.728</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_7_s0/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 84.433%; tC2Q: 0.333, 15.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.365</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.587</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>20.920</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>22.728</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_8_s0/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 84.433%; tC2Q: 0.333, 15.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.365</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.587</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>20.920</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>22.728</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_9_s0/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C19[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 84.433%; tC2Q: 0.333, 15.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.365</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.587</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>20.920</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>22.728</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_10_s0/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 84.433%; tC2Q: 0.333, 15.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.365</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.587</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>20.920</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>22.728</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 84.433%; tC2Q: 0.333, 15.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.365</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.587</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>20.920</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>22.728</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_12_s0/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 84.433%; tC2Q: 0.333, 15.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.365</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.587</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>20.920</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>22.728</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_13_s0/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 84.433%; tC2Q: 0.333, 15.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.365</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.587</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>20.920</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>22.728</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_14_s0/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 84.433%; tC2Q: 0.333, 15.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.365</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.587</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>20.920</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>22.728</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_15_s0/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 84.433%; tC2Q: 0.333, 15.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.365</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.587</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>20.920</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>22.728</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_16_s0/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 84.433%; tC2Q: 0.333, 15.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.365</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.587</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>20.920</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>22.728</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_17_s0/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 84.433%; tC2Q: 0.333, 15.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.365</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.587</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>20.920</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>22.728</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_18_s0/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 84.433%; tC2Q: 0.333, 15.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.365</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.587</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>20.920</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>22.728</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_19_s0/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C20[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 84.433%; tC2Q: 0.333, 15.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.365</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.587</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>20.920</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>91</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>22.728</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_20_s0/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C20[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_2/match_bitwise_pre_reg_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 40.938%; route: 1.222, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 84.433%; tC2Q: 0.333, 15.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.368</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.618</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>crystal</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.368</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.618</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>crystal</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.368</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.618</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>crystal</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.368</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.618</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>crystal</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.368</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.618</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>crystal</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_44_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_44_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_44_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.368</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.618</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>crystal</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.368</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.618</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>crystal</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.368</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.618</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>crystal</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_3_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.368</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.618</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>crystal</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.368</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.618</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>crystal</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_4_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>329</td>
<td>control0[0]</td>
<td>-8.200</td>
<td>1.726</td>
</tr>
<tr>
<td>205</td>
<td>crystalClk_d</td>
<td>-4.671</td>
<td>2.097</td>
</tr>
<tr>
<td>91</td>
<td>rst_ao</td>
<td>-2.698</td>
<td>2.781</td>
</tr>
<tr>
<td>79</td>
<td>n20_3</td>
<td>43.387</td>
<td>3.778</td>
</tr>
<tr>
<td>66</td>
<td>i_clock</td>
<td>35.001</td>
<td>1.284</td>
</tr>
<tr>
<td>58</td>
<td>n790_5</td>
<td>38.394</td>
<td>2.153</td>
</tr>
<tr>
<td>58</td>
<td>data_out_shift_reg_56_7</td>
<td>38.844</td>
<td>1.501</td>
</tr>
<tr>
<td>53</td>
<td>data_to_word_counter_15_14</td>
<td>37.784</td>
<td>2.485</td>
</tr>
<tr>
<td>37</td>
<td>op_reg_en_24</td>
<td>39.557</td>
<td>2.797</td>
</tr>
<tr>
<td>36</td>
<td>n790_4</td>
<td>38.394</td>
<td>1.836</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C21</td>
<td>59.72%</td>
</tr>
<tr>
<td>R14C12</td>
<td>59.72%</td>
</tr>
<tr>
<td>R9C22</td>
<td>56.94%</td>
</tr>
<tr>
<td>R8C24</td>
<td>56.94%</td>
</tr>
<tr>
<td>R14C13</td>
<td>56.94%</td>
</tr>
<tr>
<td>R11C24</td>
<td>55.56%</td>
</tr>
<tr>
<td>R11C26</td>
<td>55.56%</td>
</tr>
<tr>
<td>R7C21</td>
<td>54.17%</td>
</tr>
<tr>
<td>R8C22</td>
<td>54.17%</td>
</tr>
<tr>
<td>R7C18</td>
<td>51.39%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name crystal -period 37.037 -waveform {0 18.518} [get_ports {crystalClk}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name interface_clk -source [get_ports {crystalClk}] -master_clock crystal -divide_by 8 [get_nets {i_clock}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
