
stm32World_pwm1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003dc0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  08003f50  08003f50  00004f50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003ff4  08003ff4  00006068  2**0
                  CONTENTS
  4 .ARM          00000008  08003ff4  08003ff4  00004ff4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003ffc  08003ffc  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003ffc  08003ffc  00004ffc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004000  08004000  00005000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004004  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00006068  2**0
                  CONTENTS
 10 .bss          00000200  20000068  20000068  00006068  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000268  20000268  00006068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000bfd5  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001a9e  00000000  00000000  0001206d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c50  00000000  00000000  00013b10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000099d  00000000  00000000  00014760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001fd3d  00000000  00000000  000150fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000dc97  00000000  00000000  00034e3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c1f3a  00000000  00000000  00042ad1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00104a0b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003b64  00000000  00000000  00104a50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  001085b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003f38 	.word	0x08003f38

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08003f38 	.word	0x08003f38

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <__io_putchar>:
static void MX_GPIO_Init(void);
static void MX_USART1_UART_Init(void);
static void MX_TIM4_Init(void);
/* USER CODE BEGIN PFP */
int __io_putchar(int ch)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b082      	sub	sp, #8
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *) ch, 1, HAL_MAX_DELAY);
 8000568:	6879      	ldr	r1, [r7, #4]
 800056a:	f04f 33ff 	mov.w	r3, #4294967295
 800056e:	2201      	movs	r2, #1
 8000570:	4803      	ldr	r0, [pc, #12]	@ (8000580 <__io_putchar+0x20>)
 8000572:	f002 f9f5 	bl	8002960 <HAL_UART_Transmit>
    return ch;
 8000576:	687b      	ldr	r3, [r7, #4]
}
 8000578:	4618      	mov	r0, r3
 800057a:	3708      	adds	r7, #8
 800057c:	46bd      	mov	sp, r7
 800057e:	bd80      	pop	{r7, pc}
 8000580:	200000cc 	.word	0x200000cc

08000584 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b086      	sub	sp, #24
 8000588:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800058a:	f000 fb83 	bl	8000c94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800058e:	f000 f85f 	bl	8000650 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000592:	f000 f969 	bl	8000868 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000596:	f000 f93d 	bl	8000814 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 800059a:	f000 f8c3 	bl	8000724 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  printf("\n\n\n\n STARTNG PWM....");
 800059e:	4826      	ldr	r0, [pc, #152]	@ (8000638 <main+0xb4>)
 80005a0:	f002 fe5c 	bl	800325c <iprintf>
  printf("\n\n\n\n STARTNG TIMER CHANNEL....");
 80005a4:	4825      	ldr	r0, [pc, #148]	@ (800063c <main+0xb8>)
 80005a6:	f002 fe59 	bl	800325c <iprintf>

  //HAL_TIM_Base_Start_IT(&htim4);
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_1);
 80005aa:	2100      	movs	r1, #0
 80005ac:	4824      	ldr	r0, [pc, #144]	@ (8000640 <main+0xbc>)
 80005ae:	f001 fba3 	bl	8001cf8 <HAL_TIM_PWM_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint16_t pwm_value=0;
 80005b2:	2300      	movs	r3, #0
 80005b4:	82fb      	strh	r3, [r7, #22]
  int8_t pwm_change =0;
 80005b6:	2300      	movs	r3, #0
 80005b8:	757b      	strb	r3, [r7, #21]

  uint32_t now=0, next_tick = 1000 , loop_cnt =0 , next_change = 0;
 80005ba:	2300      	movs	r3, #0
 80005bc:	607b      	str	r3, [r7, #4]
 80005be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80005c2:	613b      	str	r3, [r7, #16]
 80005c4:	2300      	movs	r3, #0
 80005c6:	60fb      	str	r3, [r7, #12]
 80005c8:	2300      	movs	r3, #0
 80005ca:	60bb      	str	r3, [r7, #8]
  while (1)
  {
      now = uwTick;
 80005cc:	4b1d      	ldr	r3, [pc, #116]	@ (8000644 <main+0xc0>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	607b      	str	r3, [r7, #4]
      if ( now >= next_tick){
 80005d2:	687a      	ldr	r2, [r7, #4]
 80005d4:	693b      	ldr	r3, [r7, #16]
 80005d6:	429a      	cmp	r2, r3
 80005d8:	d30f      	bcc.n	80005fa <main+0x76>
          printf("tick %lu and loop count %lu \n",now/1000,loop_cnt);
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	4a1a      	ldr	r2, [pc, #104]	@ (8000648 <main+0xc4>)
 80005de:	fba2 2303 	umull	r2, r3, r2, r3
 80005e2:	099b      	lsrs	r3, r3, #6
 80005e4:	68fa      	ldr	r2, [r7, #12]
 80005e6:	4619      	mov	r1, r3
 80005e8:	4818      	ldr	r0, [pc, #96]	@ (800064c <main+0xc8>)
 80005ea:	f002 fe37 	bl	800325c <iprintf>
          next_tick = now+1000;
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80005f4:	613b      	str	r3, [r7, #16]
          loop_cnt =0;
 80005f6:	2300      	movs	r3, #0
 80005f8:	60fb      	str	r3, [r7, #12]
      }
      if (now >= next_change){
 80005fa:	687a      	ldr	r2, [r7, #4]
 80005fc:	68bb      	ldr	r3, [r7, #8]
 80005fe:	429a      	cmp	r2, r3
 8000600:	d316      	bcc.n	8000630 <main+0xac>
          __HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_1,pwm_value);
 8000602:	4b0f      	ldr	r3, [pc, #60]	@ (8000640 <main+0xbc>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	8afa      	ldrh	r2, [r7, #22]
 8000608:	635a      	str	r2, [r3, #52]	@ 0x34
          pwm_value += pwm_change;
 800060a:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800060e:	b29a      	uxth	r2, r3
 8000610:	8afb      	ldrh	r3, [r7, #22]
 8000612:	4413      	add	r3, r2
 8000614:	82fb      	strh	r3, [r7, #22]
          if(pwm_value == 0) { pwm_change =1;}
 8000616:	8afb      	ldrh	r3, [r7, #22]
 8000618:	2b00      	cmp	r3, #0
 800061a:	d101      	bne.n	8000620 <main+0x9c>
 800061c:	2301      	movs	r3, #1
 800061e:	757b      	strb	r3, [r7, #21]
          if(pwm_value == 100) { pwm_change =-1;}
 8000620:	8afb      	ldrh	r3, [r7, #22]
 8000622:	2b64      	cmp	r3, #100	@ 0x64
 8000624:	d101      	bne.n	800062a <main+0xa6>
 8000626:	23ff      	movs	r3, #255	@ 0xff
 8000628:	757b      	strb	r3, [r7, #21]
          next_change = now + 100;
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	3364      	adds	r3, #100	@ 0x64
 800062e:	60bb      	str	r3, [r7, #8]
      }
     ++ loop_cnt;
 8000630:	68fb      	ldr	r3, [r7, #12]
 8000632:	3301      	adds	r3, #1
 8000634:	60fb      	str	r3, [r7, #12]
      now = uwTick;
 8000636:	e7c9      	b.n	80005cc <main+0x48>
 8000638:	08003f50 	.word	0x08003f50
 800063c:	08003f68 	.word	0x08003f68
 8000640:	20000084 	.word	0x20000084
 8000644:	20000118 	.word	0x20000118
 8000648:	10624dd3 	.word	0x10624dd3
 800064c:	08003f88 	.word	0x08003f88

08000650 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b094      	sub	sp, #80	@ 0x50
 8000654:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000656:	f107 0320 	add.w	r3, r7, #32
 800065a:	2230      	movs	r2, #48	@ 0x30
 800065c:	2100      	movs	r1, #0
 800065e:	4618      	mov	r0, r3
 8000660:	f002 fe51 	bl	8003306 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000664:	f107 030c 	add.w	r3, r7, #12
 8000668:	2200      	movs	r2, #0
 800066a:	601a      	str	r2, [r3, #0]
 800066c:	605a      	str	r2, [r3, #4]
 800066e:	609a      	str	r2, [r3, #8]
 8000670:	60da      	str	r2, [r3, #12]
 8000672:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000674:	2300      	movs	r3, #0
 8000676:	60bb      	str	r3, [r7, #8]
 8000678:	4b28      	ldr	r3, [pc, #160]	@ (800071c <SystemClock_Config+0xcc>)
 800067a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800067c:	4a27      	ldr	r2, [pc, #156]	@ (800071c <SystemClock_Config+0xcc>)
 800067e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000682:	6413      	str	r3, [r2, #64]	@ 0x40
 8000684:	4b25      	ldr	r3, [pc, #148]	@ (800071c <SystemClock_Config+0xcc>)
 8000686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000688:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800068c:	60bb      	str	r3, [r7, #8]
 800068e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000690:	2300      	movs	r3, #0
 8000692:	607b      	str	r3, [r7, #4]
 8000694:	4b22      	ldr	r3, [pc, #136]	@ (8000720 <SystemClock_Config+0xd0>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	4a21      	ldr	r2, [pc, #132]	@ (8000720 <SystemClock_Config+0xd0>)
 800069a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800069e:	6013      	str	r3, [r2, #0]
 80006a0:	4b1f      	ldr	r3, [pc, #124]	@ (8000720 <SystemClock_Config+0xd0>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80006a8:	607b      	str	r3, [r7, #4]
 80006aa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006ac:	2302      	movs	r3, #2
 80006ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006b0:	2301      	movs	r3, #1
 80006b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006b4:	2310      	movs	r3, #16
 80006b6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006b8:	2302      	movs	r3, #2
 80006ba:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006bc:	2300      	movs	r3, #0
 80006be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006c0:	2308      	movs	r3, #8
 80006c2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80006c4:	23a8      	movs	r3, #168	@ 0xa8
 80006c6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006c8:	2302      	movs	r3, #2
 80006ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006cc:	2304      	movs	r3, #4
 80006ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d0:	f107 0320 	add.w	r3, r7, #32
 80006d4:	4618      	mov	r0, r3
 80006d6:	f000 fdd1 	bl	800127c <HAL_RCC_OscConfig>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d001      	beq.n	80006e4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80006e0:	f000 f8f8 	bl	80008d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006e4:	230f      	movs	r3, #15
 80006e6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006e8:	2302      	movs	r3, #2
 80006ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ec:	2300      	movs	r3, #0
 80006ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006f0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80006f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006fa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006fc:	f107 030c 	add.w	r3, r7, #12
 8000700:	2105      	movs	r1, #5
 8000702:	4618      	mov	r0, r3
 8000704:	f001 f832 	bl	800176c <HAL_RCC_ClockConfig>
 8000708:	4603      	mov	r3, r0
 800070a:	2b00      	cmp	r3, #0
 800070c:	d001      	beq.n	8000712 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800070e:	f000 f8e1 	bl	80008d4 <Error_Handler>
  }
}
 8000712:	bf00      	nop
 8000714:	3750      	adds	r7, #80	@ 0x50
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	40023800 	.word	0x40023800
 8000720:	40007000 	.word	0x40007000

08000724 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b08e      	sub	sp, #56	@ 0x38
 8000728:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800072a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800072e:	2200      	movs	r2, #0
 8000730:	601a      	str	r2, [r3, #0]
 8000732:	605a      	str	r2, [r3, #4]
 8000734:	609a      	str	r2, [r3, #8]
 8000736:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000738:	f107 0320 	add.w	r3, r7, #32
 800073c:	2200      	movs	r2, #0
 800073e:	601a      	str	r2, [r3, #0]
 8000740:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000742:	1d3b      	adds	r3, r7, #4
 8000744:	2200      	movs	r2, #0
 8000746:	601a      	str	r2, [r3, #0]
 8000748:	605a      	str	r2, [r3, #4]
 800074a:	609a      	str	r2, [r3, #8]
 800074c:	60da      	str	r2, [r3, #12]
 800074e:	611a      	str	r2, [r3, #16]
 8000750:	615a      	str	r2, [r3, #20]
 8000752:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000754:	4b2d      	ldr	r3, [pc, #180]	@ (800080c <MX_TIM4_Init+0xe8>)
 8000756:	4a2e      	ldr	r2, [pc, #184]	@ (8000810 <MX_TIM4_Init+0xec>)
 8000758:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 839;
 800075a:	4b2c      	ldr	r3, [pc, #176]	@ (800080c <MX_TIM4_Init+0xe8>)
 800075c:	f240 3247 	movw	r2, #839	@ 0x347
 8000760:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000762:	4b2a      	ldr	r3, [pc, #168]	@ (800080c <MX_TIM4_Init+0xe8>)
 8000764:	2200      	movs	r2, #0
 8000766:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8000768:	4b28      	ldr	r3, [pc, #160]	@ (800080c <MX_TIM4_Init+0xe8>)
 800076a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800076e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000770:	4b26      	ldr	r3, [pc, #152]	@ (800080c <MX_TIM4_Init+0xe8>)
 8000772:	2200      	movs	r2, #0
 8000774:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000776:	4b25      	ldr	r3, [pc, #148]	@ (800080c <MX_TIM4_Init+0xe8>)
 8000778:	2200      	movs	r2, #0
 800077a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800077c:	4823      	ldr	r0, [pc, #140]	@ (800080c <MX_TIM4_Init+0xe8>)
 800077e:	f001 fa13 	bl	8001ba8 <HAL_TIM_Base_Init>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8000788:	f000 f8a4 	bl	80008d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800078c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000790:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000792:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000796:	4619      	mov	r1, r3
 8000798:	481c      	ldr	r0, [pc, #112]	@ (800080c <MX_TIM4_Init+0xe8>)
 800079a:	f001 fc37 	bl	800200c <HAL_TIM_ConfigClockSource>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d001      	beq.n	80007a8 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 80007a4:	f000 f896 	bl	80008d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80007a8:	4818      	ldr	r0, [pc, #96]	@ (800080c <MX_TIM4_Init+0xe8>)
 80007aa:	f001 fa4c 	bl	8001c46 <HAL_TIM_PWM_Init>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d001      	beq.n	80007b8 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 80007b4:	f000 f88e 	bl	80008d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007b8:	2300      	movs	r3, #0
 80007ba:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007bc:	2300      	movs	r3, #0
 80007be:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80007c0:	f107 0320 	add.w	r3, r7, #32
 80007c4:	4619      	mov	r1, r3
 80007c6:	4811      	ldr	r0, [pc, #68]	@ (800080c <MX_TIM4_Init+0xe8>)
 80007c8:	f001 fffe 	bl	80027c8 <HAL_TIMEx_MasterConfigSynchronization>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d001      	beq.n	80007d6 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 80007d2:	f000 f87f 	bl	80008d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007d6:	2360      	movs	r3, #96	@ 0x60
 80007d8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 100;
 80007da:	2364      	movs	r3, #100	@ 0x64
 80007dc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007de:	2300      	movs	r3, #0
 80007e0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007e2:	2300      	movs	r3, #0
 80007e4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007e6:	1d3b      	adds	r3, r7, #4
 80007e8:	2200      	movs	r2, #0
 80007ea:	4619      	mov	r1, r3
 80007ec:	4807      	ldr	r0, [pc, #28]	@ (800080c <MX_TIM4_Init+0xe8>)
 80007ee:	f001 fb4b 	bl	8001e88 <HAL_TIM_PWM_ConfigChannel>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d001      	beq.n	80007fc <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 80007f8:	f000 f86c 	bl	80008d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80007fc:	4803      	ldr	r0, [pc, #12]	@ (800080c <MX_TIM4_Init+0xe8>)
 80007fe:	f000 f8b9 	bl	8000974 <HAL_TIM_MspPostInit>

}
 8000802:	bf00      	nop
 8000804:	3738      	adds	r7, #56	@ 0x38
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	20000084 	.word	0x20000084
 8000810:	40000800 	.word	0x40000800

08000814 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000818:	4b11      	ldr	r3, [pc, #68]	@ (8000860 <MX_USART1_UART_Init+0x4c>)
 800081a:	4a12      	ldr	r2, [pc, #72]	@ (8000864 <MX_USART1_UART_Init+0x50>)
 800081c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800081e:	4b10      	ldr	r3, [pc, #64]	@ (8000860 <MX_USART1_UART_Init+0x4c>)
 8000820:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000824:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000826:	4b0e      	ldr	r3, [pc, #56]	@ (8000860 <MX_USART1_UART_Init+0x4c>)
 8000828:	2200      	movs	r2, #0
 800082a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800082c:	4b0c      	ldr	r3, [pc, #48]	@ (8000860 <MX_USART1_UART_Init+0x4c>)
 800082e:	2200      	movs	r2, #0
 8000830:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000832:	4b0b      	ldr	r3, [pc, #44]	@ (8000860 <MX_USART1_UART_Init+0x4c>)
 8000834:	2200      	movs	r2, #0
 8000836:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000838:	4b09      	ldr	r3, [pc, #36]	@ (8000860 <MX_USART1_UART_Init+0x4c>)
 800083a:	220c      	movs	r2, #12
 800083c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800083e:	4b08      	ldr	r3, [pc, #32]	@ (8000860 <MX_USART1_UART_Init+0x4c>)
 8000840:	2200      	movs	r2, #0
 8000842:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000844:	4b06      	ldr	r3, [pc, #24]	@ (8000860 <MX_USART1_UART_Init+0x4c>)
 8000846:	2200      	movs	r2, #0
 8000848:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800084a:	4805      	ldr	r0, [pc, #20]	@ (8000860 <MX_USART1_UART_Init+0x4c>)
 800084c:	f002 f838 	bl	80028c0 <HAL_UART_Init>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d001      	beq.n	800085a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000856:	f000 f83d 	bl	80008d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800085a:	bf00      	nop
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	200000cc 	.word	0x200000cc
 8000864:	40011000 	.word	0x40011000

08000868 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000868:	b480      	push	{r7}
 800086a:	b085      	sub	sp, #20
 800086c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800086e:	2300      	movs	r3, #0
 8000870:	60fb      	str	r3, [r7, #12]
 8000872:	4b17      	ldr	r3, [pc, #92]	@ (80008d0 <MX_GPIO_Init+0x68>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000876:	4a16      	ldr	r2, [pc, #88]	@ (80008d0 <MX_GPIO_Init+0x68>)
 8000878:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800087c:	6313      	str	r3, [r2, #48]	@ 0x30
 800087e:	4b14      	ldr	r3, [pc, #80]	@ (80008d0 <MX_GPIO_Init+0x68>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000882:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000886:	60fb      	str	r3, [r7, #12]
 8000888:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800088a:	2300      	movs	r3, #0
 800088c:	60bb      	str	r3, [r7, #8]
 800088e:	4b10      	ldr	r3, [pc, #64]	@ (80008d0 <MX_GPIO_Init+0x68>)
 8000890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000892:	4a0f      	ldr	r2, [pc, #60]	@ (80008d0 <MX_GPIO_Init+0x68>)
 8000894:	f043 0301 	orr.w	r3, r3, #1
 8000898:	6313      	str	r3, [r2, #48]	@ 0x30
 800089a:	4b0d      	ldr	r3, [pc, #52]	@ (80008d0 <MX_GPIO_Init+0x68>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800089e:	f003 0301 	and.w	r3, r3, #1
 80008a2:	60bb      	str	r3, [r7, #8]
 80008a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008a6:	2300      	movs	r3, #0
 80008a8:	607b      	str	r3, [r7, #4]
 80008aa:	4b09      	ldr	r3, [pc, #36]	@ (80008d0 <MX_GPIO_Init+0x68>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ae:	4a08      	ldr	r2, [pc, #32]	@ (80008d0 <MX_GPIO_Init+0x68>)
 80008b0:	f043 0302 	orr.w	r3, r3, #2
 80008b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008b6:	4b06      	ldr	r3, [pc, #24]	@ (80008d0 <MX_GPIO_Init+0x68>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ba:	f003 0302 	and.w	r3, r3, #2
 80008be:	607b      	str	r3, [r7, #4]
 80008c0:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008c2:	bf00      	nop
 80008c4:	3714      	adds	r7, #20
 80008c6:	46bd      	mov	sp, r7
 80008c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008cc:	4770      	bx	lr
 80008ce:	bf00      	nop
 80008d0:	40023800 	.word	0x40023800

080008d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008d4:	b480      	push	{r7}
 80008d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008d8:	b672      	cpsid	i
}
 80008da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008dc:	bf00      	nop
 80008de:	e7fd      	b.n	80008dc <Error_Handler+0x8>

080008e0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b083      	sub	sp, #12
 80008e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008e6:	2300      	movs	r3, #0
 80008e8:	607b      	str	r3, [r7, #4]
 80008ea:	4b10      	ldr	r3, [pc, #64]	@ (800092c <HAL_MspInit+0x4c>)
 80008ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008ee:	4a0f      	ldr	r2, [pc, #60]	@ (800092c <HAL_MspInit+0x4c>)
 80008f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80008f6:	4b0d      	ldr	r3, [pc, #52]	@ (800092c <HAL_MspInit+0x4c>)
 80008f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008fe:	607b      	str	r3, [r7, #4]
 8000900:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000902:	2300      	movs	r3, #0
 8000904:	603b      	str	r3, [r7, #0]
 8000906:	4b09      	ldr	r3, [pc, #36]	@ (800092c <HAL_MspInit+0x4c>)
 8000908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800090a:	4a08      	ldr	r2, [pc, #32]	@ (800092c <HAL_MspInit+0x4c>)
 800090c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000910:	6413      	str	r3, [r2, #64]	@ 0x40
 8000912:	4b06      	ldr	r3, [pc, #24]	@ (800092c <HAL_MspInit+0x4c>)
 8000914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000916:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800091a:	603b      	str	r3, [r7, #0]
 800091c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800091e:	bf00      	nop
 8000920:	370c      	adds	r7, #12
 8000922:	46bd      	mov	sp, r7
 8000924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000928:	4770      	bx	lr
 800092a:	bf00      	nop
 800092c:	40023800 	.word	0x40023800

08000930 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000930:	b480      	push	{r7}
 8000932:	b085      	sub	sp, #20
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	4a0b      	ldr	r2, [pc, #44]	@ (800096c <HAL_TIM_Base_MspInit+0x3c>)
 800093e:	4293      	cmp	r3, r2
 8000940:	d10d      	bne.n	800095e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000942:	2300      	movs	r3, #0
 8000944:	60fb      	str	r3, [r7, #12]
 8000946:	4b0a      	ldr	r3, [pc, #40]	@ (8000970 <HAL_TIM_Base_MspInit+0x40>)
 8000948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800094a:	4a09      	ldr	r2, [pc, #36]	@ (8000970 <HAL_TIM_Base_MspInit+0x40>)
 800094c:	f043 0304 	orr.w	r3, r3, #4
 8000950:	6413      	str	r3, [r2, #64]	@ 0x40
 8000952:	4b07      	ldr	r3, [pc, #28]	@ (8000970 <HAL_TIM_Base_MspInit+0x40>)
 8000954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000956:	f003 0304 	and.w	r3, r3, #4
 800095a:	60fb      	str	r3, [r7, #12]
 800095c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM4_MspInit 1 */

  }

}
 800095e:	bf00      	nop
 8000960:	3714      	adds	r7, #20
 8000962:	46bd      	mov	sp, r7
 8000964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000968:	4770      	bx	lr
 800096a:	bf00      	nop
 800096c:	40000800 	.word	0x40000800
 8000970:	40023800 	.word	0x40023800

08000974 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b088      	sub	sp, #32
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800097c:	f107 030c 	add.w	r3, r7, #12
 8000980:	2200      	movs	r2, #0
 8000982:	601a      	str	r2, [r3, #0]
 8000984:	605a      	str	r2, [r3, #4]
 8000986:	609a      	str	r2, [r3, #8]
 8000988:	60da      	str	r2, [r3, #12]
 800098a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	4a12      	ldr	r2, [pc, #72]	@ (80009dc <HAL_TIM_MspPostInit+0x68>)
 8000992:	4293      	cmp	r3, r2
 8000994:	d11d      	bne.n	80009d2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000996:	2300      	movs	r3, #0
 8000998:	60bb      	str	r3, [r7, #8]
 800099a:	4b11      	ldr	r3, [pc, #68]	@ (80009e0 <HAL_TIM_MspPostInit+0x6c>)
 800099c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800099e:	4a10      	ldr	r2, [pc, #64]	@ (80009e0 <HAL_TIM_MspPostInit+0x6c>)
 80009a0:	f043 0302 	orr.w	r3, r3, #2
 80009a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009a6:	4b0e      	ldr	r3, [pc, #56]	@ (80009e0 <HAL_TIM_MspPostInit+0x6c>)
 80009a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009aa:	f003 0302 	and.w	r3, r3, #2
 80009ae:	60bb      	str	r3, [r7, #8]
 80009b0:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80009b2:	2340      	movs	r3, #64	@ 0x40
 80009b4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009b6:	2302      	movs	r3, #2
 80009b8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ba:	2300      	movs	r3, #0
 80009bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009be:	2300      	movs	r3, #0
 80009c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80009c2:	2302      	movs	r3, #2
 80009c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009c6:	f107 030c 	add.w	r3, r7, #12
 80009ca:	4619      	mov	r1, r3
 80009cc:	4805      	ldr	r0, [pc, #20]	@ (80009e4 <HAL_TIM_MspPostInit+0x70>)
 80009ce:	f000 fab9 	bl	8000f44 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80009d2:	bf00      	nop
 80009d4:	3720      	adds	r7, #32
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	40000800 	.word	0x40000800
 80009e0:	40023800 	.word	0x40023800
 80009e4:	40020400 	.word	0x40020400

080009e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b08a      	sub	sp, #40	@ 0x28
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f0:	f107 0314 	add.w	r3, r7, #20
 80009f4:	2200      	movs	r2, #0
 80009f6:	601a      	str	r2, [r3, #0]
 80009f8:	605a      	str	r2, [r3, #4]
 80009fa:	609a      	str	r2, [r3, #8]
 80009fc:	60da      	str	r2, [r3, #12]
 80009fe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	4a19      	ldr	r2, [pc, #100]	@ (8000a6c <HAL_UART_MspInit+0x84>)
 8000a06:	4293      	cmp	r3, r2
 8000a08:	d12c      	bne.n	8000a64 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	613b      	str	r3, [r7, #16]
 8000a0e:	4b18      	ldr	r3, [pc, #96]	@ (8000a70 <HAL_UART_MspInit+0x88>)
 8000a10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a12:	4a17      	ldr	r2, [pc, #92]	@ (8000a70 <HAL_UART_MspInit+0x88>)
 8000a14:	f043 0310 	orr.w	r3, r3, #16
 8000a18:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a1a:	4b15      	ldr	r3, [pc, #84]	@ (8000a70 <HAL_UART_MspInit+0x88>)
 8000a1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a1e:	f003 0310 	and.w	r3, r3, #16
 8000a22:	613b      	str	r3, [r7, #16]
 8000a24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a26:	2300      	movs	r3, #0
 8000a28:	60fb      	str	r3, [r7, #12]
 8000a2a:	4b11      	ldr	r3, [pc, #68]	@ (8000a70 <HAL_UART_MspInit+0x88>)
 8000a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a2e:	4a10      	ldr	r2, [pc, #64]	@ (8000a70 <HAL_UART_MspInit+0x88>)
 8000a30:	f043 0301 	orr.w	r3, r3, #1
 8000a34:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a36:	4b0e      	ldr	r3, [pc, #56]	@ (8000a70 <HAL_UART_MspInit+0x88>)
 8000a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a3a:	f003 0301 	and.w	r3, r3, #1
 8000a3e:	60fb      	str	r3, [r7, #12]
 8000a40:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000a42:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000a46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a48:	2302      	movs	r3, #2
 8000a4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a50:	2303      	movs	r3, #3
 8000a52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000a54:	2307      	movs	r3, #7
 8000a56:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a58:	f107 0314 	add.w	r3, r7, #20
 8000a5c:	4619      	mov	r1, r3
 8000a5e:	4805      	ldr	r0, [pc, #20]	@ (8000a74 <HAL_UART_MspInit+0x8c>)
 8000a60:	f000 fa70 	bl	8000f44 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8000a64:	bf00      	nop
 8000a66:	3728      	adds	r7, #40	@ 0x28
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	40011000 	.word	0x40011000
 8000a70:	40023800 	.word	0x40023800
 8000a74:	40020000 	.word	0x40020000

08000a78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a7c:	bf00      	nop
 8000a7e:	e7fd      	b.n	8000a7c <NMI_Handler+0x4>

08000a80 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a84:	bf00      	nop
 8000a86:	e7fd      	b.n	8000a84 <HardFault_Handler+0x4>

08000a88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a8c:	bf00      	nop
 8000a8e:	e7fd      	b.n	8000a8c <MemManage_Handler+0x4>

08000a90 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a94:	bf00      	nop
 8000a96:	e7fd      	b.n	8000a94 <BusFault_Handler+0x4>

08000a98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a9c:	bf00      	nop
 8000a9e:	e7fd      	b.n	8000a9c <UsageFault_Handler+0x4>

08000aa0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000aa4:	bf00      	nop
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aac:	4770      	bx	lr

08000aae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000aae:	b480      	push	{r7}
 8000ab0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ab2:	bf00      	nop
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aba:	4770      	bx	lr

08000abc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ac0:	bf00      	nop
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac8:	4770      	bx	lr

08000aca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000aca:	b580      	push	{r7, lr}
 8000acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ace:	f000 f933 	bl	8000d38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ad2:	bf00      	nop
 8000ad4:	bd80      	pop	{r7, pc}

08000ad6 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ad6:	b580      	push	{r7, lr}
 8000ad8:	b086      	sub	sp, #24
 8000ada:	af00      	add	r7, sp, #0
 8000adc:	60f8      	str	r0, [r7, #12]
 8000ade:	60b9      	str	r1, [r7, #8]
 8000ae0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	617b      	str	r3, [r7, #20]
 8000ae6:	e00a      	b.n	8000afe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ae8:	f3af 8000 	nop.w
 8000aec:	4601      	mov	r1, r0
 8000aee:	68bb      	ldr	r3, [r7, #8]
 8000af0:	1c5a      	adds	r2, r3, #1
 8000af2:	60ba      	str	r2, [r7, #8]
 8000af4:	b2ca      	uxtb	r2, r1
 8000af6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000af8:	697b      	ldr	r3, [r7, #20]
 8000afa:	3301      	adds	r3, #1
 8000afc:	617b      	str	r3, [r7, #20]
 8000afe:	697a      	ldr	r2, [r7, #20]
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	429a      	cmp	r2, r3
 8000b04:	dbf0      	blt.n	8000ae8 <_read+0x12>
  }

  return len;
 8000b06:	687b      	ldr	r3, [r7, #4]
}
 8000b08:	4618      	mov	r0, r3
 8000b0a:	3718      	adds	r7, #24
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bd80      	pop	{r7, pc}

08000b10 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b086      	sub	sp, #24
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	60f8      	str	r0, [r7, #12]
 8000b18:	60b9      	str	r1, [r7, #8]
 8000b1a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	617b      	str	r3, [r7, #20]
 8000b20:	e009      	b.n	8000b36 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000b22:	68bb      	ldr	r3, [r7, #8]
 8000b24:	1c5a      	adds	r2, r3, #1
 8000b26:	60ba      	str	r2, [r7, #8]
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f7ff fd18 	bl	8000560 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b30:	697b      	ldr	r3, [r7, #20]
 8000b32:	3301      	adds	r3, #1
 8000b34:	617b      	str	r3, [r7, #20]
 8000b36:	697a      	ldr	r2, [r7, #20]
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	429a      	cmp	r2, r3
 8000b3c:	dbf1      	blt.n	8000b22 <_write+0x12>
  }
  return len;
 8000b3e:	687b      	ldr	r3, [r7, #4]
}
 8000b40:	4618      	mov	r0, r3
 8000b42:	3718      	adds	r7, #24
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}

08000b48 <_close>:

int _close(int file)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	b083      	sub	sp, #12
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b50:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b54:	4618      	mov	r0, r3
 8000b56:	370c      	adds	r7, #12
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5e:	4770      	bx	lr

08000b60 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b60:	b480      	push	{r7}
 8000b62:	b083      	sub	sp, #12
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
 8000b68:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b6a:	683b      	ldr	r3, [r7, #0]
 8000b6c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000b70:	605a      	str	r2, [r3, #4]
  return 0;
 8000b72:	2300      	movs	r3, #0
}
 8000b74:	4618      	mov	r0, r3
 8000b76:	370c      	adds	r7, #12
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7e:	4770      	bx	lr

08000b80 <_isatty>:

int _isatty(int file)
{
 8000b80:	b480      	push	{r7}
 8000b82:	b083      	sub	sp, #12
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b88:	2301      	movs	r3, #1
}
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	370c      	adds	r7, #12
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b94:	4770      	bx	lr

08000b96 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b96:	b480      	push	{r7}
 8000b98:	b085      	sub	sp, #20
 8000b9a:	af00      	add	r7, sp, #0
 8000b9c:	60f8      	str	r0, [r7, #12]
 8000b9e:	60b9      	str	r1, [r7, #8]
 8000ba0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ba2:	2300      	movs	r3, #0
}
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	3714      	adds	r7, #20
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bae:	4770      	bx	lr

08000bb0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b086      	sub	sp, #24
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bb8:	4a14      	ldr	r2, [pc, #80]	@ (8000c0c <_sbrk+0x5c>)
 8000bba:	4b15      	ldr	r3, [pc, #84]	@ (8000c10 <_sbrk+0x60>)
 8000bbc:	1ad3      	subs	r3, r2, r3
 8000bbe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bc0:	697b      	ldr	r3, [r7, #20]
 8000bc2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bc4:	4b13      	ldr	r3, [pc, #76]	@ (8000c14 <_sbrk+0x64>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d102      	bne.n	8000bd2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bcc:	4b11      	ldr	r3, [pc, #68]	@ (8000c14 <_sbrk+0x64>)
 8000bce:	4a12      	ldr	r2, [pc, #72]	@ (8000c18 <_sbrk+0x68>)
 8000bd0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bd2:	4b10      	ldr	r3, [pc, #64]	@ (8000c14 <_sbrk+0x64>)
 8000bd4:	681a      	ldr	r2, [r3, #0]
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	4413      	add	r3, r2
 8000bda:	693a      	ldr	r2, [r7, #16]
 8000bdc:	429a      	cmp	r2, r3
 8000bde:	d207      	bcs.n	8000bf0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000be0:	f002 fbe0 	bl	80033a4 <__errno>
 8000be4:	4603      	mov	r3, r0
 8000be6:	220c      	movs	r2, #12
 8000be8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bea:	f04f 33ff 	mov.w	r3, #4294967295
 8000bee:	e009      	b.n	8000c04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bf0:	4b08      	ldr	r3, [pc, #32]	@ (8000c14 <_sbrk+0x64>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bf6:	4b07      	ldr	r3, [pc, #28]	@ (8000c14 <_sbrk+0x64>)
 8000bf8:	681a      	ldr	r2, [r3, #0]
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	4413      	add	r3, r2
 8000bfe:	4a05      	ldr	r2, [pc, #20]	@ (8000c14 <_sbrk+0x64>)
 8000c00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c02:	68fb      	ldr	r3, [r7, #12]
}
 8000c04:	4618      	mov	r0, r3
 8000c06:	3718      	adds	r7, #24
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	20020000 	.word	0x20020000
 8000c10:	00000400 	.word	0x00000400
 8000c14:	20000114 	.word	0x20000114
 8000c18:	20000268 	.word	0x20000268

08000c1c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c20:	4b06      	ldr	r3, [pc, #24]	@ (8000c3c <SystemInit+0x20>)
 8000c22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c26:	4a05      	ldr	r2, [pc, #20]	@ (8000c3c <SystemInit+0x20>)
 8000c28:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c2c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c30:	bf00      	nop
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop
 8000c3c:	e000ed00 	.word	0xe000ed00

08000c40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000c40:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c78 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000c44:	f7ff ffea 	bl	8000c1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c48:	480c      	ldr	r0, [pc, #48]	@ (8000c7c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c4a:	490d      	ldr	r1, [pc, #52]	@ (8000c80 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c4c:	4a0d      	ldr	r2, [pc, #52]	@ (8000c84 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c50:	e002      	b.n	8000c58 <LoopCopyDataInit>

08000c52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c56:	3304      	adds	r3, #4

08000c58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c5c:	d3f9      	bcc.n	8000c52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c5e:	4a0a      	ldr	r2, [pc, #40]	@ (8000c88 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c60:	4c0a      	ldr	r4, [pc, #40]	@ (8000c8c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c64:	e001      	b.n	8000c6a <LoopFillZerobss>

08000c66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c68:	3204      	adds	r2, #4

08000c6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c6c:	d3fb      	bcc.n	8000c66 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000c6e:	f002 fb9f 	bl	80033b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c72:	f7ff fc87 	bl	8000584 <main>
  bx  lr    
 8000c76:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000c78:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c80:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000c84:	08004004 	.word	0x08004004
  ldr r2, =_sbss
 8000c88:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000c8c:	20000268 	.word	0x20000268

08000c90 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c90:	e7fe      	b.n	8000c90 <ADC_IRQHandler>
	...

08000c94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c98:	4b0e      	ldr	r3, [pc, #56]	@ (8000cd4 <HAL_Init+0x40>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	4a0d      	ldr	r2, [pc, #52]	@ (8000cd4 <HAL_Init+0x40>)
 8000c9e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000ca2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ca4:	4b0b      	ldr	r3, [pc, #44]	@ (8000cd4 <HAL_Init+0x40>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4a0a      	ldr	r2, [pc, #40]	@ (8000cd4 <HAL_Init+0x40>)
 8000caa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000cae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cb0:	4b08      	ldr	r3, [pc, #32]	@ (8000cd4 <HAL_Init+0x40>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4a07      	ldr	r2, [pc, #28]	@ (8000cd4 <HAL_Init+0x40>)
 8000cb6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000cba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cbc:	2003      	movs	r0, #3
 8000cbe:	f000 f90d 	bl	8000edc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cc2:	200f      	movs	r0, #15
 8000cc4:	f000 f808 	bl	8000cd8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cc8:	f7ff fe0a 	bl	80008e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ccc:	2300      	movs	r3, #0
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	40023c00 	.word	0x40023c00

08000cd8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ce0:	4b12      	ldr	r3, [pc, #72]	@ (8000d2c <HAL_InitTick+0x54>)
 8000ce2:	681a      	ldr	r2, [r3, #0]
 8000ce4:	4b12      	ldr	r3, [pc, #72]	@ (8000d30 <HAL_InitTick+0x58>)
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	4619      	mov	r1, r3
 8000cea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000cee:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f000 f917 	bl	8000f2a <HAL_SYSTICK_Config>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d001      	beq.n	8000d06 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d02:	2301      	movs	r3, #1
 8000d04:	e00e      	b.n	8000d24 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	2b0f      	cmp	r3, #15
 8000d0a:	d80a      	bhi.n	8000d22 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	6879      	ldr	r1, [r7, #4]
 8000d10:	f04f 30ff 	mov.w	r0, #4294967295
 8000d14:	f000 f8ed 	bl	8000ef2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d18:	4a06      	ldr	r2, [pc, #24]	@ (8000d34 <HAL_InitTick+0x5c>)
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	e000      	b.n	8000d24 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d22:	2301      	movs	r3, #1
}
 8000d24:	4618      	mov	r0, r3
 8000d26:	3708      	adds	r7, #8
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	20000000 	.word	0x20000000
 8000d30:	20000008 	.word	0x20000008
 8000d34:	20000004 	.word	0x20000004

08000d38 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d3c:	4b06      	ldr	r3, [pc, #24]	@ (8000d58 <HAL_IncTick+0x20>)
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	461a      	mov	r2, r3
 8000d42:	4b06      	ldr	r3, [pc, #24]	@ (8000d5c <HAL_IncTick+0x24>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	4413      	add	r3, r2
 8000d48:	4a04      	ldr	r2, [pc, #16]	@ (8000d5c <HAL_IncTick+0x24>)
 8000d4a:	6013      	str	r3, [r2, #0]
}
 8000d4c:	bf00      	nop
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop
 8000d58:	20000008 	.word	0x20000008
 8000d5c:	20000118 	.word	0x20000118

08000d60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  return uwTick;
 8000d64:	4b03      	ldr	r3, [pc, #12]	@ (8000d74 <HAL_GetTick+0x14>)
 8000d66:	681b      	ldr	r3, [r3, #0]
}
 8000d68:	4618      	mov	r0, r3
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d70:	4770      	bx	lr
 8000d72:	bf00      	nop
 8000d74:	20000118 	.word	0x20000118

08000d78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b085      	sub	sp, #20
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	f003 0307 	and.w	r3, r3, #7
 8000d86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d88:	4b0c      	ldr	r3, [pc, #48]	@ (8000dbc <__NVIC_SetPriorityGrouping+0x44>)
 8000d8a:	68db      	ldr	r3, [r3, #12]
 8000d8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d8e:	68ba      	ldr	r2, [r7, #8]
 8000d90:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d94:	4013      	ands	r3, r2
 8000d96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d9c:	68bb      	ldr	r3, [r7, #8]
 8000d9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000da0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000da4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000da8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000daa:	4a04      	ldr	r2, [pc, #16]	@ (8000dbc <__NVIC_SetPriorityGrouping+0x44>)
 8000dac:	68bb      	ldr	r3, [r7, #8]
 8000dae:	60d3      	str	r3, [r2, #12]
}
 8000db0:	bf00      	nop
 8000db2:	3714      	adds	r7, #20
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr
 8000dbc:	e000ed00 	.word	0xe000ed00

08000dc0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dc4:	4b04      	ldr	r3, [pc, #16]	@ (8000dd8 <__NVIC_GetPriorityGrouping+0x18>)
 8000dc6:	68db      	ldr	r3, [r3, #12]
 8000dc8:	0a1b      	lsrs	r3, r3, #8
 8000dca:	f003 0307 	and.w	r3, r3, #7
}
 8000dce:	4618      	mov	r0, r3
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd6:	4770      	bx	lr
 8000dd8:	e000ed00 	.word	0xe000ed00

08000ddc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	b083      	sub	sp, #12
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	4603      	mov	r3, r0
 8000de4:	6039      	str	r1, [r7, #0]
 8000de6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000de8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	db0a      	blt.n	8000e06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	b2da      	uxtb	r2, r3
 8000df4:	490c      	ldr	r1, [pc, #48]	@ (8000e28 <__NVIC_SetPriority+0x4c>)
 8000df6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dfa:	0112      	lsls	r2, r2, #4
 8000dfc:	b2d2      	uxtb	r2, r2
 8000dfe:	440b      	add	r3, r1
 8000e00:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e04:	e00a      	b.n	8000e1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	b2da      	uxtb	r2, r3
 8000e0a:	4908      	ldr	r1, [pc, #32]	@ (8000e2c <__NVIC_SetPriority+0x50>)
 8000e0c:	79fb      	ldrb	r3, [r7, #7]
 8000e0e:	f003 030f 	and.w	r3, r3, #15
 8000e12:	3b04      	subs	r3, #4
 8000e14:	0112      	lsls	r2, r2, #4
 8000e16:	b2d2      	uxtb	r2, r2
 8000e18:	440b      	add	r3, r1
 8000e1a:	761a      	strb	r2, [r3, #24]
}
 8000e1c:	bf00      	nop
 8000e1e:	370c      	adds	r7, #12
 8000e20:	46bd      	mov	sp, r7
 8000e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e26:	4770      	bx	lr
 8000e28:	e000e100 	.word	0xe000e100
 8000e2c:	e000ed00 	.word	0xe000ed00

08000e30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e30:	b480      	push	{r7}
 8000e32:	b089      	sub	sp, #36	@ 0x24
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	60f8      	str	r0, [r7, #12]
 8000e38:	60b9      	str	r1, [r7, #8]
 8000e3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	f003 0307 	and.w	r3, r3, #7
 8000e42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e44:	69fb      	ldr	r3, [r7, #28]
 8000e46:	f1c3 0307 	rsb	r3, r3, #7
 8000e4a:	2b04      	cmp	r3, #4
 8000e4c:	bf28      	it	cs
 8000e4e:	2304      	movcs	r3, #4
 8000e50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e52:	69fb      	ldr	r3, [r7, #28]
 8000e54:	3304      	adds	r3, #4
 8000e56:	2b06      	cmp	r3, #6
 8000e58:	d902      	bls.n	8000e60 <NVIC_EncodePriority+0x30>
 8000e5a:	69fb      	ldr	r3, [r7, #28]
 8000e5c:	3b03      	subs	r3, #3
 8000e5e:	e000      	b.n	8000e62 <NVIC_EncodePriority+0x32>
 8000e60:	2300      	movs	r3, #0
 8000e62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e64:	f04f 32ff 	mov.w	r2, #4294967295
 8000e68:	69bb      	ldr	r3, [r7, #24]
 8000e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6e:	43da      	mvns	r2, r3
 8000e70:	68bb      	ldr	r3, [r7, #8]
 8000e72:	401a      	ands	r2, r3
 8000e74:	697b      	ldr	r3, [r7, #20]
 8000e76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e78:	f04f 31ff 	mov.w	r1, #4294967295
 8000e7c:	697b      	ldr	r3, [r7, #20]
 8000e7e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e82:	43d9      	mvns	r1, r3
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e88:	4313      	orrs	r3, r2
         );
}
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	3724      	adds	r7, #36	@ 0x24
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr
	...

08000e98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	3b01      	subs	r3, #1
 8000ea4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000ea8:	d301      	bcc.n	8000eae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000eaa:	2301      	movs	r3, #1
 8000eac:	e00f      	b.n	8000ece <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000eae:	4a0a      	ldr	r2, [pc, #40]	@ (8000ed8 <SysTick_Config+0x40>)
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	3b01      	subs	r3, #1
 8000eb4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000eb6:	210f      	movs	r1, #15
 8000eb8:	f04f 30ff 	mov.w	r0, #4294967295
 8000ebc:	f7ff ff8e 	bl	8000ddc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ec0:	4b05      	ldr	r3, [pc, #20]	@ (8000ed8 <SysTick_Config+0x40>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ec6:	4b04      	ldr	r3, [pc, #16]	@ (8000ed8 <SysTick_Config+0x40>)
 8000ec8:	2207      	movs	r2, #7
 8000eca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ecc:	2300      	movs	r3, #0
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	3708      	adds	r7, #8
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	e000e010 	.word	0xe000e010

08000edc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ee4:	6878      	ldr	r0, [r7, #4]
 8000ee6:	f7ff ff47 	bl	8000d78 <__NVIC_SetPriorityGrouping>
}
 8000eea:	bf00      	nop
 8000eec:	3708      	adds	r7, #8
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}

08000ef2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ef2:	b580      	push	{r7, lr}
 8000ef4:	b086      	sub	sp, #24
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	4603      	mov	r3, r0
 8000efa:	60b9      	str	r1, [r7, #8]
 8000efc:	607a      	str	r2, [r7, #4]
 8000efe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f00:	2300      	movs	r3, #0
 8000f02:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f04:	f7ff ff5c 	bl	8000dc0 <__NVIC_GetPriorityGrouping>
 8000f08:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f0a:	687a      	ldr	r2, [r7, #4]
 8000f0c:	68b9      	ldr	r1, [r7, #8]
 8000f0e:	6978      	ldr	r0, [r7, #20]
 8000f10:	f7ff ff8e 	bl	8000e30 <NVIC_EncodePriority>
 8000f14:	4602      	mov	r2, r0
 8000f16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f1a:	4611      	mov	r1, r2
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f7ff ff5d 	bl	8000ddc <__NVIC_SetPriority>
}
 8000f22:	bf00      	nop
 8000f24:	3718      	adds	r7, #24
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}

08000f2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f2a:	b580      	push	{r7, lr}
 8000f2c:	b082      	sub	sp, #8
 8000f2e:	af00      	add	r7, sp, #0
 8000f30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f32:	6878      	ldr	r0, [r7, #4]
 8000f34:	f7ff ffb0 	bl	8000e98 <SysTick_Config>
 8000f38:	4603      	mov	r3, r0
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	3708      	adds	r7, #8
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
	...

08000f44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b089      	sub	sp, #36	@ 0x24
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
 8000f4c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f52:	2300      	movs	r3, #0
 8000f54:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f56:	2300      	movs	r3, #0
 8000f58:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	61fb      	str	r3, [r7, #28]
 8000f5e:	e16b      	b.n	8001238 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f60:	2201      	movs	r2, #1
 8000f62:	69fb      	ldr	r3, [r7, #28]
 8000f64:	fa02 f303 	lsl.w	r3, r2, r3
 8000f68:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	697a      	ldr	r2, [r7, #20]
 8000f70:	4013      	ands	r3, r2
 8000f72:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f74:	693a      	ldr	r2, [r7, #16]
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	429a      	cmp	r2, r3
 8000f7a:	f040 815a 	bne.w	8001232 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	f003 0303 	and.w	r3, r3, #3
 8000f86:	2b01      	cmp	r3, #1
 8000f88:	d005      	beq.n	8000f96 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	685b      	ldr	r3, [r3, #4]
 8000f8e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f92:	2b02      	cmp	r3, #2
 8000f94:	d130      	bne.n	8000ff8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	689b      	ldr	r3, [r3, #8]
 8000f9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f9c:	69fb      	ldr	r3, [r7, #28]
 8000f9e:	005b      	lsls	r3, r3, #1
 8000fa0:	2203      	movs	r2, #3
 8000fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa6:	43db      	mvns	r3, r3
 8000fa8:	69ba      	ldr	r2, [r7, #24]
 8000faa:	4013      	ands	r3, r2
 8000fac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	68da      	ldr	r2, [r3, #12]
 8000fb2:	69fb      	ldr	r3, [r7, #28]
 8000fb4:	005b      	lsls	r3, r3, #1
 8000fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fba:	69ba      	ldr	r2, [r7, #24]
 8000fbc:	4313      	orrs	r3, r2
 8000fbe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	69ba      	ldr	r2, [r7, #24]
 8000fc4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fcc:	2201      	movs	r2, #1
 8000fce:	69fb      	ldr	r3, [r7, #28]
 8000fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd4:	43db      	mvns	r3, r3
 8000fd6:	69ba      	ldr	r2, [r7, #24]
 8000fd8:	4013      	ands	r3, r2
 8000fda:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	091b      	lsrs	r3, r3, #4
 8000fe2:	f003 0201 	and.w	r2, r3, #1
 8000fe6:	69fb      	ldr	r3, [r7, #28]
 8000fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fec:	69ba      	ldr	r2, [r7, #24]
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	69ba      	ldr	r2, [r7, #24]
 8000ff6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	f003 0303 	and.w	r3, r3, #3
 8001000:	2b03      	cmp	r3, #3
 8001002:	d017      	beq.n	8001034 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	68db      	ldr	r3, [r3, #12]
 8001008:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800100a:	69fb      	ldr	r3, [r7, #28]
 800100c:	005b      	lsls	r3, r3, #1
 800100e:	2203      	movs	r2, #3
 8001010:	fa02 f303 	lsl.w	r3, r2, r3
 8001014:	43db      	mvns	r3, r3
 8001016:	69ba      	ldr	r2, [r7, #24]
 8001018:	4013      	ands	r3, r2
 800101a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	689a      	ldr	r2, [r3, #8]
 8001020:	69fb      	ldr	r3, [r7, #28]
 8001022:	005b      	lsls	r3, r3, #1
 8001024:	fa02 f303 	lsl.w	r3, r2, r3
 8001028:	69ba      	ldr	r2, [r7, #24]
 800102a:	4313      	orrs	r3, r2
 800102c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	69ba      	ldr	r2, [r7, #24]
 8001032:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	f003 0303 	and.w	r3, r3, #3
 800103c:	2b02      	cmp	r3, #2
 800103e:	d123      	bne.n	8001088 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001040:	69fb      	ldr	r3, [r7, #28]
 8001042:	08da      	lsrs	r2, r3, #3
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	3208      	adds	r2, #8
 8001048:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800104c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800104e:	69fb      	ldr	r3, [r7, #28]
 8001050:	f003 0307 	and.w	r3, r3, #7
 8001054:	009b      	lsls	r3, r3, #2
 8001056:	220f      	movs	r2, #15
 8001058:	fa02 f303 	lsl.w	r3, r2, r3
 800105c:	43db      	mvns	r3, r3
 800105e:	69ba      	ldr	r2, [r7, #24]
 8001060:	4013      	ands	r3, r2
 8001062:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	691a      	ldr	r2, [r3, #16]
 8001068:	69fb      	ldr	r3, [r7, #28]
 800106a:	f003 0307 	and.w	r3, r3, #7
 800106e:	009b      	lsls	r3, r3, #2
 8001070:	fa02 f303 	lsl.w	r3, r2, r3
 8001074:	69ba      	ldr	r2, [r7, #24]
 8001076:	4313      	orrs	r3, r2
 8001078:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800107a:	69fb      	ldr	r3, [r7, #28]
 800107c:	08da      	lsrs	r2, r3, #3
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	3208      	adds	r2, #8
 8001082:	69b9      	ldr	r1, [r7, #24]
 8001084:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800108e:	69fb      	ldr	r3, [r7, #28]
 8001090:	005b      	lsls	r3, r3, #1
 8001092:	2203      	movs	r2, #3
 8001094:	fa02 f303 	lsl.w	r3, r2, r3
 8001098:	43db      	mvns	r3, r3
 800109a:	69ba      	ldr	r2, [r7, #24]
 800109c:	4013      	ands	r3, r2
 800109e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	f003 0203 	and.w	r2, r3, #3
 80010a8:	69fb      	ldr	r3, [r7, #28]
 80010aa:	005b      	lsls	r3, r3, #1
 80010ac:	fa02 f303 	lsl.w	r3, r2, r3
 80010b0:	69ba      	ldr	r2, [r7, #24]
 80010b2:	4313      	orrs	r3, r2
 80010b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	69ba      	ldr	r2, [r7, #24]
 80010ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	f000 80b4 	beq.w	8001232 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010ca:	2300      	movs	r3, #0
 80010cc:	60fb      	str	r3, [r7, #12]
 80010ce:	4b60      	ldr	r3, [pc, #384]	@ (8001250 <HAL_GPIO_Init+0x30c>)
 80010d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010d2:	4a5f      	ldr	r2, [pc, #380]	@ (8001250 <HAL_GPIO_Init+0x30c>)
 80010d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80010da:	4b5d      	ldr	r3, [pc, #372]	@ (8001250 <HAL_GPIO_Init+0x30c>)
 80010dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010e2:	60fb      	str	r3, [r7, #12]
 80010e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010e6:	4a5b      	ldr	r2, [pc, #364]	@ (8001254 <HAL_GPIO_Init+0x310>)
 80010e8:	69fb      	ldr	r3, [r7, #28]
 80010ea:	089b      	lsrs	r3, r3, #2
 80010ec:	3302      	adds	r3, #2
 80010ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010f4:	69fb      	ldr	r3, [r7, #28]
 80010f6:	f003 0303 	and.w	r3, r3, #3
 80010fa:	009b      	lsls	r3, r3, #2
 80010fc:	220f      	movs	r2, #15
 80010fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001102:	43db      	mvns	r3, r3
 8001104:	69ba      	ldr	r2, [r7, #24]
 8001106:	4013      	ands	r3, r2
 8001108:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	4a52      	ldr	r2, [pc, #328]	@ (8001258 <HAL_GPIO_Init+0x314>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d02b      	beq.n	800116a <HAL_GPIO_Init+0x226>
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	4a51      	ldr	r2, [pc, #324]	@ (800125c <HAL_GPIO_Init+0x318>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d025      	beq.n	8001166 <HAL_GPIO_Init+0x222>
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	4a50      	ldr	r2, [pc, #320]	@ (8001260 <HAL_GPIO_Init+0x31c>)
 800111e:	4293      	cmp	r3, r2
 8001120:	d01f      	beq.n	8001162 <HAL_GPIO_Init+0x21e>
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	4a4f      	ldr	r2, [pc, #316]	@ (8001264 <HAL_GPIO_Init+0x320>)
 8001126:	4293      	cmp	r3, r2
 8001128:	d019      	beq.n	800115e <HAL_GPIO_Init+0x21a>
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	4a4e      	ldr	r2, [pc, #312]	@ (8001268 <HAL_GPIO_Init+0x324>)
 800112e:	4293      	cmp	r3, r2
 8001130:	d013      	beq.n	800115a <HAL_GPIO_Init+0x216>
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	4a4d      	ldr	r2, [pc, #308]	@ (800126c <HAL_GPIO_Init+0x328>)
 8001136:	4293      	cmp	r3, r2
 8001138:	d00d      	beq.n	8001156 <HAL_GPIO_Init+0x212>
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4a4c      	ldr	r2, [pc, #304]	@ (8001270 <HAL_GPIO_Init+0x32c>)
 800113e:	4293      	cmp	r3, r2
 8001140:	d007      	beq.n	8001152 <HAL_GPIO_Init+0x20e>
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4a4b      	ldr	r2, [pc, #300]	@ (8001274 <HAL_GPIO_Init+0x330>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d101      	bne.n	800114e <HAL_GPIO_Init+0x20a>
 800114a:	2307      	movs	r3, #7
 800114c:	e00e      	b.n	800116c <HAL_GPIO_Init+0x228>
 800114e:	2308      	movs	r3, #8
 8001150:	e00c      	b.n	800116c <HAL_GPIO_Init+0x228>
 8001152:	2306      	movs	r3, #6
 8001154:	e00a      	b.n	800116c <HAL_GPIO_Init+0x228>
 8001156:	2305      	movs	r3, #5
 8001158:	e008      	b.n	800116c <HAL_GPIO_Init+0x228>
 800115a:	2304      	movs	r3, #4
 800115c:	e006      	b.n	800116c <HAL_GPIO_Init+0x228>
 800115e:	2303      	movs	r3, #3
 8001160:	e004      	b.n	800116c <HAL_GPIO_Init+0x228>
 8001162:	2302      	movs	r3, #2
 8001164:	e002      	b.n	800116c <HAL_GPIO_Init+0x228>
 8001166:	2301      	movs	r3, #1
 8001168:	e000      	b.n	800116c <HAL_GPIO_Init+0x228>
 800116a:	2300      	movs	r3, #0
 800116c:	69fa      	ldr	r2, [r7, #28]
 800116e:	f002 0203 	and.w	r2, r2, #3
 8001172:	0092      	lsls	r2, r2, #2
 8001174:	4093      	lsls	r3, r2
 8001176:	69ba      	ldr	r2, [r7, #24]
 8001178:	4313      	orrs	r3, r2
 800117a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800117c:	4935      	ldr	r1, [pc, #212]	@ (8001254 <HAL_GPIO_Init+0x310>)
 800117e:	69fb      	ldr	r3, [r7, #28]
 8001180:	089b      	lsrs	r3, r3, #2
 8001182:	3302      	adds	r3, #2
 8001184:	69ba      	ldr	r2, [r7, #24]
 8001186:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800118a:	4b3b      	ldr	r3, [pc, #236]	@ (8001278 <HAL_GPIO_Init+0x334>)
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	43db      	mvns	r3, r3
 8001194:	69ba      	ldr	r2, [r7, #24]
 8001196:	4013      	ands	r3, r2
 8001198:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d003      	beq.n	80011ae <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80011a6:	69ba      	ldr	r2, [r7, #24]
 80011a8:	693b      	ldr	r3, [r7, #16]
 80011aa:	4313      	orrs	r3, r2
 80011ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011ae:	4a32      	ldr	r2, [pc, #200]	@ (8001278 <HAL_GPIO_Init+0x334>)
 80011b0:	69bb      	ldr	r3, [r7, #24]
 80011b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011b4:	4b30      	ldr	r3, [pc, #192]	@ (8001278 <HAL_GPIO_Init+0x334>)
 80011b6:	68db      	ldr	r3, [r3, #12]
 80011b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011ba:	693b      	ldr	r3, [r7, #16]
 80011bc:	43db      	mvns	r3, r3
 80011be:	69ba      	ldr	r2, [r7, #24]
 80011c0:	4013      	ands	r3, r2
 80011c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d003      	beq.n	80011d8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80011d0:	69ba      	ldr	r2, [r7, #24]
 80011d2:	693b      	ldr	r3, [r7, #16]
 80011d4:	4313      	orrs	r3, r2
 80011d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011d8:	4a27      	ldr	r2, [pc, #156]	@ (8001278 <HAL_GPIO_Init+0x334>)
 80011da:	69bb      	ldr	r3, [r7, #24]
 80011dc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80011de:	4b26      	ldr	r3, [pc, #152]	@ (8001278 <HAL_GPIO_Init+0x334>)
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011e4:	693b      	ldr	r3, [r7, #16]
 80011e6:	43db      	mvns	r3, r3
 80011e8:	69ba      	ldr	r2, [r7, #24]
 80011ea:	4013      	ands	r3, r2
 80011ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	685b      	ldr	r3, [r3, #4]
 80011f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d003      	beq.n	8001202 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80011fa:	69ba      	ldr	r2, [r7, #24]
 80011fc:	693b      	ldr	r3, [r7, #16]
 80011fe:	4313      	orrs	r3, r2
 8001200:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001202:	4a1d      	ldr	r2, [pc, #116]	@ (8001278 <HAL_GPIO_Init+0x334>)
 8001204:	69bb      	ldr	r3, [r7, #24]
 8001206:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001208:	4b1b      	ldr	r3, [pc, #108]	@ (8001278 <HAL_GPIO_Init+0x334>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800120e:	693b      	ldr	r3, [r7, #16]
 8001210:	43db      	mvns	r3, r3
 8001212:	69ba      	ldr	r2, [r7, #24]
 8001214:	4013      	ands	r3, r2
 8001216:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001220:	2b00      	cmp	r3, #0
 8001222:	d003      	beq.n	800122c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001224:	69ba      	ldr	r2, [r7, #24]
 8001226:	693b      	ldr	r3, [r7, #16]
 8001228:	4313      	orrs	r3, r2
 800122a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800122c:	4a12      	ldr	r2, [pc, #72]	@ (8001278 <HAL_GPIO_Init+0x334>)
 800122e:	69bb      	ldr	r3, [r7, #24]
 8001230:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001232:	69fb      	ldr	r3, [r7, #28]
 8001234:	3301      	adds	r3, #1
 8001236:	61fb      	str	r3, [r7, #28]
 8001238:	69fb      	ldr	r3, [r7, #28]
 800123a:	2b0f      	cmp	r3, #15
 800123c:	f67f ae90 	bls.w	8000f60 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001240:	bf00      	nop
 8001242:	bf00      	nop
 8001244:	3724      	adds	r7, #36	@ 0x24
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	40023800 	.word	0x40023800
 8001254:	40013800 	.word	0x40013800
 8001258:	40020000 	.word	0x40020000
 800125c:	40020400 	.word	0x40020400
 8001260:	40020800 	.word	0x40020800
 8001264:	40020c00 	.word	0x40020c00
 8001268:	40021000 	.word	0x40021000
 800126c:	40021400 	.word	0x40021400
 8001270:	40021800 	.word	0x40021800
 8001274:	40021c00 	.word	0x40021c00
 8001278:	40013c00 	.word	0x40013c00

0800127c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b086      	sub	sp, #24
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d101      	bne.n	800128e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800128a:	2301      	movs	r3, #1
 800128c:	e267      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f003 0301 	and.w	r3, r3, #1
 8001296:	2b00      	cmp	r3, #0
 8001298:	d075      	beq.n	8001386 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800129a:	4b88      	ldr	r3, [pc, #544]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 800129c:	689b      	ldr	r3, [r3, #8]
 800129e:	f003 030c 	and.w	r3, r3, #12
 80012a2:	2b04      	cmp	r3, #4
 80012a4:	d00c      	beq.n	80012c0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012a6:	4b85      	ldr	r3, [pc, #532]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 80012a8:	689b      	ldr	r3, [r3, #8]
 80012aa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80012ae:	2b08      	cmp	r3, #8
 80012b0:	d112      	bne.n	80012d8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012b2:	4b82      	ldr	r3, [pc, #520]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80012ba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80012be:	d10b      	bne.n	80012d8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012c0:	4b7e      	ldr	r3, [pc, #504]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d05b      	beq.n	8001384 <HAL_RCC_OscConfig+0x108>
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d157      	bne.n	8001384 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80012d4:	2301      	movs	r3, #1
 80012d6:	e242      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80012e0:	d106      	bne.n	80012f0 <HAL_RCC_OscConfig+0x74>
 80012e2:	4b76      	ldr	r3, [pc, #472]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4a75      	ldr	r2, [pc, #468]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 80012e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012ec:	6013      	str	r3, [r2, #0]
 80012ee:	e01d      	b.n	800132c <HAL_RCC_OscConfig+0xb0>
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80012f8:	d10c      	bne.n	8001314 <HAL_RCC_OscConfig+0x98>
 80012fa:	4b70      	ldr	r3, [pc, #448]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	4a6f      	ldr	r2, [pc, #444]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 8001300:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001304:	6013      	str	r3, [r2, #0]
 8001306:	4b6d      	ldr	r3, [pc, #436]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	4a6c      	ldr	r2, [pc, #432]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 800130c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001310:	6013      	str	r3, [r2, #0]
 8001312:	e00b      	b.n	800132c <HAL_RCC_OscConfig+0xb0>
 8001314:	4b69      	ldr	r3, [pc, #420]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a68      	ldr	r2, [pc, #416]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 800131a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800131e:	6013      	str	r3, [r2, #0]
 8001320:	4b66      	ldr	r3, [pc, #408]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4a65      	ldr	r2, [pc, #404]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 8001326:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800132a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d013      	beq.n	800135c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001334:	f7ff fd14 	bl	8000d60 <HAL_GetTick>
 8001338:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800133a:	e008      	b.n	800134e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800133c:	f7ff fd10 	bl	8000d60 <HAL_GetTick>
 8001340:	4602      	mov	r2, r0
 8001342:	693b      	ldr	r3, [r7, #16]
 8001344:	1ad3      	subs	r3, r2, r3
 8001346:	2b64      	cmp	r3, #100	@ 0x64
 8001348:	d901      	bls.n	800134e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800134a:	2303      	movs	r3, #3
 800134c:	e207      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800134e:	4b5b      	ldr	r3, [pc, #364]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001356:	2b00      	cmp	r3, #0
 8001358:	d0f0      	beq.n	800133c <HAL_RCC_OscConfig+0xc0>
 800135a:	e014      	b.n	8001386 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800135c:	f7ff fd00 	bl	8000d60 <HAL_GetTick>
 8001360:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001362:	e008      	b.n	8001376 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001364:	f7ff fcfc 	bl	8000d60 <HAL_GetTick>
 8001368:	4602      	mov	r2, r0
 800136a:	693b      	ldr	r3, [r7, #16]
 800136c:	1ad3      	subs	r3, r2, r3
 800136e:	2b64      	cmp	r3, #100	@ 0x64
 8001370:	d901      	bls.n	8001376 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001372:	2303      	movs	r3, #3
 8001374:	e1f3      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001376:	4b51      	ldr	r3, [pc, #324]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800137e:	2b00      	cmp	r3, #0
 8001380:	d1f0      	bne.n	8001364 <HAL_RCC_OscConfig+0xe8>
 8001382:	e000      	b.n	8001386 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001384:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f003 0302 	and.w	r3, r3, #2
 800138e:	2b00      	cmp	r3, #0
 8001390:	d063      	beq.n	800145a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001392:	4b4a      	ldr	r3, [pc, #296]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 8001394:	689b      	ldr	r3, [r3, #8]
 8001396:	f003 030c 	and.w	r3, r3, #12
 800139a:	2b00      	cmp	r3, #0
 800139c:	d00b      	beq.n	80013b6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800139e:	4b47      	ldr	r3, [pc, #284]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 80013a0:	689b      	ldr	r3, [r3, #8]
 80013a2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80013a6:	2b08      	cmp	r3, #8
 80013a8:	d11c      	bne.n	80013e4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013aa:	4b44      	ldr	r3, [pc, #272]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d116      	bne.n	80013e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013b6:	4b41      	ldr	r3, [pc, #260]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f003 0302 	and.w	r3, r3, #2
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d005      	beq.n	80013ce <HAL_RCC_OscConfig+0x152>
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	68db      	ldr	r3, [r3, #12]
 80013c6:	2b01      	cmp	r3, #1
 80013c8:	d001      	beq.n	80013ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80013ca:	2301      	movs	r3, #1
 80013cc:	e1c7      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013ce:	4b3b      	ldr	r3, [pc, #236]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	691b      	ldr	r3, [r3, #16]
 80013da:	00db      	lsls	r3, r3, #3
 80013dc:	4937      	ldr	r1, [pc, #220]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 80013de:	4313      	orrs	r3, r2
 80013e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013e2:	e03a      	b.n	800145a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	68db      	ldr	r3, [r3, #12]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d020      	beq.n	800142e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013ec:	4b34      	ldr	r3, [pc, #208]	@ (80014c0 <HAL_RCC_OscConfig+0x244>)
 80013ee:	2201      	movs	r2, #1
 80013f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013f2:	f7ff fcb5 	bl	8000d60 <HAL_GetTick>
 80013f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013f8:	e008      	b.n	800140c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013fa:	f7ff fcb1 	bl	8000d60 <HAL_GetTick>
 80013fe:	4602      	mov	r2, r0
 8001400:	693b      	ldr	r3, [r7, #16]
 8001402:	1ad3      	subs	r3, r2, r3
 8001404:	2b02      	cmp	r3, #2
 8001406:	d901      	bls.n	800140c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001408:	2303      	movs	r3, #3
 800140a:	e1a8      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800140c:	4b2b      	ldr	r3, [pc, #172]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f003 0302 	and.w	r3, r3, #2
 8001414:	2b00      	cmp	r3, #0
 8001416:	d0f0      	beq.n	80013fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001418:	4b28      	ldr	r3, [pc, #160]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	691b      	ldr	r3, [r3, #16]
 8001424:	00db      	lsls	r3, r3, #3
 8001426:	4925      	ldr	r1, [pc, #148]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 8001428:	4313      	orrs	r3, r2
 800142a:	600b      	str	r3, [r1, #0]
 800142c:	e015      	b.n	800145a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800142e:	4b24      	ldr	r3, [pc, #144]	@ (80014c0 <HAL_RCC_OscConfig+0x244>)
 8001430:	2200      	movs	r2, #0
 8001432:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001434:	f7ff fc94 	bl	8000d60 <HAL_GetTick>
 8001438:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800143a:	e008      	b.n	800144e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800143c:	f7ff fc90 	bl	8000d60 <HAL_GetTick>
 8001440:	4602      	mov	r2, r0
 8001442:	693b      	ldr	r3, [r7, #16]
 8001444:	1ad3      	subs	r3, r2, r3
 8001446:	2b02      	cmp	r3, #2
 8001448:	d901      	bls.n	800144e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800144a:	2303      	movs	r3, #3
 800144c:	e187      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800144e:	4b1b      	ldr	r3, [pc, #108]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f003 0302 	and.w	r3, r3, #2
 8001456:	2b00      	cmp	r3, #0
 8001458:	d1f0      	bne.n	800143c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f003 0308 	and.w	r3, r3, #8
 8001462:	2b00      	cmp	r3, #0
 8001464:	d036      	beq.n	80014d4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	695b      	ldr	r3, [r3, #20]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d016      	beq.n	800149c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800146e:	4b15      	ldr	r3, [pc, #84]	@ (80014c4 <HAL_RCC_OscConfig+0x248>)
 8001470:	2201      	movs	r2, #1
 8001472:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001474:	f7ff fc74 	bl	8000d60 <HAL_GetTick>
 8001478:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800147a:	e008      	b.n	800148e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800147c:	f7ff fc70 	bl	8000d60 <HAL_GetTick>
 8001480:	4602      	mov	r2, r0
 8001482:	693b      	ldr	r3, [r7, #16]
 8001484:	1ad3      	subs	r3, r2, r3
 8001486:	2b02      	cmp	r3, #2
 8001488:	d901      	bls.n	800148e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800148a:	2303      	movs	r3, #3
 800148c:	e167      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800148e:	4b0b      	ldr	r3, [pc, #44]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 8001490:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001492:	f003 0302 	and.w	r3, r3, #2
 8001496:	2b00      	cmp	r3, #0
 8001498:	d0f0      	beq.n	800147c <HAL_RCC_OscConfig+0x200>
 800149a:	e01b      	b.n	80014d4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800149c:	4b09      	ldr	r3, [pc, #36]	@ (80014c4 <HAL_RCC_OscConfig+0x248>)
 800149e:	2200      	movs	r2, #0
 80014a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014a2:	f7ff fc5d 	bl	8000d60 <HAL_GetTick>
 80014a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014a8:	e00e      	b.n	80014c8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014aa:	f7ff fc59 	bl	8000d60 <HAL_GetTick>
 80014ae:	4602      	mov	r2, r0
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	1ad3      	subs	r3, r2, r3
 80014b4:	2b02      	cmp	r3, #2
 80014b6:	d907      	bls.n	80014c8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80014b8:	2303      	movs	r3, #3
 80014ba:	e150      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
 80014bc:	40023800 	.word	0x40023800
 80014c0:	42470000 	.word	0x42470000
 80014c4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014c8:	4b88      	ldr	r3, [pc, #544]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 80014ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80014cc:	f003 0302 	and.w	r3, r3, #2
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d1ea      	bne.n	80014aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f003 0304 	and.w	r3, r3, #4
 80014dc:	2b00      	cmp	r3, #0
 80014de:	f000 8097 	beq.w	8001610 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014e2:	2300      	movs	r3, #0
 80014e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014e6:	4b81      	ldr	r3, [pc, #516]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 80014e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d10f      	bne.n	8001512 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014f2:	2300      	movs	r3, #0
 80014f4:	60bb      	str	r3, [r7, #8]
 80014f6:	4b7d      	ldr	r3, [pc, #500]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 80014f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014fa:	4a7c      	ldr	r2, [pc, #496]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 80014fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001500:	6413      	str	r3, [r2, #64]	@ 0x40
 8001502:	4b7a      	ldr	r3, [pc, #488]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 8001504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001506:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800150a:	60bb      	str	r3, [r7, #8]
 800150c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800150e:	2301      	movs	r3, #1
 8001510:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001512:	4b77      	ldr	r3, [pc, #476]	@ (80016f0 <HAL_RCC_OscConfig+0x474>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800151a:	2b00      	cmp	r3, #0
 800151c:	d118      	bne.n	8001550 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800151e:	4b74      	ldr	r3, [pc, #464]	@ (80016f0 <HAL_RCC_OscConfig+0x474>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4a73      	ldr	r2, [pc, #460]	@ (80016f0 <HAL_RCC_OscConfig+0x474>)
 8001524:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001528:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800152a:	f7ff fc19 	bl	8000d60 <HAL_GetTick>
 800152e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001530:	e008      	b.n	8001544 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001532:	f7ff fc15 	bl	8000d60 <HAL_GetTick>
 8001536:	4602      	mov	r2, r0
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	1ad3      	subs	r3, r2, r3
 800153c:	2b02      	cmp	r3, #2
 800153e:	d901      	bls.n	8001544 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001540:	2303      	movs	r3, #3
 8001542:	e10c      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001544:	4b6a      	ldr	r3, [pc, #424]	@ (80016f0 <HAL_RCC_OscConfig+0x474>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800154c:	2b00      	cmp	r3, #0
 800154e:	d0f0      	beq.n	8001532 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	689b      	ldr	r3, [r3, #8]
 8001554:	2b01      	cmp	r3, #1
 8001556:	d106      	bne.n	8001566 <HAL_RCC_OscConfig+0x2ea>
 8001558:	4b64      	ldr	r3, [pc, #400]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 800155a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800155c:	4a63      	ldr	r2, [pc, #396]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 800155e:	f043 0301 	orr.w	r3, r3, #1
 8001562:	6713      	str	r3, [r2, #112]	@ 0x70
 8001564:	e01c      	b.n	80015a0 <HAL_RCC_OscConfig+0x324>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	2b05      	cmp	r3, #5
 800156c:	d10c      	bne.n	8001588 <HAL_RCC_OscConfig+0x30c>
 800156e:	4b5f      	ldr	r3, [pc, #380]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 8001570:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001572:	4a5e      	ldr	r2, [pc, #376]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 8001574:	f043 0304 	orr.w	r3, r3, #4
 8001578:	6713      	str	r3, [r2, #112]	@ 0x70
 800157a:	4b5c      	ldr	r3, [pc, #368]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 800157c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800157e:	4a5b      	ldr	r2, [pc, #364]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 8001580:	f043 0301 	orr.w	r3, r3, #1
 8001584:	6713      	str	r3, [r2, #112]	@ 0x70
 8001586:	e00b      	b.n	80015a0 <HAL_RCC_OscConfig+0x324>
 8001588:	4b58      	ldr	r3, [pc, #352]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 800158a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800158c:	4a57      	ldr	r2, [pc, #348]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 800158e:	f023 0301 	bic.w	r3, r3, #1
 8001592:	6713      	str	r3, [r2, #112]	@ 0x70
 8001594:	4b55      	ldr	r3, [pc, #340]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 8001596:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001598:	4a54      	ldr	r2, [pc, #336]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 800159a:	f023 0304 	bic.w	r3, r3, #4
 800159e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	689b      	ldr	r3, [r3, #8]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d015      	beq.n	80015d4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015a8:	f7ff fbda 	bl	8000d60 <HAL_GetTick>
 80015ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015ae:	e00a      	b.n	80015c6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015b0:	f7ff fbd6 	bl	8000d60 <HAL_GetTick>
 80015b4:	4602      	mov	r2, r0
 80015b6:	693b      	ldr	r3, [r7, #16]
 80015b8:	1ad3      	subs	r3, r2, r3
 80015ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015be:	4293      	cmp	r3, r2
 80015c0:	d901      	bls.n	80015c6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80015c2:	2303      	movs	r3, #3
 80015c4:	e0cb      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015c6:	4b49      	ldr	r3, [pc, #292]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 80015c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015ca:	f003 0302 	and.w	r3, r3, #2
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d0ee      	beq.n	80015b0 <HAL_RCC_OscConfig+0x334>
 80015d2:	e014      	b.n	80015fe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015d4:	f7ff fbc4 	bl	8000d60 <HAL_GetTick>
 80015d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015da:	e00a      	b.n	80015f2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015dc:	f7ff fbc0 	bl	8000d60 <HAL_GetTick>
 80015e0:	4602      	mov	r2, r0
 80015e2:	693b      	ldr	r3, [r7, #16]
 80015e4:	1ad3      	subs	r3, r2, r3
 80015e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d901      	bls.n	80015f2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80015ee:	2303      	movs	r3, #3
 80015f0:	e0b5      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015f2:	4b3e      	ldr	r3, [pc, #248]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 80015f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015f6:	f003 0302 	and.w	r3, r3, #2
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d1ee      	bne.n	80015dc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80015fe:	7dfb      	ldrb	r3, [r7, #23]
 8001600:	2b01      	cmp	r3, #1
 8001602:	d105      	bne.n	8001610 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001604:	4b39      	ldr	r3, [pc, #228]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 8001606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001608:	4a38      	ldr	r2, [pc, #224]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 800160a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800160e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	699b      	ldr	r3, [r3, #24]
 8001614:	2b00      	cmp	r3, #0
 8001616:	f000 80a1 	beq.w	800175c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800161a:	4b34      	ldr	r3, [pc, #208]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 800161c:	689b      	ldr	r3, [r3, #8]
 800161e:	f003 030c 	and.w	r3, r3, #12
 8001622:	2b08      	cmp	r3, #8
 8001624:	d05c      	beq.n	80016e0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	699b      	ldr	r3, [r3, #24]
 800162a:	2b02      	cmp	r3, #2
 800162c:	d141      	bne.n	80016b2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800162e:	4b31      	ldr	r3, [pc, #196]	@ (80016f4 <HAL_RCC_OscConfig+0x478>)
 8001630:	2200      	movs	r2, #0
 8001632:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001634:	f7ff fb94 	bl	8000d60 <HAL_GetTick>
 8001638:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800163a:	e008      	b.n	800164e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800163c:	f7ff fb90 	bl	8000d60 <HAL_GetTick>
 8001640:	4602      	mov	r2, r0
 8001642:	693b      	ldr	r3, [r7, #16]
 8001644:	1ad3      	subs	r3, r2, r3
 8001646:	2b02      	cmp	r3, #2
 8001648:	d901      	bls.n	800164e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800164a:	2303      	movs	r3, #3
 800164c:	e087      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800164e:	4b27      	ldr	r3, [pc, #156]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001656:	2b00      	cmp	r3, #0
 8001658:	d1f0      	bne.n	800163c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	69da      	ldr	r2, [r3, #28]
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6a1b      	ldr	r3, [r3, #32]
 8001662:	431a      	orrs	r2, r3
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001668:	019b      	lsls	r3, r3, #6
 800166a:	431a      	orrs	r2, r3
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001670:	085b      	lsrs	r3, r3, #1
 8001672:	3b01      	subs	r3, #1
 8001674:	041b      	lsls	r3, r3, #16
 8001676:	431a      	orrs	r2, r3
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800167c:	061b      	lsls	r3, r3, #24
 800167e:	491b      	ldr	r1, [pc, #108]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 8001680:	4313      	orrs	r3, r2
 8001682:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001684:	4b1b      	ldr	r3, [pc, #108]	@ (80016f4 <HAL_RCC_OscConfig+0x478>)
 8001686:	2201      	movs	r2, #1
 8001688:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800168a:	f7ff fb69 	bl	8000d60 <HAL_GetTick>
 800168e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001690:	e008      	b.n	80016a4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001692:	f7ff fb65 	bl	8000d60 <HAL_GetTick>
 8001696:	4602      	mov	r2, r0
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	1ad3      	subs	r3, r2, r3
 800169c:	2b02      	cmp	r3, #2
 800169e:	d901      	bls.n	80016a4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80016a0:	2303      	movs	r3, #3
 80016a2:	e05c      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016a4:	4b11      	ldr	r3, [pc, #68]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d0f0      	beq.n	8001692 <HAL_RCC_OscConfig+0x416>
 80016b0:	e054      	b.n	800175c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016b2:	4b10      	ldr	r3, [pc, #64]	@ (80016f4 <HAL_RCC_OscConfig+0x478>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016b8:	f7ff fb52 	bl	8000d60 <HAL_GetTick>
 80016bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016be:	e008      	b.n	80016d2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016c0:	f7ff fb4e 	bl	8000d60 <HAL_GetTick>
 80016c4:	4602      	mov	r2, r0
 80016c6:	693b      	ldr	r3, [r7, #16]
 80016c8:	1ad3      	subs	r3, r2, r3
 80016ca:	2b02      	cmp	r3, #2
 80016cc:	d901      	bls.n	80016d2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80016ce:	2303      	movs	r3, #3
 80016d0:	e045      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016d2:	4b06      	ldr	r3, [pc, #24]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d1f0      	bne.n	80016c0 <HAL_RCC_OscConfig+0x444>
 80016de:	e03d      	b.n	800175c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	699b      	ldr	r3, [r3, #24]
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d107      	bne.n	80016f8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80016e8:	2301      	movs	r3, #1
 80016ea:	e038      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
 80016ec:	40023800 	.word	0x40023800
 80016f0:	40007000 	.word	0x40007000
 80016f4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80016f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001768 <HAL_RCC_OscConfig+0x4ec>)
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	699b      	ldr	r3, [r3, #24]
 8001702:	2b01      	cmp	r3, #1
 8001704:	d028      	beq.n	8001758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001710:	429a      	cmp	r2, r3
 8001712:	d121      	bne.n	8001758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800171e:	429a      	cmp	r2, r3
 8001720:	d11a      	bne.n	8001758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001722:	68fa      	ldr	r2, [r7, #12]
 8001724:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001728:	4013      	ands	r3, r2
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800172e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001730:	4293      	cmp	r3, r2
 8001732:	d111      	bne.n	8001758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800173e:	085b      	lsrs	r3, r3, #1
 8001740:	3b01      	subs	r3, #1
 8001742:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001744:	429a      	cmp	r2, r3
 8001746:	d107      	bne.n	8001758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001752:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001754:	429a      	cmp	r2, r3
 8001756:	d001      	beq.n	800175c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001758:	2301      	movs	r3, #1
 800175a:	e000      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800175c:	2300      	movs	r3, #0
}
 800175e:	4618      	mov	r0, r3
 8001760:	3718      	adds	r7, #24
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	40023800 	.word	0x40023800

0800176c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b084      	sub	sp, #16
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d101      	bne.n	8001780 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800177c:	2301      	movs	r3, #1
 800177e:	e0cc      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001780:	4b68      	ldr	r3, [pc, #416]	@ (8001924 <HAL_RCC_ClockConfig+0x1b8>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f003 0307 	and.w	r3, r3, #7
 8001788:	683a      	ldr	r2, [r7, #0]
 800178a:	429a      	cmp	r2, r3
 800178c:	d90c      	bls.n	80017a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800178e:	4b65      	ldr	r3, [pc, #404]	@ (8001924 <HAL_RCC_ClockConfig+0x1b8>)
 8001790:	683a      	ldr	r2, [r7, #0]
 8001792:	b2d2      	uxtb	r2, r2
 8001794:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001796:	4b63      	ldr	r3, [pc, #396]	@ (8001924 <HAL_RCC_ClockConfig+0x1b8>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f003 0307 	and.w	r3, r3, #7
 800179e:	683a      	ldr	r2, [r7, #0]
 80017a0:	429a      	cmp	r2, r3
 80017a2:	d001      	beq.n	80017a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80017a4:	2301      	movs	r3, #1
 80017a6:	e0b8      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f003 0302 	and.w	r3, r3, #2
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d020      	beq.n	80017f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f003 0304 	and.w	r3, r3, #4
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d005      	beq.n	80017cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017c0:	4b59      	ldr	r3, [pc, #356]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80017c2:	689b      	ldr	r3, [r3, #8]
 80017c4:	4a58      	ldr	r2, [pc, #352]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80017c6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80017ca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f003 0308 	and.w	r3, r3, #8
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d005      	beq.n	80017e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017d8:	4b53      	ldr	r3, [pc, #332]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	4a52      	ldr	r2, [pc, #328]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80017de:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80017e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017e4:	4b50      	ldr	r3, [pc, #320]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80017e6:	689b      	ldr	r3, [r3, #8]
 80017e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	494d      	ldr	r1, [pc, #308]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80017f2:	4313      	orrs	r3, r2
 80017f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f003 0301 	and.w	r3, r3, #1
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d044      	beq.n	800188c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	2b01      	cmp	r3, #1
 8001808:	d107      	bne.n	800181a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800180a:	4b47      	ldr	r3, [pc, #284]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001812:	2b00      	cmp	r3, #0
 8001814:	d119      	bne.n	800184a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001816:	2301      	movs	r3, #1
 8001818:	e07f      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	2b02      	cmp	r3, #2
 8001820:	d003      	beq.n	800182a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001826:	2b03      	cmp	r3, #3
 8001828:	d107      	bne.n	800183a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800182a:	4b3f      	ldr	r3, [pc, #252]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001832:	2b00      	cmp	r3, #0
 8001834:	d109      	bne.n	800184a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	e06f      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800183a:	4b3b      	ldr	r3, [pc, #236]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f003 0302 	and.w	r3, r3, #2
 8001842:	2b00      	cmp	r3, #0
 8001844:	d101      	bne.n	800184a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001846:	2301      	movs	r3, #1
 8001848:	e067      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800184a:	4b37      	ldr	r3, [pc, #220]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 800184c:	689b      	ldr	r3, [r3, #8]
 800184e:	f023 0203 	bic.w	r2, r3, #3
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	4934      	ldr	r1, [pc, #208]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 8001858:	4313      	orrs	r3, r2
 800185a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800185c:	f7ff fa80 	bl	8000d60 <HAL_GetTick>
 8001860:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001862:	e00a      	b.n	800187a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001864:	f7ff fa7c 	bl	8000d60 <HAL_GetTick>
 8001868:	4602      	mov	r2, r0
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001872:	4293      	cmp	r3, r2
 8001874:	d901      	bls.n	800187a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001876:	2303      	movs	r3, #3
 8001878:	e04f      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800187a:	4b2b      	ldr	r3, [pc, #172]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	f003 020c 	and.w	r2, r3, #12
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	429a      	cmp	r2, r3
 800188a:	d1eb      	bne.n	8001864 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800188c:	4b25      	ldr	r3, [pc, #148]	@ (8001924 <HAL_RCC_ClockConfig+0x1b8>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f003 0307 	and.w	r3, r3, #7
 8001894:	683a      	ldr	r2, [r7, #0]
 8001896:	429a      	cmp	r2, r3
 8001898:	d20c      	bcs.n	80018b4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800189a:	4b22      	ldr	r3, [pc, #136]	@ (8001924 <HAL_RCC_ClockConfig+0x1b8>)
 800189c:	683a      	ldr	r2, [r7, #0]
 800189e:	b2d2      	uxtb	r2, r2
 80018a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018a2:	4b20      	ldr	r3, [pc, #128]	@ (8001924 <HAL_RCC_ClockConfig+0x1b8>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f003 0307 	and.w	r3, r3, #7
 80018aa:	683a      	ldr	r2, [r7, #0]
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d001      	beq.n	80018b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80018b0:	2301      	movs	r3, #1
 80018b2:	e032      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f003 0304 	and.w	r3, r3, #4
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d008      	beq.n	80018d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018c0:	4b19      	ldr	r3, [pc, #100]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	68db      	ldr	r3, [r3, #12]
 80018cc:	4916      	ldr	r1, [pc, #88]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80018ce:	4313      	orrs	r3, r2
 80018d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f003 0308 	and.w	r3, r3, #8
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d009      	beq.n	80018f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018de:	4b12      	ldr	r3, [pc, #72]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80018e0:	689b      	ldr	r3, [r3, #8]
 80018e2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	691b      	ldr	r3, [r3, #16]
 80018ea:	00db      	lsls	r3, r3, #3
 80018ec:	490e      	ldr	r1, [pc, #56]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80018ee:	4313      	orrs	r3, r2
 80018f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80018f2:	f000 f821 	bl	8001938 <HAL_RCC_GetSysClockFreq>
 80018f6:	4602      	mov	r2, r0
 80018f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	091b      	lsrs	r3, r3, #4
 80018fe:	f003 030f 	and.w	r3, r3, #15
 8001902:	490a      	ldr	r1, [pc, #40]	@ (800192c <HAL_RCC_ClockConfig+0x1c0>)
 8001904:	5ccb      	ldrb	r3, [r1, r3]
 8001906:	fa22 f303 	lsr.w	r3, r2, r3
 800190a:	4a09      	ldr	r2, [pc, #36]	@ (8001930 <HAL_RCC_ClockConfig+0x1c4>)
 800190c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800190e:	4b09      	ldr	r3, [pc, #36]	@ (8001934 <HAL_RCC_ClockConfig+0x1c8>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4618      	mov	r0, r3
 8001914:	f7ff f9e0 	bl	8000cd8 <HAL_InitTick>

  return HAL_OK;
 8001918:	2300      	movs	r3, #0
}
 800191a:	4618      	mov	r0, r3
 800191c:	3710      	adds	r7, #16
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	40023c00 	.word	0x40023c00
 8001928:	40023800 	.word	0x40023800
 800192c:	08003fa8 	.word	0x08003fa8
 8001930:	20000000 	.word	0x20000000
 8001934:	20000004 	.word	0x20000004

08001938 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001938:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800193c:	b094      	sub	sp, #80	@ 0x50
 800193e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001940:	2300      	movs	r3, #0
 8001942:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001944:	2300      	movs	r3, #0
 8001946:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001948:	2300      	movs	r3, #0
 800194a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800194c:	2300      	movs	r3, #0
 800194e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001950:	4b79      	ldr	r3, [pc, #484]	@ (8001b38 <HAL_RCC_GetSysClockFreq+0x200>)
 8001952:	689b      	ldr	r3, [r3, #8]
 8001954:	f003 030c 	and.w	r3, r3, #12
 8001958:	2b08      	cmp	r3, #8
 800195a:	d00d      	beq.n	8001978 <HAL_RCC_GetSysClockFreq+0x40>
 800195c:	2b08      	cmp	r3, #8
 800195e:	f200 80e1 	bhi.w	8001b24 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001962:	2b00      	cmp	r3, #0
 8001964:	d002      	beq.n	800196c <HAL_RCC_GetSysClockFreq+0x34>
 8001966:	2b04      	cmp	r3, #4
 8001968:	d003      	beq.n	8001972 <HAL_RCC_GetSysClockFreq+0x3a>
 800196a:	e0db      	b.n	8001b24 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800196c:	4b73      	ldr	r3, [pc, #460]	@ (8001b3c <HAL_RCC_GetSysClockFreq+0x204>)
 800196e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001970:	e0db      	b.n	8001b2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001972:	4b72      	ldr	r3, [pc, #456]	@ (8001b3c <HAL_RCC_GetSysClockFreq+0x204>)
 8001974:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001976:	e0d8      	b.n	8001b2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001978:	4b6f      	ldr	r3, [pc, #444]	@ (8001b38 <HAL_RCC_GetSysClockFreq+0x200>)
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001980:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001982:	4b6d      	ldr	r3, [pc, #436]	@ (8001b38 <HAL_RCC_GetSysClockFreq+0x200>)
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800198a:	2b00      	cmp	r3, #0
 800198c:	d063      	beq.n	8001a56 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800198e:	4b6a      	ldr	r3, [pc, #424]	@ (8001b38 <HAL_RCC_GetSysClockFreq+0x200>)
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	099b      	lsrs	r3, r3, #6
 8001994:	2200      	movs	r2, #0
 8001996:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001998:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800199a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800199c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80019a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80019a2:	2300      	movs	r3, #0
 80019a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80019a6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80019aa:	4622      	mov	r2, r4
 80019ac:	462b      	mov	r3, r5
 80019ae:	f04f 0000 	mov.w	r0, #0
 80019b2:	f04f 0100 	mov.w	r1, #0
 80019b6:	0159      	lsls	r1, r3, #5
 80019b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80019bc:	0150      	lsls	r0, r2, #5
 80019be:	4602      	mov	r2, r0
 80019c0:	460b      	mov	r3, r1
 80019c2:	4621      	mov	r1, r4
 80019c4:	1a51      	subs	r1, r2, r1
 80019c6:	6139      	str	r1, [r7, #16]
 80019c8:	4629      	mov	r1, r5
 80019ca:	eb63 0301 	sbc.w	r3, r3, r1
 80019ce:	617b      	str	r3, [r7, #20]
 80019d0:	f04f 0200 	mov.w	r2, #0
 80019d4:	f04f 0300 	mov.w	r3, #0
 80019d8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80019dc:	4659      	mov	r1, fp
 80019de:	018b      	lsls	r3, r1, #6
 80019e0:	4651      	mov	r1, sl
 80019e2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80019e6:	4651      	mov	r1, sl
 80019e8:	018a      	lsls	r2, r1, #6
 80019ea:	4651      	mov	r1, sl
 80019ec:	ebb2 0801 	subs.w	r8, r2, r1
 80019f0:	4659      	mov	r1, fp
 80019f2:	eb63 0901 	sbc.w	r9, r3, r1
 80019f6:	f04f 0200 	mov.w	r2, #0
 80019fa:	f04f 0300 	mov.w	r3, #0
 80019fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a02:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001a06:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a0a:	4690      	mov	r8, r2
 8001a0c:	4699      	mov	r9, r3
 8001a0e:	4623      	mov	r3, r4
 8001a10:	eb18 0303 	adds.w	r3, r8, r3
 8001a14:	60bb      	str	r3, [r7, #8]
 8001a16:	462b      	mov	r3, r5
 8001a18:	eb49 0303 	adc.w	r3, r9, r3
 8001a1c:	60fb      	str	r3, [r7, #12]
 8001a1e:	f04f 0200 	mov.w	r2, #0
 8001a22:	f04f 0300 	mov.w	r3, #0
 8001a26:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001a2a:	4629      	mov	r1, r5
 8001a2c:	028b      	lsls	r3, r1, #10
 8001a2e:	4621      	mov	r1, r4
 8001a30:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001a34:	4621      	mov	r1, r4
 8001a36:	028a      	lsls	r2, r1, #10
 8001a38:	4610      	mov	r0, r2
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a3e:	2200      	movs	r2, #0
 8001a40:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001a42:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001a44:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001a48:	f7fe fc12 	bl	8000270 <__aeabi_uldivmod>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	460b      	mov	r3, r1
 8001a50:	4613      	mov	r3, r2
 8001a52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001a54:	e058      	b.n	8001b08 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a56:	4b38      	ldr	r3, [pc, #224]	@ (8001b38 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	099b      	lsrs	r3, r3, #6
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	4618      	mov	r0, r3
 8001a60:	4611      	mov	r1, r2
 8001a62:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001a66:	623b      	str	r3, [r7, #32]
 8001a68:	2300      	movs	r3, #0
 8001a6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a6c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001a70:	4642      	mov	r2, r8
 8001a72:	464b      	mov	r3, r9
 8001a74:	f04f 0000 	mov.w	r0, #0
 8001a78:	f04f 0100 	mov.w	r1, #0
 8001a7c:	0159      	lsls	r1, r3, #5
 8001a7e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a82:	0150      	lsls	r0, r2, #5
 8001a84:	4602      	mov	r2, r0
 8001a86:	460b      	mov	r3, r1
 8001a88:	4641      	mov	r1, r8
 8001a8a:	ebb2 0a01 	subs.w	sl, r2, r1
 8001a8e:	4649      	mov	r1, r9
 8001a90:	eb63 0b01 	sbc.w	fp, r3, r1
 8001a94:	f04f 0200 	mov.w	r2, #0
 8001a98:	f04f 0300 	mov.w	r3, #0
 8001a9c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001aa0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001aa4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001aa8:	ebb2 040a 	subs.w	r4, r2, sl
 8001aac:	eb63 050b 	sbc.w	r5, r3, fp
 8001ab0:	f04f 0200 	mov.w	r2, #0
 8001ab4:	f04f 0300 	mov.w	r3, #0
 8001ab8:	00eb      	lsls	r3, r5, #3
 8001aba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001abe:	00e2      	lsls	r2, r4, #3
 8001ac0:	4614      	mov	r4, r2
 8001ac2:	461d      	mov	r5, r3
 8001ac4:	4643      	mov	r3, r8
 8001ac6:	18e3      	adds	r3, r4, r3
 8001ac8:	603b      	str	r3, [r7, #0]
 8001aca:	464b      	mov	r3, r9
 8001acc:	eb45 0303 	adc.w	r3, r5, r3
 8001ad0:	607b      	str	r3, [r7, #4]
 8001ad2:	f04f 0200 	mov.w	r2, #0
 8001ad6:	f04f 0300 	mov.w	r3, #0
 8001ada:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001ade:	4629      	mov	r1, r5
 8001ae0:	028b      	lsls	r3, r1, #10
 8001ae2:	4621      	mov	r1, r4
 8001ae4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001ae8:	4621      	mov	r1, r4
 8001aea:	028a      	lsls	r2, r1, #10
 8001aec:	4610      	mov	r0, r2
 8001aee:	4619      	mov	r1, r3
 8001af0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001af2:	2200      	movs	r2, #0
 8001af4:	61bb      	str	r3, [r7, #24]
 8001af6:	61fa      	str	r2, [r7, #28]
 8001af8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001afc:	f7fe fbb8 	bl	8000270 <__aeabi_uldivmod>
 8001b00:	4602      	mov	r2, r0
 8001b02:	460b      	mov	r3, r1
 8001b04:	4613      	mov	r3, r2
 8001b06:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001b08:	4b0b      	ldr	r3, [pc, #44]	@ (8001b38 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	0c1b      	lsrs	r3, r3, #16
 8001b0e:	f003 0303 	and.w	r3, r3, #3
 8001b12:	3301      	adds	r3, #1
 8001b14:	005b      	lsls	r3, r3, #1
 8001b16:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001b18:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001b1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b20:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b22:	e002      	b.n	8001b2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b24:	4b05      	ldr	r3, [pc, #20]	@ (8001b3c <HAL_RCC_GetSysClockFreq+0x204>)
 8001b26:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	3750      	adds	r7, #80	@ 0x50
 8001b30:	46bd      	mov	sp, r7
 8001b32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b36:	bf00      	nop
 8001b38:	40023800 	.word	0x40023800
 8001b3c:	00f42400 	.word	0x00f42400

08001b40 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b44:	4b03      	ldr	r3, [pc, #12]	@ (8001b54 <HAL_RCC_GetHCLKFreq+0x14>)
 8001b46:	681b      	ldr	r3, [r3, #0]
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr
 8001b52:	bf00      	nop
 8001b54:	20000000 	.word	0x20000000

08001b58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001b5c:	f7ff fff0 	bl	8001b40 <HAL_RCC_GetHCLKFreq>
 8001b60:	4602      	mov	r2, r0
 8001b62:	4b05      	ldr	r3, [pc, #20]	@ (8001b78 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b64:	689b      	ldr	r3, [r3, #8]
 8001b66:	0a9b      	lsrs	r3, r3, #10
 8001b68:	f003 0307 	and.w	r3, r3, #7
 8001b6c:	4903      	ldr	r1, [pc, #12]	@ (8001b7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b6e:	5ccb      	ldrb	r3, [r1, r3]
 8001b70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	40023800 	.word	0x40023800
 8001b7c:	08003fb8 	.word	0x08003fb8

08001b80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001b84:	f7ff ffdc 	bl	8001b40 <HAL_RCC_GetHCLKFreq>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	4b05      	ldr	r3, [pc, #20]	@ (8001ba0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b8c:	689b      	ldr	r3, [r3, #8]
 8001b8e:	0b5b      	lsrs	r3, r3, #13
 8001b90:	f003 0307 	and.w	r3, r3, #7
 8001b94:	4903      	ldr	r1, [pc, #12]	@ (8001ba4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b96:	5ccb      	ldrb	r3, [r1, r3]
 8001b98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	40023800 	.word	0x40023800
 8001ba4:	08003fb8 	.word	0x08003fb8

08001ba8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d101      	bne.n	8001bba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e041      	b.n	8001c3e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d106      	bne.n	8001bd4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2200      	movs	r2, #0
 8001bca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001bce:	6878      	ldr	r0, [r7, #4]
 8001bd0:	f7fe feae 	bl	8000930 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2202      	movs	r2, #2
 8001bd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681a      	ldr	r2, [r3, #0]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	3304      	adds	r3, #4
 8001be4:	4619      	mov	r1, r3
 8001be6:	4610      	mov	r0, r2
 8001be8:	f000 fad8 	bl	800219c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2201      	movs	r2, #1
 8001bf0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2201      	movs	r2, #1
 8001c00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2201      	movs	r2, #1
 8001c08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2201      	movs	r2, #1
 8001c10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2201      	movs	r2, #1
 8001c18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2201      	movs	r2, #1
 8001c20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2201      	movs	r2, #1
 8001c28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2201      	movs	r2, #1
 8001c30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2201      	movs	r2, #1
 8001c38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001c3c:	2300      	movs	r3, #0
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	3708      	adds	r7, #8
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}

08001c46 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001c46:	b580      	push	{r7, lr}
 8001c48:	b082      	sub	sp, #8
 8001c4a:	af00      	add	r7, sp, #0
 8001c4c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d101      	bne.n	8001c58 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001c54:	2301      	movs	r3, #1
 8001c56:	e041      	b.n	8001cdc <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d106      	bne.n	8001c72 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2200      	movs	r2, #0
 8001c68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001c6c:	6878      	ldr	r0, [r7, #4]
 8001c6e:	f000 f839 	bl	8001ce4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2202      	movs	r2, #2
 8001c76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681a      	ldr	r2, [r3, #0]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	3304      	adds	r3, #4
 8001c82:	4619      	mov	r1, r3
 8001c84:	4610      	mov	r0, r2
 8001c86:	f000 fa89 	bl	800219c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2201      	movs	r2, #1
 8001c96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2201      	movs	r2, #1
 8001cae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2201      	movs	r2, #1
 8001cc6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2201      	movs	r2, #1
 8001cce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001cda:	2300      	movs	r3, #0
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	3708      	adds	r7, #8
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}

08001ce4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b083      	sub	sp, #12
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001cec:	bf00      	nop
 8001cee:	370c      	adds	r7, #12
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf6:	4770      	bx	lr

08001cf8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b084      	sub	sp, #16
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
 8001d00:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d109      	bne.n	8001d1c <HAL_TIM_PWM_Start+0x24>
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001d0e:	b2db      	uxtb	r3, r3
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	bf14      	ite	ne
 8001d14:	2301      	movne	r3, #1
 8001d16:	2300      	moveq	r3, #0
 8001d18:	b2db      	uxtb	r3, r3
 8001d1a:	e022      	b.n	8001d62 <HAL_TIM_PWM_Start+0x6a>
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	2b04      	cmp	r3, #4
 8001d20:	d109      	bne.n	8001d36 <HAL_TIM_PWM_Start+0x3e>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	2b01      	cmp	r3, #1
 8001d2c:	bf14      	ite	ne
 8001d2e:	2301      	movne	r3, #1
 8001d30:	2300      	moveq	r3, #0
 8001d32:	b2db      	uxtb	r3, r3
 8001d34:	e015      	b.n	8001d62 <HAL_TIM_PWM_Start+0x6a>
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	2b08      	cmp	r3, #8
 8001d3a:	d109      	bne.n	8001d50 <HAL_TIM_PWM_Start+0x58>
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001d42:	b2db      	uxtb	r3, r3
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	bf14      	ite	ne
 8001d48:	2301      	movne	r3, #1
 8001d4a:	2300      	moveq	r3, #0
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	e008      	b.n	8001d62 <HAL_TIM_PWM_Start+0x6a>
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001d56:	b2db      	uxtb	r3, r3
 8001d58:	2b01      	cmp	r3, #1
 8001d5a:	bf14      	ite	ne
 8001d5c:	2301      	movne	r3, #1
 8001d5e:	2300      	moveq	r3, #0
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d001      	beq.n	8001d6a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
 8001d68:	e07c      	b.n	8001e64 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d104      	bne.n	8001d7a <HAL_TIM_PWM_Start+0x82>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2202      	movs	r2, #2
 8001d74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001d78:	e013      	b.n	8001da2 <HAL_TIM_PWM_Start+0xaa>
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	2b04      	cmp	r3, #4
 8001d7e:	d104      	bne.n	8001d8a <HAL_TIM_PWM_Start+0x92>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2202      	movs	r2, #2
 8001d84:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001d88:	e00b      	b.n	8001da2 <HAL_TIM_PWM_Start+0xaa>
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	2b08      	cmp	r3, #8
 8001d8e:	d104      	bne.n	8001d9a <HAL_TIM_PWM_Start+0xa2>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2202      	movs	r2, #2
 8001d94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001d98:	e003      	b.n	8001da2 <HAL_TIM_PWM_Start+0xaa>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2202      	movs	r2, #2
 8001d9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	2201      	movs	r2, #1
 8001da8:	6839      	ldr	r1, [r7, #0]
 8001daa:	4618      	mov	r0, r3
 8001dac:	f000 fce6 	bl	800277c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a2d      	ldr	r2, [pc, #180]	@ (8001e6c <HAL_TIM_PWM_Start+0x174>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d004      	beq.n	8001dc4 <HAL_TIM_PWM_Start+0xcc>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a2c      	ldr	r2, [pc, #176]	@ (8001e70 <HAL_TIM_PWM_Start+0x178>)
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d101      	bne.n	8001dc8 <HAL_TIM_PWM_Start+0xd0>
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	e000      	b.n	8001dca <HAL_TIM_PWM_Start+0xd2>
 8001dc8:	2300      	movs	r3, #0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d007      	beq.n	8001dde <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001ddc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a22      	ldr	r2, [pc, #136]	@ (8001e6c <HAL_TIM_PWM_Start+0x174>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d022      	beq.n	8001e2e <HAL_TIM_PWM_Start+0x136>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001df0:	d01d      	beq.n	8001e2e <HAL_TIM_PWM_Start+0x136>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a1f      	ldr	r2, [pc, #124]	@ (8001e74 <HAL_TIM_PWM_Start+0x17c>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d018      	beq.n	8001e2e <HAL_TIM_PWM_Start+0x136>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a1d      	ldr	r2, [pc, #116]	@ (8001e78 <HAL_TIM_PWM_Start+0x180>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d013      	beq.n	8001e2e <HAL_TIM_PWM_Start+0x136>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a1c      	ldr	r2, [pc, #112]	@ (8001e7c <HAL_TIM_PWM_Start+0x184>)
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d00e      	beq.n	8001e2e <HAL_TIM_PWM_Start+0x136>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a16      	ldr	r2, [pc, #88]	@ (8001e70 <HAL_TIM_PWM_Start+0x178>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d009      	beq.n	8001e2e <HAL_TIM_PWM_Start+0x136>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4a18      	ldr	r2, [pc, #96]	@ (8001e80 <HAL_TIM_PWM_Start+0x188>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d004      	beq.n	8001e2e <HAL_TIM_PWM_Start+0x136>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a16      	ldr	r2, [pc, #88]	@ (8001e84 <HAL_TIM_PWM_Start+0x18c>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d111      	bne.n	8001e52 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	689b      	ldr	r3, [r3, #8]
 8001e34:	f003 0307 	and.w	r3, r3, #7
 8001e38:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	2b06      	cmp	r3, #6
 8001e3e:	d010      	beq.n	8001e62 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	681a      	ldr	r2, [r3, #0]
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f042 0201 	orr.w	r2, r2, #1
 8001e4e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e50:	e007      	b.n	8001e62 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	681a      	ldr	r2, [r3, #0]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f042 0201 	orr.w	r2, r2, #1
 8001e60:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001e62:	2300      	movs	r3, #0
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	3710      	adds	r7, #16
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	40010000 	.word	0x40010000
 8001e70:	40010400 	.word	0x40010400
 8001e74:	40000400 	.word	0x40000400
 8001e78:	40000800 	.word	0x40000800
 8001e7c:	40000c00 	.word	0x40000c00
 8001e80:	40014000 	.word	0x40014000
 8001e84:	40001800 	.word	0x40001800

08001e88 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b086      	sub	sp, #24
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	60f8      	str	r0, [r7, #12]
 8001e90:	60b9      	str	r1, [r7, #8]
 8001e92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e94:	2300      	movs	r3, #0
 8001e96:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e9e:	2b01      	cmp	r3, #1
 8001ea0:	d101      	bne.n	8001ea6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8001ea2:	2302      	movs	r3, #2
 8001ea4:	e0ae      	b.n	8002004 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2b0c      	cmp	r3, #12
 8001eb2:	f200 809f 	bhi.w	8001ff4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8001eb6:	a201      	add	r2, pc, #4	@ (adr r2, 8001ebc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8001eb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ebc:	08001ef1 	.word	0x08001ef1
 8001ec0:	08001ff5 	.word	0x08001ff5
 8001ec4:	08001ff5 	.word	0x08001ff5
 8001ec8:	08001ff5 	.word	0x08001ff5
 8001ecc:	08001f31 	.word	0x08001f31
 8001ed0:	08001ff5 	.word	0x08001ff5
 8001ed4:	08001ff5 	.word	0x08001ff5
 8001ed8:	08001ff5 	.word	0x08001ff5
 8001edc:	08001f73 	.word	0x08001f73
 8001ee0:	08001ff5 	.word	0x08001ff5
 8001ee4:	08001ff5 	.word	0x08001ff5
 8001ee8:	08001ff5 	.word	0x08001ff5
 8001eec:	08001fb3 	.word	0x08001fb3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	68b9      	ldr	r1, [r7, #8]
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f000 f9f6 	bl	80022e8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	699a      	ldr	r2, [r3, #24]
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f042 0208 	orr.w	r2, r2, #8
 8001f0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	699a      	ldr	r2, [r3, #24]
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f022 0204 	bic.w	r2, r2, #4
 8001f1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	6999      	ldr	r1, [r3, #24]
 8001f22:	68bb      	ldr	r3, [r7, #8]
 8001f24:	691a      	ldr	r2, [r3, #16]
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	430a      	orrs	r2, r1
 8001f2c:	619a      	str	r2, [r3, #24]
      break;
 8001f2e:	e064      	b.n	8001ffa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	68b9      	ldr	r1, [r7, #8]
 8001f36:	4618      	mov	r0, r3
 8001f38:	f000 fa46 	bl	80023c8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	699a      	ldr	r2, [r3, #24]
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001f4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	699a      	ldr	r2, [r3, #24]
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001f5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	6999      	ldr	r1, [r3, #24]
 8001f62:	68bb      	ldr	r3, [r7, #8]
 8001f64:	691b      	ldr	r3, [r3, #16]
 8001f66:	021a      	lsls	r2, r3, #8
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	430a      	orrs	r2, r1
 8001f6e:	619a      	str	r2, [r3, #24]
      break;
 8001f70:	e043      	b.n	8001ffa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	68b9      	ldr	r1, [r7, #8]
 8001f78:	4618      	mov	r0, r3
 8001f7a:	f000 fa9b 	bl	80024b4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	69da      	ldr	r2, [r3, #28]
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f042 0208 	orr.w	r2, r2, #8
 8001f8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	69da      	ldr	r2, [r3, #28]
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f022 0204 	bic.w	r2, r2, #4
 8001f9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	69d9      	ldr	r1, [r3, #28]
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	691a      	ldr	r2, [r3, #16]
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	430a      	orrs	r2, r1
 8001fae:	61da      	str	r2, [r3, #28]
      break;
 8001fb0:	e023      	b.n	8001ffa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	68b9      	ldr	r1, [r7, #8]
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f000 faef 	bl	800259c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	69da      	ldr	r2, [r3, #28]
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001fcc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	69da      	ldr	r2, [r3, #28]
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001fdc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	69d9      	ldr	r1, [r3, #28]
 8001fe4:	68bb      	ldr	r3, [r7, #8]
 8001fe6:	691b      	ldr	r3, [r3, #16]
 8001fe8:	021a      	lsls	r2, r3, #8
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	430a      	orrs	r2, r1
 8001ff0:	61da      	str	r2, [r3, #28]
      break;
 8001ff2:	e002      	b.n	8001ffa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	75fb      	strb	r3, [r7, #23]
      break;
 8001ff8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002002:	7dfb      	ldrb	r3, [r7, #23]
}
 8002004:	4618      	mov	r0, r3
 8002006:	3718      	adds	r7, #24
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}

0800200c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b084      	sub	sp, #16
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
 8002014:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002016:	2300      	movs	r3, #0
 8002018:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002020:	2b01      	cmp	r3, #1
 8002022:	d101      	bne.n	8002028 <HAL_TIM_ConfigClockSource+0x1c>
 8002024:	2302      	movs	r3, #2
 8002026:	e0b4      	b.n	8002192 <HAL_TIM_ConfigClockSource+0x186>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2201      	movs	r2, #1
 800202c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2202      	movs	r2, #2
 8002034:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	689b      	ldr	r3, [r3, #8]
 800203e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002046:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002048:	68bb      	ldr	r3, [r7, #8]
 800204a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800204e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	68ba      	ldr	r2, [r7, #8]
 8002056:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002060:	d03e      	beq.n	80020e0 <HAL_TIM_ConfigClockSource+0xd4>
 8002062:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002066:	f200 8087 	bhi.w	8002178 <HAL_TIM_ConfigClockSource+0x16c>
 800206a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800206e:	f000 8086 	beq.w	800217e <HAL_TIM_ConfigClockSource+0x172>
 8002072:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002076:	d87f      	bhi.n	8002178 <HAL_TIM_ConfigClockSource+0x16c>
 8002078:	2b70      	cmp	r3, #112	@ 0x70
 800207a:	d01a      	beq.n	80020b2 <HAL_TIM_ConfigClockSource+0xa6>
 800207c:	2b70      	cmp	r3, #112	@ 0x70
 800207e:	d87b      	bhi.n	8002178 <HAL_TIM_ConfigClockSource+0x16c>
 8002080:	2b60      	cmp	r3, #96	@ 0x60
 8002082:	d050      	beq.n	8002126 <HAL_TIM_ConfigClockSource+0x11a>
 8002084:	2b60      	cmp	r3, #96	@ 0x60
 8002086:	d877      	bhi.n	8002178 <HAL_TIM_ConfigClockSource+0x16c>
 8002088:	2b50      	cmp	r3, #80	@ 0x50
 800208a:	d03c      	beq.n	8002106 <HAL_TIM_ConfigClockSource+0xfa>
 800208c:	2b50      	cmp	r3, #80	@ 0x50
 800208e:	d873      	bhi.n	8002178 <HAL_TIM_ConfigClockSource+0x16c>
 8002090:	2b40      	cmp	r3, #64	@ 0x40
 8002092:	d058      	beq.n	8002146 <HAL_TIM_ConfigClockSource+0x13a>
 8002094:	2b40      	cmp	r3, #64	@ 0x40
 8002096:	d86f      	bhi.n	8002178 <HAL_TIM_ConfigClockSource+0x16c>
 8002098:	2b30      	cmp	r3, #48	@ 0x30
 800209a:	d064      	beq.n	8002166 <HAL_TIM_ConfigClockSource+0x15a>
 800209c:	2b30      	cmp	r3, #48	@ 0x30
 800209e:	d86b      	bhi.n	8002178 <HAL_TIM_ConfigClockSource+0x16c>
 80020a0:	2b20      	cmp	r3, #32
 80020a2:	d060      	beq.n	8002166 <HAL_TIM_ConfigClockSource+0x15a>
 80020a4:	2b20      	cmp	r3, #32
 80020a6:	d867      	bhi.n	8002178 <HAL_TIM_ConfigClockSource+0x16c>
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d05c      	beq.n	8002166 <HAL_TIM_ConfigClockSource+0x15a>
 80020ac:	2b10      	cmp	r3, #16
 80020ae:	d05a      	beq.n	8002166 <HAL_TIM_ConfigClockSource+0x15a>
 80020b0:	e062      	b.n	8002178 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80020c2:	f000 fb3b 	bl	800273c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80020d4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	68ba      	ldr	r2, [r7, #8]
 80020dc:	609a      	str	r2, [r3, #8]
      break;
 80020de:	e04f      	b.n	8002180 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80020f0:	f000 fb24 	bl	800273c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	689a      	ldr	r2, [r3, #8]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002102:	609a      	str	r2, [r3, #8]
      break;
 8002104:	e03c      	b.n	8002180 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002112:	461a      	mov	r2, r3
 8002114:	f000 fa98 	bl	8002648 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	2150      	movs	r1, #80	@ 0x50
 800211e:	4618      	mov	r0, r3
 8002120:	f000 faf1 	bl	8002706 <TIM_ITRx_SetConfig>
      break;
 8002124:	e02c      	b.n	8002180 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002132:	461a      	mov	r2, r3
 8002134:	f000 fab7 	bl	80026a6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	2160      	movs	r1, #96	@ 0x60
 800213e:	4618      	mov	r0, r3
 8002140:	f000 fae1 	bl	8002706 <TIM_ITRx_SetConfig>
      break;
 8002144:	e01c      	b.n	8002180 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002152:	461a      	mov	r2, r3
 8002154:	f000 fa78 	bl	8002648 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	2140      	movs	r1, #64	@ 0x40
 800215e:	4618      	mov	r0, r3
 8002160:	f000 fad1 	bl	8002706 <TIM_ITRx_SetConfig>
      break;
 8002164:	e00c      	b.n	8002180 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4619      	mov	r1, r3
 8002170:	4610      	mov	r0, r2
 8002172:	f000 fac8 	bl	8002706 <TIM_ITRx_SetConfig>
      break;
 8002176:	e003      	b.n	8002180 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	73fb      	strb	r3, [r7, #15]
      break;
 800217c:	e000      	b.n	8002180 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800217e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2201      	movs	r2, #1
 8002184:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2200      	movs	r2, #0
 800218c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002190:	7bfb      	ldrb	r3, [r7, #15]
}
 8002192:	4618      	mov	r0, r3
 8002194:	3710      	adds	r7, #16
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
	...

0800219c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800219c:	b480      	push	{r7}
 800219e:	b085      	sub	sp, #20
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
 80021a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	4a43      	ldr	r2, [pc, #268]	@ (80022bc <TIM_Base_SetConfig+0x120>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d013      	beq.n	80021dc <TIM_Base_SetConfig+0x40>
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021ba:	d00f      	beq.n	80021dc <TIM_Base_SetConfig+0x40>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	4a40      	ldr	r2, [pc, #256]	@ (80022c0 <TIM_Base_SetConfig+0x124>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d00b      	beq.n	80021dc <TIM_Base_SetConfig+0x40>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	4a3f      	ldr	r2, [pc, #252]	@ (80022c4 <TIM_Base_SetConfig+0x128>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d007      	beq.n	80021dc <TIM_Base_SetConfig+0x40>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	4a3e      	ldr	r2, [pc, #248]	@ (80022c8 <TIM_Base_SetConfig+0x12c>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d003      	beq.n	80021dc <TIM_Base_SetConfig+0x40>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	4a3d      	ldr	r2, [pc, #244]	@ (80022cc <TIM_Base_SetConfig+0x130>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d108      	bne.n	80021ee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80021e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	68fa      	ldr	r2, [r7, #12]
 80021ea:	4313      	orrs	r3, r2
 80021ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	4a32      	ldr	r2, [pc, #200]	@ (80022bc <TIM_Base_SetConfig+0x120>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d02b      	beq.n	800224e <TIM_Base_SetConfig+0xb2>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021fc:	d027      	beq.n	800224e <TIM_Base_SetConfig+0xb2>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	4a2f      	ldr	r2, [pc, #188]	@ (80022c0 <TIM_Base_SetConfig+0x124>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d023      	beq.n	800224e <TIM_Base_SetConfig+0xb2>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	4a2e      	ldr	r2, [pc, #184]	@ (80022c4 <TIM_Base_SetConfig+0x128>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d01f      	beq.n	800224e <TIM_Base_SetConfig+0xb2>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	4a2d      	ldr	r2, [pc, #180]	@ (80022c8 <TIM_Base_SetConfig+0x12c>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d01b      	beq.n	800224e <TIM_Base_SetConfig+0xb2>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4a2c      	ldr	r2, [pc, #176]	@ (80022cc <TIM_Base_SetConfig+0x130>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d017      	beq.n	800224e <TIM_Base_SetConfig+0xb2>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	4a2b      	ldr	r2, [pc, #172]	@ (80022d0 <TIM_Base_SetConfig+0x134>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d013      	beq.n	800224e <TIM_Base_SetConfig+0xb2>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	4a2a      	ldr	r2, [pc, #168]	@ (80022d4 <TIM_Base_SetConfig+0x138>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d00f      	beq.n	800224e <TIM_Base_SetConfig+0xb2>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4a29      	ldr	r2, [pc, #164]	@ (80022d8 <TIM_Base_SetConfig+0x13c>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d00b      	beq.n	800224e <TIM_Base_SetConfig+0xb2>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	4a28      	ldr	r2, [pc, #160]	@ (80022dc <TIM_Base_SetConfig+0x140>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d007      	beq.n	800224e <TIM_Base_SetConfig+0xb2>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4a27      	ldr	r2, [pc, #156]	@ (80022e0 <TIM_Base_SetConfig+0x144>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d003      	beq.n	800224e <TIM_Base_SetConfig+0xb2>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4a26      	ldr	r2, [pc, #152]	@ (80022e4 <TIM_Base_SetConfig+0x148>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d108      	bne.n	8002260 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002254:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	68db      	ldr	r3, [r3, #12]
 800225a:	68fa      	ldr	r2, [r7, #12]
 800225c:	4313      	orrs	r3, r2
 800225e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	695b      	ldr	r3, [r3, #20]
 800226a:	4313      	orrs	r3, r2
 800226c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	689a      	ldr	r2, [r3, #8]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4a0e      	ldr	r2, [pc, #56]	@ (80022bc <TIM_Base_SetConfig+0x120>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d003      	beq.n	800228e <TIM_Base_SetConfig+0xf2>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	4a10      	ldr	r2, [pc, #64]	@ (80022cc <TIM_Base_SetConfig+0x130>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d103      	bne.n	8002296 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	691a      	ldr	r2, [r3, #16]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f043 0204 	orr.w	r2, r3, #4
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2201      	movs	r2, #1
 80022a6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	68fa      	ldr	r2, [r7, #12]
 80022ac:	601a      	str	r2, [r3, #0]
}
 80022ae:	bf00      	nop
 80022b0:	3714      	adds	r7, #20
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr
 80022ba:	bf00      	nop
 80022bc:	40010000 	.word	0x40010000
 80022c0:	40000400 	.word	0x40000400
 80022c4:	40000800 	.word	0x40000800
 80022c8:	40000c00 	.word	0x40000c00
 80022cc:	40010400 	.word	0x40010400
 80022d0:	40014000 	.word	0x40014000
 80022d4:	40014400 	.word	0x40014400
 80022d8:	40014800 	.word	0x40014800
 80022dc:	40001800 	.word	0x40001800
 80022e0:	40001c00 	.word	0x40001c00
 80022e4:	40002000 	.word	0x40002000

080022e8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b087      	sub	sp, #28
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
 80022f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6a1b      	ldr	r3, [r3, #32]
 80022f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6a1b      	ldr	r3, [r3, #32]
 80022fc:	f023 0201 	bic.w	r2, r3, #1
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	699b      	ldr	r3, [r3, #24]
 800230e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002316:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	f023 0303 	bic.w	r3, r3, #3
 800231e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	68fa      	ldr	r2, [r7, #12]
 8002326:	4313      	orrs	r3, r2
 8002328:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	f023 0302 	bic.w	r3, r3, #2
 8002330:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	689b      	ldr	r3, [r3, #8]
 8002336:	697a      	ldr	r2, [r7, #20]
 8002338:	4313      	orrs	r3, r2
 800233a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	4a20      	ldr	r2, [pc, #128]	@ (80023c0 <TIM_OC1_SetConfig+0xd8>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d003      	beq.n	800234c <TIM_OC1_SetConfig+0x64>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	4a1f      	ldr	r2, [pc, #124]	@ (80023c4 <TIM_OC1_SetConfig+0xdc>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d10c      	bne.n	8002366 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	f023 0308 	bic.w	r3, r3, #8
 8002352:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	68db      	ldr	r3, [r3, #12]
 8002358:	697a      	ldr	r2, [r7, #20]
 800235a:	4313      	orrs	r3, r2
 800235c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	f023 0304 	bic.w	r3, r3, #4
 8002364:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4a15      	ldr	r2, [pc, #84]	@ (80023c0 <TIM_OC1_SetConfig+0xd8>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d003      	beq.n	8002376 <TIM_OC1_SetConfig+0x8e>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	4a14      	ldr	r2, [pc, #80]	@ (80023c4 <TIM_OC1_SetConfig+0xdc>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d111      	bne.n	800239a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800237c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002384:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	695b      	ldr	r3, [r3, #20]
 800238a:	693a      	ldr	r2, [r7, #16]
 800238c:	4313      	orrs	r3, r2
 800238e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	699b      	ldr	r3, [r3, #24]
 8002394:	693a      	ldr	r2, [r7, #16]
 8002396:	4313      	orrs	r3, r2
 8002398:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	693a      	ldr	r2, [r7, #16]
 800239e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	68fa      	ldr	r2, [r7, #12]
 80023a4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	685a      	ldr	r2, [r3, #4]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	697a      	ldr	r2, [r7, #20]
 80023b2:	621a      	str	r2, [r3, #32]
}
 80023b4:	bf00      	nop
 80023b6:	371c      	adds	r7, #28
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr
 80023c0:	40010000 	.word	0x40010000
 80023c4:	40010400 	.word	0x40010400

080023c8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b087      	sub	sp, #28
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6a1b      	ldr	r3, [r3, #32]
 80023d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6a1b      	ldr	r3, [r3, #32]
 80023dc:	f023 0210 	bic.w	r2, r3, #16
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	699b      	ldr	r3, [r3, #24]
 80023ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80023f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80023fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	021b      	lsls	r3, r3, #8
 8002406:	68fa      	ldr	r2, [r7, #12]
 8002408:	4313      	orrs	r3, r2
 800240a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	f023 0320 	bic.w	r3, r3, #32
 8002412:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	011b      	lsls	r3, r3, #4
 800241a:	697a      	ldr	r2, [r7, #20]
 800241c:	4313      	orrs	r3, r2
 800241e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	4a22      	ldr	r2, [pc, #136]	@ (80024ac <TIM_OC2_SetConfig+0xe4>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d003      	beq.n	8002430 <TIM_OC2_SetConfig+0x68>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	4a21      	ldr	r2, [pc, #132]	@ (80024b0 <TIM_OC2_SetConfig+0xe8>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d10d      	bne.n	800244c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002436:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	68db      	ldr	r3, [r3, #12]
 800243c:	011b      	lsls	r3, r3, #4
 800243e:	697a      	ldr	r2, [r7, #20]
 8002440:	4313      	orrs	r3, r2
 8002442:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800244a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	4a17      	ldr	r2, [pc, #92]	@ (80024ac <TIM_OC2_SetConfig+0xe4>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d003      	beq.n	800245c <TIM_OC2_SetConfig+0x94>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	4a16      	ldr	r2, [pc, #88]	@ (80024b0 <TIM_OC2_SetConfig+0xe8>)
 8002458:	4293      	cmp	r3, r2
 800245a:	d113      	bne.n	8002484 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800245c:	693b      	ldr	r3, [r7, #16]
 800245e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002462:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800246a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	695b      	ldr	r3, [r3, #20]
 8002470:	009b      	lsls	r3, r3, #2
 8002472:	693a      	ldr	r2, [r7, #16]
 8002474:	4313      	orrs	r3, r2
 8002476:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	699b      	ldr	r3, [r3, #24]
 800247c:	009b      	lsls	r3, r3, #2
 800247e:	693a      	ldr	r2, [r7, #16]
 8002480:	4313      	orrs	r3, r2
 8002482:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	693a      	ldr	r2, [r7, #16]
 8002488:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	68fa      	ldr	r2, [r7, #12]
 800248e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	685a      	ldr	r2, [r3, #4]
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	697a      	ldr	r2, [r7, #20]
 800249c:	621a      	str	r2, [r3, #32]
}
 800249e:	bf00      	nop
 80024a0:	371c      	adds	r7, #28
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr
 80024aa:	bf00      	nop
 80024ac:	40010000 	.word	0x40010000
 80024b0:	40010400 	.word	0x40010400

080024b4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b087      	sub	sp, #28
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
 80024bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6a1b      	ldr	r3, [r3, #32]
 80024c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6a1b      	ldr	r3, [r3, #32]
 80024c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	69db      	ldr	r3, [r3, #28]
 80024da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80024e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	f023 0303 	bic.w	r3, r3, #3
 80024ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	68fa      	ldr	r2, [r7, #12]
 80024f2:	4313      	orrs	r3, r2
 80024f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80024fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	689b      	ldr	r3, [r3, #8]
 8002502:	021b      	lsls	r3, r3, #8
 8002504:	697a      	ldr	r2, [r7, #20]
 8002506:	4313      	orrs	r3, r2
 8002508:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	4a21      	ldr	r2, [pc, #132]	@ (8002594 <TIM_OC3_SetConfig+0xe0>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d003      	beq.n	800251a <TIM_OC3_SetConfig+0x66>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	4a20      	ldr	r2, [pc, #128]	@ (8002598 <TIM_OC3_SetConfig+0xe4>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d10d      	bne.n	8002536 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002520:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	68db      	ldr	r3, [r3, #12]
 8002526:	021b      	lsls	r3, r3, #8
 8002528:	697a      	ldr	r2, [r7, #20]
 800252a:	4313      	orrs	r3, r2
 800252c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002534:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	4a16      	ldr	r2, [pc, #88]	@ (8002594 <TIM_OC3_SetConfig+0xe0>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d003      	beq.n	8002546 <TIM_OC3_SetConfig+0x92>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	4a15      	ldr	r2, [pc, #84]	@ (8002598 <TIM_OC3_SetConfig+0xe4>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d113      	bne.n	800256e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800254c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800254e:	693b      	ldr	r3, [r7, #16]
 8002550:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002554:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	695b      	ldr	r3, [r3, #20]
 800255a:	011b      	lsls	r3, r3, #4
 800255c:	693a      	ldr	r2, [r7, #16]
 800255e:	4313      	orrs	r3, r2
 8002560:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	699b      	ldr	r3, [r3, #24]
 8002566:	011b      	lsls	r3, r3, #4
 8002568:	693a      	ldr	r2, [r7, #16]
 800256a:	4313      	orrs	r3, r2
 800256c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	693a      	ldr	r2, [r7, #16]
 8002572:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	68fa      	ldr	r2, [r7, #12]
 8002578:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	685a      	ldr	r2, [r3, #4]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	697a      	ldr	r2, [r7, #20]
 8002586:	621a      	str	r2, [r3, #32]
}
 8002588:	bf00      	nop
 800258a:	371c      	adds	r7, #28
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr
 8002594:	40010000 	.word	0x40010000
 8002598:	40010400 	.word	0x40010400

0800259c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800259c:	b480      	push	{r7}
 800259e:	b087      	sub	sp, #28
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
 80025a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6a1b      	ldr	r3, [r3, #32]
 80025aa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6a1b      	ldr	r3, [r3, #32]
 80025b0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	69db      	ldr	r3, [r3, #28]
 80025c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80025ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80025d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	021b      	lsls	r3, r3, #8
 80025da:	68fa      	ldr	r2, [r7, #12]
 80025dc:	4313      	orrs	r3, r2
 80025de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80025e0:	693b      	ldr	r3, [r7, #16]
 80025e2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80025e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	031b      	lsls	r3, r3, #12
 80025ee:	693a      	ldr	r2, [r7, #16]
 80025f0:	4313      	orrs	r3, r2
 80025f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	4a12      	ldr	r2, [pc, #72]	@ (8002640 <TIM_OC4_SetConfig+0xa4>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d003      	beq.n	8002604 <TIM_OC4_SetConfig+0x68>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	4a11      	ldr	r2, [pc, #68]	@ (8002644 <TIM_OC4_SetConfig+0xa8>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d109      	bne.n	8002618 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800260a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	695b      	ldr	r3, [r3, #20]
 8002610:	019b      	lsls	r3, r3, #6
 8002612:	697a      	ldr	r2, [r7, #20]
 8002614:	4313      	orrs	r3, r2
 8002616:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	697a      	ldr	r2, [r7, #20]
 800261c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	68fa      	ldr	r2, [r7, #12]
 8002622:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	685a      	ldr	r2, [r3, #4]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	693a      	ldr	r2, [r7, #16]
 8002630:	621a      	str	r2, [r3, #32]
}
 8002632:	bf00      	nop
 8002634:	371c      	adds	r7, #28
 8002636:	46bd      	mov	sp, r7
 8002638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263c:	4770      	bx	lr
 800263e:	bf00      	nop
 8002640:	40010000 	.word	0x40010000
 8002644:	40010400 	.word	0x40010400

08002648 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002648:	b480      	push	{r7}
 800264a:	b087      	sub	sp, #28
 800264c:	af00      	add	r7, sp, #0
 800264e:	60f8      	str	r0, [r7, #12]
 8002650:	60b9      	str	r1, [r7, #8]
 8002652:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	6a1b      	ldr	r3, [r3, #32]
 8002658:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	6a1b      	ldr	r3, [r3, #32]
 800265e:	f023 0201 	bic.w	r2, r3, #1
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	699b      	ldr	r3, [r3, #24]
 800266a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002672:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	011b      	lsls	r3, r3, #4
 8002678:	693a      	ldr	r2, [r7, #16]
 800267a:	4313      	orrs	r3, r2
 800267c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800267e:	697b      	ldr	r3, [r7, #20]
 8002680:	f023 030a 	bic.w	r3, r3, #10
 8002684:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002686:	697a      	ldr	r2, [r7, #20]
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	4313      	orrs	r3, r2
 800268c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	693a      	ldr	r2, [r7, #16]
 8002692:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	697a      	ldr	r2, [r7, #20]
 8002698:	621a      	str	r2, [r3, #32]
}
 800269a:	bf00      	nop
 800269c:	371c      	adds	r7, #28
 800269e:	46bd      	mov	sp, r7
 80026a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a4:	4770      	bx	lr

080026a6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80026a6:	b480      	push	{r7}
 80026a8:	b087      	sub	sp, #28
 80026aa:	af00      	add	r7, sp, #0
 80026ac:	60f8      	str	r0, [r7, #12]
 80026ae:	60b9      	str	r1, [r7, #8]
 80026b0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	6a1b      	ldr	r3, [r3, #32]
 80026b6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	6a1b      	ldr	r3, [r3, #32]
 80026bc:	f023 0210 	bic.w	r2, r3, #16
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	699b      	ldr	r3, [r3, #24]
 80026c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80026ca:	693b      	ldr	r3, [r7, #16]
 80026cc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80026d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	031b      	lsls	r3, r3, #12
 80026d6:	693a      	ldr	r2, [r7, #16]
 80026d8:	4313      	orrs	r3, r2
 80026da:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80026e2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	011b      	lsls	r3, r3, #4
 80026e8:	697a      	ldr	r2, [r7, #20]
 80026ea:	4313      	orrs	r3, r2
 80026ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	693a      	ldr	r2, [r7, #16]
 80026f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	697a      	ldr	r2, [r7, #20]
 80026f8:	621a      	str	r2, [r3, #32]
}
 80026fa:	bf00      	nop
 80026fc:	371c      	adds	r7, #28
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr

08002706 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002706:	b480      	push	{r7}
 8002708:	b085      	sub	sp, #20
 800270a:	af00      	add	r7, sp, #0
 800270c:	6078      	str	r0, [r7, #4]
 800270e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800271c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800271e:	683a      	ldr	r2, [r7, #0]
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	4313      	orrs	r3, r2
 8002724:	f043 0307 	orr.w	r3, r3, #7
 8002728:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	68fa      	ldr	r2, [r7, #12]
 800272e:	609a      	str	r2, [r3, #8]
}
 8002730:	bf00      	nop
 8002732:	3714      	adds	r7, #20
 8002734:	46bd      	mov	sp, r7
 8002736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273a:	4770      	bx	lr

0800273c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800273c:	b480      	push	{r7}
 800273e:	b087      	sub	sp, #28
 8002740:	af00      	add	r7, sp, #0
 8002742:	60f8      	str	r0, [r7, #12]
 8002744:	60b9      	str	r1, [r7, #8]
 8002746:	607a      	str	r2, [r7, #4]
 8002748:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	689b      	ldr	r3, [r3, #8]
 800274e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002756:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	021a      	lsls	r2, r3, #8
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	431a      	orrs	r2, r3
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	4313      	orrs	r3, r2
 8002764:	697a      	ldr	r2, [r7, #20]
 8002766:	4313      	orrs	r3, r2
 8002768:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	697a      	ldr	r2, [r7, #20]
 800276e:	609a      	str	r2, [r3, #8]
}
 8002770:	bf00      	nop
 8002772:	371c      	adds	r7, #28
 8002774:	46bd      	mov	sp, r7
 8002776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277a:	4770      	bx	lr

0800277c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800277c:	b480      	push	{r7}
 800277e:	b087      	sub	sp, #28
 8002780:	af00      	add	r7, sp, #0
 8002782:	60f8      	str	r0, [r7, #12]
 8002784:	60b9      	str	r1, [r7, #8]
 8002786:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	f003 031f 	and.w	r3, r3, #31
 800278e:	2201      	movs	r2, #1
 8002790:	fa02 f303 	lsl.w	r3, r2, r3
 8002794:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	6a1a      	ldr	r2, [r3, #32]
 800279a:	697b      	ldr	r3, [r7, #20]
 800279c:	43db      	mvns	r3, r3
 800279e:	401a      	ands	r2, r3
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	6a1a      	ldr	r2, [r3, #32]
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	f003 031f 	and.w	r3, r3, #31
 80027ae:	6879      	ldr	r1, [r7, #4]
 80027b0:	fa01 f303 	lsl.w	r3, r1, r3
 80027b4:	431a      	orrs	r2, r3
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	621a      	str	r2, [r3, #32]
}
 80027ba:	bf00      	nop
 80027bc:	371c      	adds	r7, #28
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr
	...

080027c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b085      	sub	sp, #20
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
 80027d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80027d8:	2b01      	cmp	r3, #1
 80027da:	d101      	bne.n	80027e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80027dc:	2302      	movs	r3, #2
 80027de:	e05a      	b.n	8002896 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2201      	movs	r2, #1
 80027e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2202      	movs	r2, #2
 80027ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	689b      	ldr	r3, [r3, #8]
 80027fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002806:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	68fa      	ldr	r2, [r7, #12]
 800280e:	4313      	orrs	r3, r2
 8002810:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	68fa      	ldr	r2, [r7, #12]
 8002818:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a21      	ldr	r2, [pc, #132]	@ (80028a4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d022      	beq.n	800286a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800282c:	d01d      	beq.n	800286a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a1d      	ldr	r2, [pc, #116]	@ (80028a8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d018      	beq.n	800286a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a1b      	ldr	r2, [pc, #108]	@ (80028ac <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d013      	beq.n	800286a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a1a      	ldr	r2, [pc, #104]	@ (80028b0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002848:	4293      	cmp	r3, r2
 800284a:	d00e      	beq.n	800286a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a18      	ldr	r2, [pc, #96]	@ (80028b4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d009      	beq.n	800286a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4a17      	ldr	r2, [pc, #92]	@ (80028b8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d004      	beq.n	800286a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a15      	ldr	r2, [pc, #84]	@ (80028bc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d10c      	bne.n	8002884 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800286a:	68bb      	ldr	r3, [r7, #8]
 800286c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002870:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	68ba      	ldr	r2, [r7, #8]
 8002878:	4313      	orrs	r3, r2
 800287a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	68ba      	ldr	r2, [r7, #8]
 8002882:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2201      	movs	r2, #1
 8002888:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2200      	movs	r2, #0
 8002890:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002894:	2300      	movs	r3, #0
}
 8002896:	4618      	mov	r0, r3
 8002898:	3714      	adds	r7, #20
 800289a:	46bd      	mov	sp, r7
 800289c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a0:	4770      	bx	lr
 80028a2:	bf00      	nop
 80028a4:	40010000 	.word	0x40010000
 80028a8:	40000400 	.word	0x40000400
 80028ac:	40000800 	.word	0x40000800
 80028b0:	40000c00 	.word	0x40000c00
 80028b4:	40010400 	.word	0x40010400
 80028b8:	40014000 	.word	0x40014000
 80028bc:	40001800 	.word	0x40001800

080028c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b082      	sub	sp, #8
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d101      	bne.n	80028d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e042      	b.n	8002958 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d106      	bne.n	80028ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2200      	movs	r2, #0
 80028e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f7fe f87e 	bl	80009e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2224      	movs	r2, #36	@ 0x24
 80028f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	68da      	ldr	r2, [r3, #12]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002902:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002904:	6878      	ldr	r0, [r7, #4]
 8002906:	f000 f973 	bl	8002bf0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	691a      	ldr	r2, [r3, #16]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002918:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	695a      	ldr	r2, [r3, #20]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002928:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	68da      	ldr	r2, [r3, #12]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002938:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2200      	movs	r2, #0
 800293e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2220      	movs	r2, #32
 8002944:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2220      	movs	r2, #32
 800294c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2200      	movs	r2, #0
 8002954:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002956:	2300      	movs	r3, #0
}
 8002958:	4618      	mov	r0, r3
 800295a:	3708      	adds	r7, #8
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}

08002960 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b08a      	sub	sp, #40	@ 0x28
 8002964:	af02      	add	r7, sp, #8
 8002966:	60f8      	str	r0, [r7, #12]
 8002968:	60b9      	str	r1, [r7, #8]
 800296a:	603b      	str	r3, [r7, #0]
 800296c:	4613      	mov	r3, r2
 800296e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002970:	2300      	movs	r3, #0
 8002972:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800297a:	b2db      	uxtb	r3, r3
 800297c:	2b20      	cmp	r3, #32
 800297e:	d175      	bne.n	8002a6c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d002      	beq.n	800298c <HAL_UART_Transmit+0x2c>
 8002986:	88fb      	ldrh	r3, [r7, #6]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d101      	bne.n	8002990 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800298c:	2301      	movs	r3, #1
 800298e:	e06e      	b.n	8002a6e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	2200      	movs	r2, #0
 8002994:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	2221      	movs	r2, #33	@ 0x21
 800299a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800299e:	f7fe f9df 	bl	8000d60 <HAL_GetTick>
 80029a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	88fa      	ldrh	r2, [r7, #6]
 80029a8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	88fa      	ldrh	r2, [r7, #6]
 80029ae:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029b8:	d108      	bne.n	80029cc <HAL_UART_Transmit+0x6c>
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	691b      	ldr	r3, [r3, #16]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d104      	bne.n	80029cc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80029c2:	2300      	movs	r3, #0
 80029c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	61bb      	str	r3, [r7, #24]
 80029ca:	e003      	b.n	80029d4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80029d0:	2300      	movs	r3, #0
 80029d2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80029d4:	e02e      	b.n	8002a34 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	9300      	str	r3, [sp, #0]
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	2200      	movs	r2, #0
 80029de:	2180      	movs	r1, #128	@ 0x80
 80029e0:	68f8      	ldr	r0, [r7, #12]
 80029e2:	f000 f848 	bl	8002a76 <UART_WaitOnFlagUntilTimeout>
 80029e6:	4603      	mov	r3, r0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d005      	beq.n	80029f8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	2220      	movs	r2, #32
 80029f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80029f4:	2303      	movs	r3, #3
 80029f6:	e03a      	b.n	8002a6e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80029f8:	69fb      	ldr	r3, [r7, #28]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d10b      	bne.n	8002a16 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80029fe:	69bb      	ldr	r3, [r7, #24]
 8002a00:	881b      	ldrh	r3, [r3, #0]
 8002a02:	461a      	mov	r2, r3
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002a0c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002a0e:	69bb      	ldr	r3, [r7, #24]
 8002a10:	3302      	adds	r3, #2
 8002a12:	61bb      	str	r3, [r7, #24]
 8002a14:	e007      	b.n	8002a26 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002a16:	69fb      	ldr	r3, [r7, #28]
 8002a18:	781a      	ldrb	r2, [r3, #0]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002a20:	69fb      	ldr	r3, [r7, #28]
 8002a22:	3301      	adds	r3, #1
 8002a24:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002a2a:	b29b      	uxth	r3, r3
 8002a2c:	3b01      	subs	r3, #1
 8002a2e:	b29a      	uxth	r2, r3
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002a38:	b29b      	uxth	r3, r3
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d1cb      	bne.n	80029d6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	9300      	str	r3, [sp, #0]
 8002a42:	697b      	ldr	r3, [r7, #20]
 8002a44:	2200      	movs	r2, #0
 8002a46:	2140      	movs	r1, #64	@ 0x40
 8002a48:	68f8      	ldr	r0, [r7, #12]
 8002a4a:	f000 f814 	bl	8002a76 <UART_WaitOnFlagUntilTimeout>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d005      	beq.n	8002a60 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	2220      	movs	r2, #32
 8002a58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002a5c:	2303      	movs	r3, #3
 8002a5e:	e006      	b.n	8002a6e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	2220      	movs	r2, #32
 8002a64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	e000      	b.n	8002a6e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002a6c:	2302      	movs	r3, #2
  }
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	3720      	adds	r7, #32
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bd80      	pop	{r7, pc}

08002a76 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002a76:	b580      	push	{r7, lr}
 8002a78:	b086      	sub	sp, #24
 8002a7a:	af00      	add	r7, sp, #0
 8002a7c:	60f8      	str	r0, [r7, #12]
 8002a7e:	60b9      	str	r1, [r7, #8]
 8002a80:	603b      	str	r3, [r7, #0]
 8002a82:	4613      	mov	r3, r2
 8002a84:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a86:	e03b      	b.n	8002b00 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a88:	6a3b      	ldr	r3, [r7, #32]
 8002a8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a8e:	d037      	beq.n	8002b00 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a90:	f7fe f966 	bl	8000d60 <HAL_GetTick>
 8002a94:	4602      	mov	r2, r0
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	1ad3      	subs	r3, r2, r3
 8002a9a:	6a3a      	ldr	r2, [r7, #32]
 8002a9c:	429a      	cmp	r2, r3
 8002a9e:	d302      	bcc.n	8002aa6 <UART_WaitOnFlagUntilTimeout+0x30>
 8002aa0:	6a3b      	ldr	r3, [r7, #32]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d101      	bne.n	8002aaa <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002aa6:	2303      	movs	r3, #3
 8002aa8:	e03a      	b.n	8002b20 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	68db      	ldr	r3, [r3, #12]
 8002ab0:	f003 0304 	and.w	r3, r3, #4
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d023      	beq.n	8002b00 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	2b80      	cmp	r3, #128	@ 0x80
 8002abc:	d020      	beq.n	8002b00 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	2b40      	cmp	r3, #64	@ 0x40
 8002ac2:	d01d      	beq.n	8002b00 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f003 0308 	and.w	r3, r3, #8
 8002ace:	2b08      	cmp	r3, #8
 8002ad0:	d116      	bne.n	8002b00 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	617b      	str	r3, [r7, #20]
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	617b      	str	r3, [r7, #20]
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	617b      	str	r3, [r7, #20]
 8002ae6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002ae8:	68f8      	ldr	r0, [r7, #12]
 8002aea:	f000 f81d 	bl	8002b28 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	2208      	movs	r2, #8
 8002af2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	2200      	movs	r2, #0
 8002af8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	e00f      	b.n	8002b20 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	4013      	ands	r3, r2
 8002b0a:	68ba      	ldr	r2, [r7, #8]
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	bf0c      	ite	eq
 8002b10:	2301      	moveq	r3, #1
 8002b12:	2300      	movne	r3, #0
 8002b14:	b2db      	uxtb	r3, r3
 8002b16:	461a      	mov	r2, r3
 8002b18:	79fb      	ldrb	r3, [r7, #7]
 8002b1a:	429a      	cmp	r2, r3
 8002b1c:	d0b4      	beq.n	8002a88 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002b1e:	2300      	movs	r3, #0
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	3718      	adds	r7, #24
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}

08002b28 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b095      	sub	sp, #84	@ 0x54
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	330c      	adds	r3, #12
 8002b36:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b3a:	e853 3f00 	ldrex	r3, [r3]
 8002b3e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002b40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b42:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002b46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	330c      	adds	r3, #12
 8002b4e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002b50:	643a      	str	r2, [r7, #64]	@ 0x40
 8002b52:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b54:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002b56:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002b58:	e841 2300 	strex	r3, r2, [r1]
 8002b5c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002b5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d1e5      	bne.n	8002b30 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	3314      	adds	r3, #20
 8002b6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b6c:	6a3b      	ldr	r3, [r7, #32]
 8002b6e:	e853 3f00 	ldrex	r3, [r3]
 8002b72:	61fb      	str	r3, [r7, #28]
   return(result);
 8002b74:	69fb      	ldr	r3, [r7, #28]
 8002b76:	f023 0301 	bic.w	r3, r3, #1
 8002b7a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	3314      	adds	r3, #20
 8002b82:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002b84:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002b86:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002b8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b8c:	e841 2300 	strex	r3, r2, [r1]
 8002b90:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d1e5      	bne.n	8002b64 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d119      	bne.n	8002bd4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	330c      	adds	r3, #12
 8002ba6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	e853 3f00 	ldrex	r3, [r3]
 8002bae:	60bb      	str	r3, [r7, #8]
   return(result);
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	f023 0310 	bic.w	r3, r3, #16
 8002bb6:	647b      	str	r3, [r7, #68]	@ 0x44
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	330c      	adds	r3, #12
 8002bbe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002bc0:	61ba      	str	r2, [r7, #24]
 8002bc2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bc4:	6979      	ldr	r1, [r7, #20]
 8002bc6:	69ba      	ldr	r2, [r7, #24]
 8002bc8:	e841 2300 	strex	r3, r2, [r1]
 8002bcc:	613b      	str	r3, [r7, #16]
   return(result);
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d1e5      	bne.n	8002ba0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2220      	movs	r2, #32
 8002bd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2200      	movs	r2, #0
 8002be0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002be2:	bf00      	nop
 8002be4:	3754      	adds	r7, #84	@ 0x54
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr
	...

08002bf0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002bf0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002bf4:	b0c0      	sub	sp, #256	@ 0x100
 8002bf6:	af00      	add	r7, sp, #0
 8002bf8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002bfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	691b      	ldr	r3, [r3, #16]
 8002c04:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002c08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c0c:	68d9      	ldr	r1, [r3, #12]
 8002c0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	ea40 0301 	orr.w	r3, r0, r1
 8002c18:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002c1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c1e:	689a      	ldr	r2, [r3, #8]
 8002c20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c24:	691b      	ldr	r3, [r3, #16]
 8002c26:	431a      	orrs	r2, r3
 8002c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c2c:	695b      	ldr	r3, [r3, #20]
 8002c2e:	431a      	orrs	r2, r3
 8002c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c34:	69db      	ldr	r3, [r3, #28]
 8002c36:	4313      	orrs	r3, r2
 8002c38:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002c3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	68db      	ldr	r3, [r3, #12]
 8002c44:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002c48:	f021 010c 	bic.w	r1, r1, #12
 8002c4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002c56:	430b      	orrs	r3, r1
 8002c58:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002c5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	695b      	ldr	r3, [r3, #20]
 8002c62:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002c66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c6a:	6999      	ldr	r1, [r3, #24]
 8002c6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	ea40 0301 	orr.w	r3, r0, r1
 8002c76:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002c78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	4b8f      	ldr	r3, [pc, #572]	@ (8002ebc <UART_SetConfig+0x2cc>)
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d005      	beq.n	8002c90 <UART_SetConfig+0xa0>
 8002c84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c88:	681a      	ldr	r2, [r3, #0]
 8002c8a:	4b8d      	ldr	r3, [pc, #564]	@ (8002ec0 <UART_SetConfig+0x2d0>)
 8002c8c:	429a      	cmp	r2, r3
 8002c8e:	d104      	bne.n	8002c9a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002c90:	f7fe ff76 	bl	8001b80 <HAL_RCC_GetPCLK2Freq>
 8002c94:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002c98:	e003      	b.n	8002ca2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002c9a:	f7fe ff5d 	bl	8001b58 <HAL_RCC_GetPCLK1Freq>
 8002c9e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ca2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ca6:	69db      	ldr	r3, [r3, #28]
 8002ca8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002cac:	f040 810c 	bne.w	8002ec8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002cb0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002cba:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002cbe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002cc2:	4622      	mov	r2, r4
 8002cc4:	462b      	mov	r3, r5
 8002cc6:	1891      	adds	r1, r2, r2
 8002cc8:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002cca:	415b      	adcs	r3, r3
 8002ccc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002cce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002cd2:	4621      	mov	r1, r4
 8002cd4:	eb12 0801 	adds.w	r8, r2, r1
 8002cd8:	4629      	mov	r1, r5
 8002cda:	eb43 0901 	adc.w	r9, r3, r1
 8002cde:	f04f 0200 	mov.w	r2, #0
 8002ce2:	f04f 0300 	mov.w	r3, #0
 8002ce6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002cea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002cee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002cf2:	4690      	mov	r8, r2
 8002cf4:	4699      	mov	r9, r3
 8002cf6:	4623      	mov	r3, r4
 8002cf8:	eb18 0303 	adds.w	r3, r8, r3
 8002cfc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002d00:	462b      	mov	r3, r5
 8002d02:	eb49 0303 	adc.w	r3, r9, r3
 8002d06:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002d0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	2200      	movs	r2, #0
 8002d12:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002d16:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002d1a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002d1e:	460b      	mov	r3, r1
 8002d20:	18db      	adds	r3, r3, r3
 8002d22:	653b      	str	r3, [r7, #80]	@ 0x50
 8002d24:	4613      	mov	r3, r2
 8002d26:	eb42 0303 	adc.w	r3, r2, r3
 8002d2a:	657b      	str	r3, [r7, #84]	@ 0x54
 8002d2c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002d30:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002d34:	f7fd fa9c 	bl	8000270 <__aeabi_uldivmod>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	460b      	mov	r3, r1
 8002d3c:	4b61      	ldr	r3, [pc, #388]	@ (8002ec4 <UART_SetConfig+0x2d4>)
 8002d3e:	fba3 2302 	umull	r2, r3, r3, r2
 8002d42:	095b      	lsrs	r3, r3, #5
 8002d44:	011c      	lsls	r4, r3, #4
 8002d46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002d50:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002d54:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002d58:	4642      	mov	r2, r8
 8002d5a:	464b      	mov	r3, r9
 8002d5c:	1891      	adds	r1, r2, r2
 8002d5e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002d60:	415b      	adcs	r3, r3
 8002d62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d64:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002d68:	4641      	mov	r1, r8
 8002d6a:	eb12 0a01 	adds.w	sl, r2, r1
 8002d6e:	4649      	mov	r1, r9
 8002d70:	eb43 0b01 	adc.w	fp, r3, r1
 8002d74:	f04f 0200 	mov.w	r2, #0
 8002d78:	f04f 0300 	mov.w	r3, #0
 8002d7c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002d80:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002d84:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002d88:	4692      	mov	sl, r2
 8002d8a:	469b      	mov	fp, r3
 8002d8c:	4643      	mov	r3, r8
 8002d8e:	eb1a 0303 	adds.w	r3, sl, r3
 8002d92:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002d96:	464b      	mov	r3, r9
 8002d98:	eb4b 0303 	adc.w	r3, fp, r3
 8002d9c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002da0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	2200      	movs	r2, #0
 8002da8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002dac:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002db0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002db4:	460b      	mov	r3, r1
 8002db6:	18db      	adds	r3, r3, r3
 8002db8:	643b      	str	r3, [r7, #64]	@ 0x40
 8002dba:	4613      	mov	r3, r2
 8002dbc:	eb42 0303 	adc.w	r3, r2, r3
 8002dc0:	647b      	str	r3, [r7, #68]	@ 0x44
 8002dc2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002dc6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002dca:	f7fd fa51 	bl	8000270 <__aeabi_uldivmod>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	460b      	mov	r3, r1
 8002dd2:	4611      	mov	r1, r2
 8002dd4:	4b3b      	ldr	r3, [pc, #236]	@ (8002ec4 <UART_SetConfig+0x2d4>)
 8002dd6:	fba3 2301 	umull	r2, r3, r3, r1
 8002dda:	095b      	lsrs	r3, r3, #5
 8002ddc:	2264      	movs	r2, #100	@ 0x64
 8002dde:	fb02 f303 	mul.w	r3, r2, r3
 8002de2:	1acb      	subs	r3, r1, r3
 8002de4:	00db      	lsls	r3, r3, #3
 8002de6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002dea:	4b36      	ldr	r3, [pc, #216]	@ (8002ec4 <UART_SetConfig+0x2d4>)
 8002dec:	fba3 2302 	umull	r2, r3, r3, r2
 8002df0:	095b      	lsrs	r3, r3, #5
 8002df2:	005b      	lsls	r3, r3, #1
 8002df4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002df8:	441c      	add	r4, r3
 8002dfa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002dfe:	2200      	movs	r2, #0
 8002e00:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002e04:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002e08:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002e0c:	4642      	mov	r2, r8
 8002e0e:	464b      	mov	r3, r9
 8002e10:	1891      	adds	r1, r2, r2
 8002e12:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002e14:	415b      	adcs	r3, r3
 8002e16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002e18:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002e1c:	4641      	mov	r1, r8
 8002e1e:	1851      	adds	r1, r2, r1
 8002e20:	6339      	str	r1, [r7, #48]	@ 0x30
 8002e22:	4649      	mov	r1, r9
 8002e24:	414b      	adcs	r3, r1
 8002e26:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e28:	f04f 0200 	mov.w	r2, #0
 8002e2c:	f04f 0300 	mov.w	r3, #0
 8002e30:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002e34:	4659      	mov	r1, fp
 8002e36:	00cb      	lsls	r3, r1, #3
 8002e38:	4651      	mov	r1, sl
 8002e3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002e3e:	4651      	mov	r1, sl
 8002e40:	00ca      	lsls	r2, r1, #3
 8002e42:	4610      	mov	r0, r2
 8002e44:	4619      	mov	r1, r3
 8002e46:	4603      	mov	r3, r0
 8002e48:	4642      	mov	r2, r8
 8002e4a:	189b      	adds	r3, r3, r2
 8002e4c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002e50:	464b      	mov	r3, r9
 8002e52:	460a      	mov	r2, r1
 8002e54:	eb42 0303 	adc.w	r3, r2, r3
 8002e58:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	2200      	movs	r2, #0
 8002e64:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002e68:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002e6c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002e70:	460b      	mov	r3, r1
 8002e72:	18db      	adds	r3, r3, r3
 8002e74:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002e76:	4613      	mov	r3, r2
 8002e78:	eb42 0303 	adc.w	r3, r2, r3
 8002e7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e7e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002e82:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002e86:	f7fd f9f3 	bl	8000270 <__aeabi_uldivmod>
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	460b      	mov	r3, r1
 8002e8e:	4b0d      	ldr	r3, [pc, #52]	@ (8002ec4 <UART_SetConfig+0x2d4>)
 8002e90:	fba3 1302 	umull	r1, r3, r3, r2
 8002e94:	095b      	lsrs	r3, r3, #5
 8002e96:	2164      	movs	r1, #100	@ 0x64
 8002e98:	fb01 f303 	mul.w	r3, r1, r3
 8002e9c:	1ad3      	subs	r3, r2, r3
 8002e9e:	00db      	lsls	r3, r3, #3
 8002ea0:	3332      	adds	r3, #50	@ 0x32
 8002ea2:	4a08      	ldr	r2, [pc, #32]	@ (8002ec4 <UART_SetConfig+0x2d4>)
 8002ea4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ea8:	095b      	lsrs	r3, r3, #5
 8002eaa:	f003 0207 	and.w	r2, r3, #7
 8002eae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4422      	add	r2, r4
 8002eb6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002eb8:	e106      	b.n	80030c8 <UART_SetConfig+0x4d8>
 8002eba:	bf00      	nop
 8002ebc:	40011000 	.word	0x40011000
 8002ec0:	40011400 	.word	0x40011400
 8002ec4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002ec8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ecc:	2200      	movs	r2, #0
 8002ece:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002ed2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002ed6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002eda:	4642      	mov	r2, r8
 8002edc:	464b      	mov	r3, r9
 8002ede:	1891      	adds	r1, r2, r2
 8002ee0:	6239      	str	r1, [r7, #32]
 8002ee2:	415b      	adcs	r3, r3
 8002ee4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ee6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002eea:	4641      	mov	r1, r8
 8002eec:	1854      	adds	r4, r2, r1
 8002eee:	4649      	mov	r1, r9
 8002ef0:	eb43 0501 	adc.w	r5, r3, r1
 8002ef4:	f04f 0200 	mov.w	r2, #0
 8002ef8:	f04f 0300 	mov.w	r3, #0
 8002efc:	00eb      	lsls	r3, r5, #3
 8002efe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f02:	00e2      	lsls	r2, r4, #3
 8002f04:	4614      	mov	r4, r2
 8002f06:	461d      	mov	r5, r3
 8002f08:	4643      	mov	r3, r8
 8002f0a:	18e3      	adds	r3, r4, r3
 8002f0c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002f10:	464b      	mov	r3, r9
 8002f12:	eb45 0303 	adc.w	r3, r5, r3
 8002f16:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002f1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	2200      	movs	r2, #0
 8002f22:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002f26:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002f2a:	f04f 0200 	mov.w	r2, #0
 8002f2e:	f04f 0300 	mov.w	r3, #0
 8002f32:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002f36:	4629      	mov	r1, r5
 8002f38:	008b      	lsls	r3, r1, #2
 8002f3a:	4621      	mov	r1, r4
 8002f3c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002f40:	4621      	mov	r1, r4
 8002f42:	008a      	lsls	r2, r1, #2
 8002f44:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002f48:	f7fd f992 	bl	8000270 <__aeabi_uldivmod>
 8002f4c:	4602      	mov	r2, r0
 8002f4e:	460b      	mov	r3, r1
 8002f50:	4b60      	ldr	r3, [pc, #384]	@ (80030d4 <UART_SetConfig+0x4e4>)
 8002f52:	fba3 2302 	umull	r2, r3, r3, r2
 8002f56:	095b      	lsrs	r3, r3, #5
 8002f58:	011c      	lsls	r4, r3, #4
 8002f5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f5e:	2200      	movs	r2, #0
 8002f60:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002f64:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002f68:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002f6c:	4642      	mov	r2, r8
 8002f6e:	464b      	mov	r3, r9
 8002f70:	1891      	adds	r1, r2, r2
 8002f72:	61b9      	str	r1, [r7, #24]
 8002f74:	415b      	adcs	r3, r3
 8002f76:	61fb      	str	r3, [r7, #28]
 8002f78:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f7c:	4641      	mov	r1, r8
 8002f7e:	1851      	adds	r1, r2, r1
 8002f80:	6139      	str	r1, [r7, #16]
 8002f82:	4649      	mov	r1, r9
 8002f84:	414b      	adcs	r3, r1
 8002f86:	617b      	str	r3, [r7, #20]
 8002f88:	f04f 0200 	mov.w	r2, #0
 8002f8c:	f04f 0300 	mov.w	r3, #0
 8002f90:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002f94:	4659      	mov	r1, fp
 8002f96:	00cb      	lsls	r3, r1, #3
 8002f98:	4651      	mov	r1, sl
 8002f9a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f9e:	4651      	mov	r1, sl
 8002fa0:	00ca      	lsls	r2, r1, #3
 8002fa2:	4610      	mov	r0, r2
 8002fa4:	4619      	mov	r1, r3
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	4642      	mov	r2, r8
 8002faa:	189b      	adds	r3, r3, r2
 8002fac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002fb0:	464b      	mov	r3, r9
 8002fb2:	460a      	mov	r2, r1
 8002fb4:	eb42 0303 	adc.w	r3, r2, r3
 8002fb8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002fbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002fc6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002fc8:	f04f 0200 	mov.w	r2, #0
 8002fcc:	f04f 0300 	mov.w	r3, #0
 8002fd0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002fd4:	4649      	mov	r1, r9
 8002fd6:	008b      	lsls	r3, r1, #2
 8002fd8:	4641      	mov	r1, r8
 8002fda:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002fde:	4641      	mov	r1, r8
 8002fe0:	008a      	lsls	r2, r1, #2
 8002fe2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002fe6:	f7fd f943 	bl	8000270 <__aeabi_uldivmod>
 8002fea:	4602      	mov	r2, r0
 8002fec:	460b      	mov	r3, r1
 8002fee:	4611      	mov	r1, r2
 8002ff0:	4b38      	ldr	r3, [pc, #224]	@ (80030d4 <UART_SetConfig+0x4e4>)
 8002ff2:	fba3 2301 	umull	r2, r3, r3, r1
 8002ff6:	095b      	lsrs	r3, r3, #5
 8002ff8:	2264      	movs	r2, #100	@ 0x64
 8002ffa:	fb02 f303 	mul.w	r3, r2, r3
 8002ffe:	1acb      	subs	r3, r1, r3
 8003000:	011b      	lsls	r3, r3, #4
 8003002:	3332      	adds	r3, #50	@ 0x32
 8003004:	4a33      	ldr	r2, [pc, #204]	@ (80030d4 <UART_SetConfig+0x4e4>)
 8003006:	fba2 2303 	umull	r2, r3, r2, r3
 800300a:	095b      	lsrs	r3, r3, #5
 800300c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003010:	441c      	add	r4, r3
 8003012:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003016:	2200      	movs	r2, #0
 8003018:	673b      	str	r3, [r7, #112]	@ 0x70
 800301a:	677a      	str	r2, [r7, #116]	@ 0x74
 800301c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003020:	4642      	mov	r2, r8
 8003022:	464b      	mov	r3, r9
 8003024:	1891      	adds	r1, r2, r2
 8003026:	60b9      	str	r1, [r7, #8]
 8003028:	415b      	adcs	r3, r3
 800302a:	60fb      	str	r3, [r7, #12]
 800302c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003030:	4641      	mov	r1, r8
 8003032:	1851      	adds	r1, r2, r1
 8003034:	6039      	str	r1, [r7, #0]
 8003036:	4649      	mov	r1, r9
 8003038:	414b      	adcs	r3, r1
 800303a:	607b      	str	r3, [r7, #4]
 800303c:	f04f 0200 	mov.w	r2, #0
 8003040:	f04f 0300 	mov.w	r3, #0
 8003044:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003048:	4659      	mov	r1, fp
 800304a:	00cb      	lsls	r3, r1, #3
 800304c:	4651      	mov	r1, sl
 800304e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003052:	4651      	mov	r1, sl
 8003054:	00ca      	lsls	r2, r1, #3
 8003056:	4610      	mov	r0, r2
 8003058:	4619      	mov	r1, r3
 800305a:	4603      	mov	r3, r0
 800305c:	4642      	mov	r2, r8
 800305e:	189b      	adds	r3, r3, r2
 8003060:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003062:	464b      	mov	r3, r9
 8003064:	460a      	mov	r2, r1
 8003066:	eb42 0303 	adc.w	r3, r2, r3
 800306a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800306c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	2200      	movs	r2, #0
 8003074:	663b      	str	r3, [r7, #96]	@ 0x60
 8003076:	667a      	str	r2, [r7, #100]	@ 0x64
 8003078:	f04f 0200 	mov.w	r2, #0
 800307c:	f04f 0300 	mov.w	r3, #0
 8003080:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003084:	4649      	mov	r1, r9
 8003086:	008b      	lsls	r3, r1, #2
 8003088:	4641      	mov	r1, r8
 800308a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800308e:	4641      	mov	r1, r8
 8003090:	008a      	lsls	r2, r1, #2
 8003092:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003096:	f7fd f8eb 	bl	8000270 <__aeabi_uldivmod>
 800309a:	4602      	mov	r2, r0
 800309c:	460b      	mov	r3, r1
 800309e:	4b0d      	ldr	r3, [pc, #52]	@ (80030d4 <UART_SetConfig+0x4e4>)
 80030a0:	fba3 1302 	umull	r1, r3, r3, r2
 80030a4:	095b      	lsrs	r3, r3, #5
 80030a6:	2164      	movs	r1, #100	@ 0x64
 80030a8:	fb01 f303 	mul.w	r3, r1, r3
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	011b      	lsls	r3, r3, #4
 80030b0:	3332      	adds	r3, #50	@ 0x32
 80030b2:	4a08      	ldr	r2, [pc, #32]	@ (80030d4 <UART_SetConfig+0x4e4>)
 80030b4:	fba2 2303 	umull	r2, r3, r2, r3
 80030b8:	095b      	lsrs	r3, r3, #5
 80030ba:	f003 020f 	and.w	r2, r3, #15
 80030be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4422      	add	r2, r4
 80030c6:	609a      	str	r2, [r3, #8]
}
 80030c8:	bf00      	nop
 80030ca:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80030ce:	46bd      	mov	sp, r7
 80030d0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80030d4:	51eb851f 	.word	0x51eb851f

080030d8 <std>:
 80030d8:	2300      	movs	r3, #0
 80030da:	b510      	push	{r4, lr}
 80030dc:	4604      	mov	r4, r0
 80030de:	e9c0 3300 	strd	r3, r3, [r0]
 80030e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80030e6:	6083      	str	r3, [r0, #8]
 80030e8:	8181      	strh	r1, [r0, #12]
 80030ea:	6643      	str	r3, [r0, #100]	@ 0x64
 80030ec:	81c2      	strh	r2, [r0, #14]
 80030ee:	6183      	str	r3, [r0, #24]
 80030f0:	4619      	mov	r1, r3
 80030f2:	2208      	movs	r2, #8
 80030f4:	305c      	adds	r0, #92	@ 0x5c
 80030f6:	f000 f906 	bl	8003306 <memset>
 80030fa:	4b0d      	ldr	r3, [pc, #52]	@ (8003130 <std+0x58>)
 80030fc:	6263      	str	r3, [r4, #36]	@ 0x24
 80030fe:	4b0d      	ldr	r3, [pc, #52]	@ (8003134 <std+0x5c>)
 8003100:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003102:	4b0d      	ldr	r3, [pc, #52]	@ (8003138 <std+0x60>)
 8003104:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003106:	4b0d      	ldr	r3, [pc, #52]	@ (800313c <std+0x64>)
 8003108:	6323      	str	r3, [r4, #48]	@ 0x30
 800310a:	4b0d      	ldr	r3, [pc, #52]	@ (8003140 <std+0x68>)
 800310c:	6224      	str	r4, [r4, #32]
 800310e:	429c      	cmp	r4, r3
 8003110:	d006      	beq.n	8003120 <std+0x48>
 8003112:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003116:	4294      	cmp	r4, r2
 8003118:	d002      	beq.n	8003120 <std+0x48>
 800311a:	33d0      	adds	r3, #208	@ 0xd0
 800311c:	429c      	cmp	r4, r3
 800311e:	d105      	bne.n	800312c <std+0x54>
 8003120:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003124:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003128:	f000 b966 	b.w	80033f8 <__retarget_lock_init_recursive>
 800312c:	bd10      	pop	{r4, pc}
 800312e:	bf00      	nop
 8003130:	08003281 	.word	0x08003281
 8003134:	080032a3 	.word	0x080032a3
 8003138:	080032db 	.word	0x080032db
 800313c:	080032ff 	.word	0x080032ff
 8003140:	2000011c 	.word	0x2000011c

08003144 <stdio_exit_handler>:
 8003144:	4a02      	ldr	r2, [pc, #8]	@ (8003150 <stdio_exit_handler+0xc>)
 8003146:	4903      	ldr	r1, [pc, #12]	@ (8003154 <stdio_exit_handler+0x10>)
 8003148:	4803      	ldr	r0, [pc, #12]	@ (8003158 <stdio_exit_handler+0x14>)
 800314a:	f000 b869 	b.w	8003220 <_fwalk_sglue>
 800314e:	bf00      	nop
 8003150:	2000000c 	.word	0x2000000c
 8003154:	08003c99 	.word	0x08003c99
 8003158:	2000001c 	.word	0x2000001c

0800315c <cleanup_stdio>:
 800315c:	6841      	ldr	r1, [r0, #4]
 800315e:	4b0c      	ldr	r3, [pc, #48]	@ (8003190 <cleanup_stdio+0x34>)
 8003160:	4299      	cmp	r1, r3
 8003162:	b510      	push	{r4, lr}
 8003164:	4604      	mov	r4, r0
 8003166:	d001      	beq.n	800316c <cleanup_stdio+0x10>
 8003168:	f000 fd96 	bl	8003c98 <_fflush_r>
 800316c:	68a1      	ldr	r1, [r4, #8]
 800316e:	4b09      	ldr	r3, [pc, #36]	@ (8003194 <cleanup_stdio+0x38>)
 8003170:	4299      	cmp	r1, r3
 8003172:	d002      	beq.n	800317a <cleanup_stdio+0x1e>
 8003174:	4620      	mov	r0, r4
 8003176:	f000 fd8f 	bl	8003c98 <_fflush_r>
 800317a:	68e1      	ldr	r1, [r4, #12]
 800317c:	4b06      	ldr	r3, [pc, #24]	@ (8003198 <cleanup_stdio+0x3c>)
 800317e:	4299      	cmp	r1, r3
 8003180:	d004      	beq.n	800318c <cleanup_stdio+0x30>
 8003182:	4620      	mov	r0, r4
 8003184:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003188:	f000 bd86 	b.w	8003c98 <_fflush_r>
 800318c:	bd10      	pop	{r4, pc}
 800318e:	bf00      	nop
 8003190:	2000011c 	.word	0x2000011c
 8003194:	20000184 	.word	0x20000184
 8003198:	200001ec 	.word	0x200001ec

0800319c <global_stdio_init.part.0>:
 800319c:	b510      	push	{r4, lr}
 800319e:	4b0b      	ldr	r3, [pc, #44]	@ (80031cc <global_stdio_init.part.0+0x30>)
 80031a0:	4c0b      	ldr	r4, [pc, #44]	@ (80031d0 <global_stdio_init.part.0+0x34>)
 80031a2:	4a0c      	ldr	r2, [pc, #48]	@ (80031d4 <global_stdio_init.part.0+0x38>)
 80031a4:	601a      	str	r2, [r3, #0]
 80031a6:	4620      	mov	r0, r4
 80031a8:	2200      	movs	r2, #0
 80031aa:	2104      	movs	r1, #4
 80031ac:	f7ff ff94 	bl	80030d8 <std>
 80031b0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80031b4:	2201      	movs	r2, #1
 80031b6:	2109      	movs	r1, #9
 80031b8:	f7ff ff8e 	bl	80030d8 <std>
 80031bc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80031c0:	2202      	movs	r2, #2
 80031c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80031c6:	2112      	movs	r1, #18
 80031c8:	f7ff bf86 	b.w	80030d8 <std>
 80031cc:	20000254 	.word	0x20000254
 80031d0:	2000011c 	.word	0x2000011c
 80031d4:	08003145 	.word	0x08003145

080031d8 <__sfp_lock_acquire>:
 80031d8:	4801      	ldr	r0, [pc, #4]	@ (80031e0 <__sfp_lock_acquire+0x8>)
 80031da:	f000 b90e 	b.w	80033fa <__retarget_lock_acquire_recursive>
 80031de:	bf00      	nop
 80031e0:	2000025d 	.word	0x2000025d

080031e4 <__sfp_lock_release>:
 80031e4:	4801      	ldr	r0, [pc, #4]	@ (80031ec <__sfp_lock_release+0x8>)
 80031e6:	f000 b909 	b.w	80033fc <__retarget_lock_release_recursive>
 80031ea:	bf00      	nop
 80031ec:	2000025d 	.word	0x2000025d

080031f0 <__sinit>:
 80031f0:	b510      	push	{r4, lr}
 80031f2:	4604      	mov	r4, r0
 80031f4:	f7ff fff0 	bl	80031d8 <__sfp_lock_acquire>
 80031f8:	6a23      	ldr	r3, [r4, #32]
 80031fa:	b11b      	cbz	r3, 8003204 <__sinit+0x14>
 80031fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003200:	f7ff bff0 	b.w	80031e4 <__sfp_lock_release>
 8003204:	4b04      	ldr	r3, [pc, #16]	@ (8003218 <__sinit+0x28>)
 8003206:	6223      	str	r3, [r4, #32]
 8003208:	4b04      	ldr	r3, [pc, #16]	@ (800321c <__sinit+0x2c>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d1f5      	bne.n	80031fc <__sinit+0xc>
 8003210:	f7ff ffc4 	bl	800319c <global_stdio_init.part.0>
 8003214:	e7f2      	b.n	80031fc <__sinit+0xc>
 8003216:	bf00      	nop
 8003218:	0800315d 	.word	0x0800315d
 800321c:	20000254 	.word	0x20000254

08003220 <_fwalk_sglue>:
 8003220:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003224:	4607      	mov	r7, r0
 8003226:	4688      	mov	r8, r1
 8003228:	4614      	mov	r4, r2
 800322a:	2600      	movs	r6, #0
 800322c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003230:	f1b9 0901 	subs.w	r9, r9, #1
 8003234:	d505      	bpl.n	8003242 <_fwalk_sglue+0x22>
 8003236:	6824      	ldr	r4, [r4, #0]
 8003238:	2c00      	cmp	r4, #0
 800323a:	d1f7      	bne.n	800322c <_fwalk_sglue+0xc>
 800323c:	4630      	mov	r0, r6
 800323e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003242:	89ab      	ldrh	r3, [r5, #12]
 8003244:	2b01      	cmp	r3, #1
 8003246:	d907      	bls.n	8003258 <_fwalk_sglue+0x38>
 8003248:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800324c:	3301      	adds	r3, #1
 800324e:	d003      	beq.n	8003258 <_fwalk_sglue+0x38>
 8003250:	4629      	mov	r1, r5
 8003252:	4638      	mov	r0, r7
 8003254:	47c0      	blx	r8
 8003256:	4306      	orrs	r6, r0
 8003258:	3568      	adds	r5, #104	@ 0x68
 800325a:	e7e9      	b.n	8003230 <_fwalk_sglue+0x10>

0800325c <iprintf>:
 800325c:	b40f      	push	{r0, r1, r2, r3}
 800325e:	b507      	push	{r0, r1, r2, lr}
 8003260:	4906      	ldr	r1, [pc, #24]	@ (800327c <iprintf+0x20>)
 8003262:	ab04      	add	r3, sp, #16
 8003264:	6808      	ldr	r0, [r1, #0]
 8003266:	f853 2b04 	ldr.w	r2, [r3], #4
 800326a:	6881      	ldr	r1, [r0, #8]
 800326c:	9301      	str	r3, [sp, #4]
 800326e:	f000 f9e9 	bl	8003644 <_vfiprintf_r>
 8003272:	b003      	add	sp, #12
 8003274:	f85d eb04 	ldr.w	lr, [sp], #4
 8003278:	b004      	add	sp, #16
 800327a:	4770      	bx	lr
 800327c:	20000018 	.word	0x20000018

08003280 <__sread>:
 8003280:	b510      	push	{r4, lr}
 8003282:	460c      	mov	r4, r1
 8003284:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003288:	f000 f868 	bl	800335c <_read_r>
 800328c:	2800      	cmp	r0, #0
 800328e:	bfab      	itete	ge
 8003290:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003292:	89a3      	ldrhlt	r3, [r4, #12]
 8003294:	181b      	addge	r3, r3, r0
 8003296:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800329a:	bfac      	ite	ge
 800329c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800329e:	81a3      	strhlt	r3, [r4, #12]
 80032a0:	bd10      	pop	{r4, pc}

080032a2 <__swrite>:
 80032a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032a6:	461f      	mov	r7, r3
 80032a8:	898b      	ldrh	r3, [r1, #12]
 80032aa:	05db      	lsls	r3, r3, #23
 80032ac:	4605      	mov	r5, r0
 80032ae:	460c      	mov	r4, r1
 80032b0:	4616      	mov	r6, r2
 80032b2:	d505      	bpl.n	80032c0 <__swrite+0x1e>
 80032b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032b8:	2302      	movs	r3, #2
 80032ba:	2200      	movs	r2, #0
 80032bc:	f000 f83c 	bl	8003338 <_lseek_r>
 80032c0:	89a3      	ldrh	r3, [r4, #12]
 80032c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80032c6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80032ca:	81a3      	strh	r3, [r4, #12]
 80032cc:	4632      	mov	r2, r6
 80032ce:	463b      	mov	r3, r7
 80032d0:	4628      	mov	r0, r5
 80032d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80032d6:	f000 b853 	b.w	8003380 <_write_r>

080032da <__sseek>:
 80032da:	b510      	push	{r4, lr}
 80032dc:	460c      	mov	r4, r1
 80032de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032e2:	f000 f829 	bl	8003338 <_lseek_r>
 80032e6:	1c43      	adds	r3, r0, #1
 80032e8:	89a3      	ldrh	r3, [r4, #12]
 80032ea:	bf15      	itete	ne
 80032ec:	6560      	strne	r0, [r4, #84]	@ 0x54
 80032ee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80032f2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80032f6:	81a3      	strheq	r3, [r4, #12]
 80032f8:	bf18      	it	ne
 80032fa:	81a3      	strhne	r3, [r4, #12]
 80032fc:	bd10      	pop	{r4, pc}

080032fe <__sclose>:
 80032fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003302:	f000 b809 	b.w	8003318 <_close_r>

08003306 <memset>:
 8003306:	4402      	add	r2, r0
 8003308:	4603      	mov	r3, r0
 800330a:	4293      	cmp	r3, r2
 800330c:	d100      	bne.n	8003310 <memset+0xa>
 800330e:	4770      	bx	lr
 8003310:	f803 1b01 	strb.w	r1, [r3], #1
 8003314:	e7f9      	b.n	800330a <memset+0x4>
	...

08003318 <_close_r>:
 8003318:	b538      	push	{r3, r4, r5, lr}
 800331a:	4d06      	ldr	r5, [pc, #24]	@ (8003334 <_close_r+0x1c>)
 800331c:	2300      	movs	r3, #0
 800331e:	4604      	mov	r4, r0
 8003320:	4608      	mov	r0, r1
 8003322:	602b      	str	r3, [r5, #0]
 8003324:	f7fd fc10 	bl	8000b48 <_close>
 8003328:	1c43      	adds	r3, r0, #1
 800332a:	d102      	bne.n	8003332 <_close_r+0x1a>
 800332c:	682b      	ldr	r3, [r5, #0]
 800332e:	b103      	cbz	r3, 8003332 <_close_r+0x1a>
 8003330:	6023      	str	r3, [r4, #0]
 8003332:	bd38      	pop	{r3, r4, r5, pc}
 8003334:	20000258 	.word	0x20000258

08003338 <_lseek_r>:
 8003338:	b538      	push	{r3, r4, r5, lr}
 800333a:	4d07      	ldr	r5, [pc, #28]	@ (8003358 <_lseek_r+0x20>)
 800333c:	4604      	mov	r4, r0
 800333e:	4608      	mov	r0, r1
 8003340:	4611      	mov	r1, r2
 8003342:	2200      	movs	r2, #0
 8003344:	602a      	str	r2, [r5, #0]
 8003346:	461a      	mov	r2, r3
 8003348:	f7fd fc25 	bl	8000b96 <_lseek>
 800334c:	1c43      	adds	r3, r0, #1
 800334e:	d102      	bne.n	8003356 <_lseek_r+0x1e>
 8003350:	682b      	ldr	r3, [r5, #0]
 8003352:	b103      	cbz	r3, 8003356 <_lseek_r+0x1e>
 8003354:	6023      	str	r3, [r4, #0]
 8003356:	bd38      	pop	{r3, r4, r5, pc}
 8003358:	20000258 	.word	0x20000258

0800335c <_read_r>:
 800335c:	b538      	push	{r3, r4, r5, lr}
 800335e:	4d07      	ldr	r5, [pc, #28]	@ (800337c <_read_r+0x20>)
 8003360:	4604      	mov	r4, r0
 8003362:	4608      	mov	r0, r1
 8003364:	4611      	mov	r1, r2
 8003366:	2200      	movs	r2, #0
 8003368:	602a      	str	r2, [r5, #0]
 800336a:	461a      	mov	r2, r3
 800336c:	f7fd fbb3 	bl	8000ad6 <_read>
 8003370:	1c43      	adds	r3, r0, #1
 8003372:	d102      	bne.n	800337a <_read_r+0x1e>
 8003374:	682b      	ldr	r3, [r5, #0]
 8003376:	b103      	cbz	r3, 800337a <_read_r+0x1e>
 8003378:	6023      	str	r3, [r4, #0]
 800337a:	bd38      	pop	{r3, r4, r5, pc}
 800337c:	20000258 	.word	0x20000258

08003380 <_write_r>:
 8003380:	b538      	push	{r3, r4, r5, lr}
 8003382:	4d07      	ldr	r5, [pc, #28]	@ (80033a0 <_write_r+0x20>)
 8003384:	4604      	mov	r4, r0
 8003386:	4608      	mov	r0, r1
 8003388:	4611      	mov	r1, r2
 800338a:	2200      	movs	r2, #0
 800338c:	602a      	str	r2, [r5, #0]
 800338e:	461a      	mov	r2, r3
 8003390:	f7fd fbbe 	bl	8000b10 <_write>
 8003394:	1c43      	adds	r3, r0, #1
 8003396:	d102      	bne.n	800339e <_write_r+0x1e>
 8003398:	682b      	ldr	r3, [r5, #0]
 800339a:	b103      	cbz	r3, 800339e <_write_r+0x1e>
 800339c:	6023      	str	r3, [r4, #0]
 800339e:	bd38      	pop	{r3, r4, r5, pc}
 80033a0:	20000258 	.word	0x20000258

080033a4 <__errno>:
 80033a4:	4b01      	ldr	r3, [pc, #4]	@ (80033ac <__errno+0x8>)
 80033a6:	6818      	ldr	r0, [r3, #0]
 80033a8:	4770      	bx	lr
 80033aa:	bf00      	nop
 80033ac:	20000018 	.word	0x20000018

080033b0 <__libc_init_array>:
 80033b0:	b570      	push	{r4, r5, r6, lr}
 80033b2:	4d0d      	ldr	r5, [pc, #52]	@ (80033e8 <__libc_init_array+0x38>)
 80033b4:	4c0d      	ldr	r4, [pc, #52]	@ (80033ec <__libc_init_array+0x3c>)
 80033b6:	1b64      	subs	r4, r4, r5
 80033b8:	10a4      	asrs	r4, r4, #2
 80033ba:	2600      	movs	r6, #0
 80033bc:	42a6      	cmp	r6, r4
 80033be:	d109      	bne.n	80033d4 <__libc_init_array+0x24>
 80033c0:	4d0b      	ldr	r5, [pc, #44]	@ (80033f0 <__libc_init_array+0x40>)
 80033c2:	4c0c      	ldr	r4, [pc, #48]	@ (80033f4 <__libc_init_array+0x44>)
 80033c4:	f000 fdb8 	bl	8003f38 <_init>
 80033c8:	1b64      	subs	r4, r4, r5
 80033ca:	10a4      	asrs	r4, r4, #2
 80033cc:	2600      	movs	r6, #0
 80033ce:	42a6      	cmp	r6, r4
 80033d0:	d105      	bne.n	80033de <__libc_init_array+0x2e>
 80033d2:	bd70      	pop	{r4, r5, r6, pc}
 80033d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80033d8:	4798      	blx	r3
 80033da:	3601      	adds	r6, #1
 80033dc:	e7ee      	b.n	80033bc <__libc_init_array+0xc>
 80033de:	f855 3b04 	ldr.w	r3, [r5], #4
 80033e2:	4798      	blx	r3
 80033e4:	3601      	adds	r6, #1
 80033e6:	e7f2      	b.n	80033ce <__libc_init_array+0x1e>
 80033e8:	08003ffc 	.word	0x08003ffc
 80033ec:	08003ffc 	.word	0x08003ffc
 80033f0:	08003ffc 	.word	0x08003ffc
 80033f4:	08004000 	.word	0x08004000

080033f8 <__retarget_lock_init_recursive>:
 80033f8:	4770      	bx	lr

080033fa <__retarget_lock_acquire_recursive>:
 80033fa:	4770      	bx	lr

080033fc <__retarget_lock_release_recursive>:
 80033fc:	4770      	bx	lr
	...

08003400 <_free_r>:
 8003400:	b538      	push	{r3, r4, r5, lr}
 8003402:	4605      	mov	r5, r0
 8003404:	2900      	cmp	r1, #0
 8003406:	d041      	beq.n	800348c <_free_r+0x8c>
 8003408:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800340c:	1f0c      	subs	r4, r1, #4
 800340e:	2b00      	cmp	r3, #0
 8003410:	bfb8      	it	lt
 8003412:	18e4      	addlt	r4, r4, r3
 8003414:	f000 f8e0 	bl	80035d8 <__malloc_lock>
 8003418:	4a1d      	ldr	r2, [pc, #116]	@ (8003490 <_free_r+0x90>)
 800341a:	6813      	ldr	r3, [r2, #0]
 800341c:	b933      	cbnz	r3, 800342c <_free_r+0x2c>
 800341e:	6063      	str	r3, [r4, #4]
 8003420:	6014      	str	r4, [r2, #0]
 8003422:	4628      	mov	r0, r5
 8003424:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003428:	f000 b8dc 	b.w	80035e4 <__malloc_unlock>
 800342c:	42a3      	cmp	r3, r4
 800342e:	d908      	bls.n	8003442 <_free_r+0x42>
 8003430:	6820      	ldr	r0, [r4, #0]
 8003432:	1821      	adds	r1, r4, r0
 8003434:	428b      	cmp	r3, r1
 8003436:	bf01      	itttt	eq
 8003438:	6819      	ldreq	r1, [r3, #0]
 800343a:	685b      	ldreq	r3, [r3, #4]
 800343c:	1809      	addeq	r1, r1, r0
 800343e:	6021      	streq	r1, [r4, #0]
 8003440:	e7ed      	b.n	800341e <_free_r+0x1e>
 8003442:	461a      	mov	r2, r3
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	b10b      	cbz	r3, 800344c <_free_r+0x4c>
 8003448:	42a3      	cmp	r3, r4
 800344a:	d9fa      	bls.n	8003442 <_free_r+0x42>
 800344c:	6811      	ldr	r1, [r2, #0]
 800344e:	1850      	adds	r0, r2, r1
 8003450:	42a0      	cmp	r0, r4
 8003452:	d10b      	bne.n	800346c <_free_r+0x6c>
 8003454:	6820      	ldr	r0, [r4, #0]
 8003456:	4401      	add	r1, r0
 8003458:	1850      	adds	r0, r2, r1
 800345a:	4283      	cmp	r3, r0
 800345c:	6011      	str	r1, [r2, #0]
 800345e:	d1e0      	bne.n	8003422 <_free_r+0x22>
 8003460:	6818      	ldr	r0, [r3, #0]
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	6053      	str	r3, [r2, #4]
 8003466:	4408      	add	r0, r1
 8003468:	6010      	str	r0, [r2, #0]
 800346a:	e7da      	b.n	8003422 <_free_r+0x22>
 800346c:	d902      	bls.n	8003474 <_free_r+0x74>
 800346e:	230c      	movs	r3, #12
 8003470:	602b      	str	r3, [r5, #0]
 8003472:	e7d6      	b.n	8003422 <_free_r+0x22>
 8003474:	6820      	ldr	r0, [r4, #0]
 8003476:	1821      	adds	r1, r4, r0
 8003478:	428b      	cmp	r3, r1
 800347a:	bf04      	itt	eq
 800347c:	6819      	ldreq	r1, [r3, #0]
 800347e:	685b      	ldreq	r3, [r3, #4]
 8003480:	6063      	str	r3, [r4, #4]
 8003482:	bf04      	itt	eq
 8003484:	1809      	addeq	r1, r1, r0
 8003486:	6021      	streq	r1, [r4, #0]
 8003488:	6054      	str	r4, [r2, #4]
 800348a:	e7ca      	b.n	8003422 <_free_r+0x22>
 800348c:	bd38      	pop	{r3, r4, r5, pc}
 800348e:	bf00      	nop
 8003490:	20000264 	.word	0x20000264

08003494 <sbrk_aligned>:
 8003494:	b570      	push	{r4, r5, r6, lr}
 8003496:	4e0f      	ldr	r6, [pc, #60]	@ (80034d4 <sbrk_aligned+0x40>)
 8003498:	460c      	mov	r4, r1
 800349a:	6831      	ldr	r1, [r6, #0]
 800349c:	4605      	mov	r5, r0
 800349e:	b911      	cbnz	r1, 80034a6 <sbrk_aligned+0x12>
 80034a0:	f000 fcb6 	bl	8003e10 <_sbrk_r>
 80034a4:	6030      	str	r0, [r6, #0]
 80034a6:	4621      	mov	r1, r4
 80034a8:	4628      	mov	r0, r5
 80034aa:	f000 fcb1 	bl	8003e10 <_sbrk_r>
 80034ae:	1c43      	adds	r3, r0, #1
 80034b0:	d103      	bne.n	80034ba <sbrk_aligned+0x26>
 80034b2:	f04f 34ff 	mov.w	r4, #4294967295
 80034b6:	4620      	mov	r0, r4
 80034b8:	bd70      	pop	{r4, r5, r6, pc}
 80034ba:	1cc4      	adds	r4, r0, #3
 80034bc:	f024 0403 	bic.w	r4, r4, #3
 80034c0:	42a0      	cmp	r0, r4
 80034c2:	d0f8      	beq.n	80034b6 <sbrk_aligned+0x22>
 80034c4:	1a21      	subs	r1, r4, r0
 80034c6:	4628      	mov	r0, r5
 80034c8:	f000 fca2 	bl	8003e10 <_sbrk_r>
 80034cc:	3001      	adds	r0, #1
 80034ce:	d1f2      	bne.n	80034b6 <sbrk_aligned+0x22>
 80034d0:	e7ef      	b.n	80034b2 <sbrk_aligned+0x1e>
 80034d2:	bf00      	nop
 80034d4:	20000260 	.word	0x20000260

080034d8 <_malloc_r>:
 80034d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80034dc:	1ccd      	adds	r5, r1, #3
 80034de:	f025 0503 	bic.w	r5, r5, #3
 80034e2:	3508      	adds	r5, #8
 80034e4:	2d0c      	cmp	r5, #12
 80034e6:	bf38      	it	cc
 80034e8:	250c      	movcc	r5, #12
 80034ea:	2d00      	cmp	r5, #0
 80034ec:	4606      	mov	r6, r0
 80034ee:	db01      	blt.n	80034f4 <_malloc_r+0x1c>
 80034f0:	42a9      	cmp	r1, r5
 80034f2:	d904      	bls.n	80034fe <_malloc_r+0x26>
 80034f4:	230c      	movs	r3, #12
 80034f6:	6033      	str	r3, [r6, #0]
 80034f8:	2000      	movs	r0, #0
 80034fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80034fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80035d4 <_malloc_r+0xfc>
 8003502:	f000 f869 	bl	80035d8 <__malloc_lock>
 8003506:	f8d8 3000 	ldr.w	r3, [r8]
 800350a:	461c      	mov	r4, r3
 800350c:	bb44      	cbnz	r4, 8003560 <_malloc_r+0x88>
 800350e:	4629      	mov	r1, r5
 8003510:	4630      	mov	r0, r6
 8003512:	f7ff ffbf 	bl	8003494 <sbrk_aligned>
 8003516:	1c43      	adds	r3, r0, #1
 8003518:	4604      	mov	r4, r0
 800351a:	d158      	bne.n	80035ce <_malloc_r+0xf6>
 800351c:	f8d8 4000 	ldr.w	r4, [r8]
 8003520:	4627      	mov	r7, r4
 8003522:	2f00      	cmp	r7, #0
 8003524:	d143      	bne.n	80035ae <_malloc_r+0xd6>
 8003526:	2c00      	cmp	r4, #0
 8003528:	d04b      	beq.n	80035c2 <_malloc_r+0xea>
 800352a:	6823      	ldr	r3, [r4, #0]
 800352c:	4639      	mov	r1, r7
 800352e:	4630      	mov	r0, r6
 8003530:	eb04 0903 	add.w	r9, r4, r3
 8003534:	f000 fc6c 	bl	8003e10 <_sbrk_r>
 8003538:	4581      	cmp	r9, r0
 800353a:	d142      	bne.n	80035c2 <_malloc_r+0xea>
 800353c:	6821      	ldr	r1, [r4, #0]
 800353e:	1a6d      	subs	r5, r5, r1
 8003540:	4629      	mov	r1, r5
 8003542:	4630      	mov	r0, r6
 8003544:	f7ff ffa6 	bl	8003494 <sbrk_aligned>
 8003548:	3001      	adds	r0, #1
 800354a:	d03a      	beq.n	80035c2 <_malloc_r+0xea>
 800354c:	6823      	ldr	r3, [r4, #0]
 800354e:	442b      	add	r3, r5
 8003550:	6023      	str	r3, [r4, #0]
 8003552:	f8d8 3000 	ldr.w	r3, [r8]
 8003556:	685a      	ldr	r2, [r3, #4]
 8003558:	bb62      	cbnz	r2, 80035b4 <_malloc_r+0xdc>
 800355a:	f8c8 7000 	str.w	r7, [r8]
 800355e:	e00f      	b.n	8003580 <_malloc_r+0xa8>
 8003560:	6822      	ldr	r2, [r4, #0]
 8003562:	1b52      	subs	r2, r2, r5
 8003564:	d420      	bmi.n	80035a8 <_malloc_r+0xd0>
 8003566:	2a0b      	cmp	r2, #11
 8003568:	d917      	bls.n	800359a <_malloc_r+0xc2>
 800356a:	1961      	adds	r1, r4, r5
 800356c:	42a3      	cmp	r3, r4
 800356e:	6025      	str	r5, [r4, #0]
 8003570:	bf18      	it	ne
 8003572:	6059      	strne	r1, [r3, #4]
 8003574:	6863      	ldr	r3, [r4, #4]
 8003576:	bf08      	it	eq
 8003578:	f8c8 1000 	streq.w	r1, [r8]
 800357c:	5162      	str	r2, [r4, r5]
 800357e:	604b      	str	r3, [r1, #4]
 8003580:	4630      	mov	r0, r6
 8003582:	f000 f82f 	bl	80035e4 <__malloc_unlock>
 8003586:	f104 000b 	add.w	r0, r4, #11
 800358a:	1d23      	adds	r3, r4, #4
 800358c:	f020 0007 	bic.w	r0, r0, #7
 8003590:	1ac2      	subs	r2, r0, r3
 8003592:	bf1c      	itt	ne
 8003594:	1a1b      	subne	r3, r3, r0
 8003596:	50a3      	strne	r3, [r4, r2]
 8003598:	e7af      	b.n	80034fa <_malloc_r+0x22>
 800359a:	6862      	ldr	r2, [r4, #4]
 800359c:	42a3      	cmp	r3, r4
 800359e:	bf0c      	ite	eq
 80035a0:	f8c8 2000 	streq.w	r2, [r8]
 80035a4:	605a      	strne	r2, [r3, #4]
 80035a6:	e7eb      	b.n	8003580 <_malloc_r+0xa8>
 80035a8:	4623      	mov	r3, r4
 80035aa:	6864      	ldr	r4, [r4, #4]
 80035ac:	e7ae      	b.n	800350c <_malloc_r+0x34>
 80035ae:	463c      	mov	r4, r7
 80035b0:	687f      	ldr	r7, [r7, #4]
 80035b2:	e7b6      	b.n	8003522 <_malloc_r+0x4a>
 80035b4:	461a      	mov	r2, r3
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	42a3      	cmp	r3, r4
 80035ba:	d1fb      	bne.n	80035b4 <_malloc_r+0xdc>
 80035bc:	2300      	movs	r3, #0
 80035be:	6053      	str	r3, [r2, #4]
 80035c0:	e7de      	b.n	8003580 <_malloc_r+0xa8>
 80035c2:	230c      	movs	r3, #12
 80035c4:	6033      	str	r3, [r6, #0]
 80035c6:	4630      	mov	r0, r6
 80035c8:	f000 f80c 	bl	80035e4 <__malloc_unlock>
 80035cc:	e794      	b.n	80034f8 <_malloc_r+0x20>
 80035ce:	6005      	str	r5, [r0, #0]
 80035d0:	e7d6      	b.n	8003580 <_malloc_r+0xa8>
 80035d2:	bf00      	nop
 80035d4:	20000264 	.word	0x20000264

080035d8 <__malloc_lock>:
 80035d8:	4801      	ldr	r0, [pc, #4]	@ (80035e0 <__malloc_lock+0x8>)
 80035da:	f7ff bf0e 	b.w	80033fa <__retarget_lock_acquire_recursive>
 80035de:	bf00      	nop
 80035e0:	2000025c 	.word	0x2000025c

080035e4 <__malloc_unlock>:
 80035e4:	4801      	ldr	r0, [pc, #4]	@ (80035ec <__malloc_unlock+0x8>)
 80035e6:	f7ff bf09 	b.w	80033fc <__retarget_lock_release_recursive>
 80035ea:	bf00      	nop
 80035ec:	2000025c 	.word	0x2000025c

080035f0 <__sfputc_r>:
 80035f0:	6893      	ldr	r3, [r2, #8]
 80035f2:	3b01      	subs	r3, #1
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	b410      	push	{r4}
 80035f8:	6093      	str	r3, [r2, #8]
 80035fa:	da08      	bge.n	800360e <__sfputc_r+0x1e>
 80035fc:	6994      	ldr	r4, [r2, #24]
 80035fe:	42a3      	cmp	r3, r4
 8003600:	db01      	blt.n	8003606 <__sfputc_r+0x16>
 8003602:	290a      	cmp	r1, #10
 8003604:	d103      	bne.n	800360e <__sfputc_r+0x1e>
 8003606:	f85d 4b04 	ldr.w	r4, [sp], #4
 800360a:	f000 bb6d 	b.w	8003ce8 <__swbuf_r>
 800360e:	6813      	ldr	r3, [r2, #0]
 8003610:	1c58      	adds	r0, r3, #1
 8003612:	6010      	str	r0, [r2, #0]
 8003614:	7019      	strb	r1, [r3, #0]
 8003616:	4608      	mov	r0, r1
 8003618:	f85d 4b04 	ldr.w	r4, [sp], #4
 800361c:	4770      	bx	lr

0800361e <__sfputs_r>:
 800361e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003620:	4606      	mov	r6, r0
 8003622:	460f      	mov	r7, r1
 8003624:	4614      	mov	r4, r2
 8003626:	18d5      	adds	r5, r2, r3
 8003628:	42ac      	cmp	r4, r5
 800362a:	d101      	bne.n	8003630 <__sfputs_r+0x12>
 800362c:	2000      	movs	r0, #0
 800362e:	e007      	b.n	8003640 <__sfputs_r+0x22>
 8003630:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003634:	463a      	mov	r2, r7
 8003636:	4630      	mov	r0, r6
 8003638:	f7ff ffda 	bl	80035f0 <__sfputc_r>
 800363c:	1c43      	adds	r3, r0, #1
 800363e:	d1f3      	bne.n	8003628 <__sfputs_r+0xa>
 8003640:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003644 <_vfiprintf_r>:
 8003644:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003648:	460d      	mov	r5, r1
 800364a:	b09d      	sub	sp, #116	@ 0x74
 800364c:	4614      	mov	r4, r2
 800364e:	4698      	mov	r8, r3
 8003650:	4606      	mov	r6, r0
 8003652:	b118      	cbz	r0, 800365c <_vfiprintf_r+0x18>
 8003654:	6a03      	ldr	r3, [r0, #32]
 8003656:	b90b      	cbnz	r3, 800365c <_vfiprintf_r+0x18>
 8003658:	f7ff fdca 	bl	80031f0 <__sinit>
 800365c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800365e:	07d9      	lsls	r1, r3, #31
 8003660:	d405      	bmi.n	800366e <_vfiprintf_r+0x2a>
 8003662:	89ab      	ldrh	r3, [r5, #12]
 8003664:	059a      	lsls	r2, r3, #22
 8003666:	d402      	bmi.n	800366e <_vfiprintf_r+0x2a>
 8003668:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800366a:	f7ff fec6 	bl	80033fa <__retarget_lock_acquire_recursive>
 800366e:	89ab      	ldrh	r3, [r5, #12]
 8003670:	071b      	lsls	r3, r3, #28
 8003672:	d501      	bpl.n	8003678 <_vfiprintf_r+0x34>
 8003674:	692b      	ldr	r3, [r5, #16]
 8003676:	b99b      	cbnz	r3, 80036a0 <_vfiprintf_r+0x5c>
 8003678:	4629      	mov	r1, r5
 800367a:	4630      	mov	r0, r6
 800367c:	f000 fb72 	bl	8003d64 <__swsetup_r>
 8003680:	b170      	cbz	r0, 80036a0 <_vfiprintf_r+0x5c>
 8003682:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003684:	07dc      	lsls	r4, r3, #31
 8003686:	d504      	bpl.n	8003692 <_vfiprintf_r+0x4e>
 8003688:	f04f 30ff 	mov.w	r0, #4294967295
 800368c:	b01d      	add	sp, #116	@ 0x74
 800368e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003692:	89ab      	ldrh	r3, [r5, #12]
 8003694:	0598      	lsls	r0, r3, #22
 8003696:	d4f7      	bmi.n	8003688 <_vfiprintf_r+0x44>
 8003698:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800369a:	f7ff feaf 	bl	80033fc <__retarget_lock_release_recursive>
 800369e:	e7f3      	b.n	8003688 <_vfiprintf_r+0x44>
 80036a0:	2300      	movs	r3, #0
 80036a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80036a4:	2320      	movs	r3, #32
 80036a6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80036aa:	f8cd 800c 	str.w	r8, [sp, #12]
 80036ae:	2330      	movs	r3, #48	@ 0x30
 80036b0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003860 <_vfiprintf_r+0x21c>
 80036b4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80036b8:	f04f 0901 	mov.w	r9, #1
 80036bc:	4623      	mov	r3, r4
 80036be:	469a      	mov	sl, r3
 80036c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80036c4:	b10a      	cbz	r2, 80036ca <_vfiprintf_r+0x86>
 80036c6:	2a25      	cmp	r2, #37	@ 0x25
 80036c8:	d1f9      	bne.n	80036be <_vfiprintf_r+0x7a>
 80036ca:	ebba 0b04 	subs.w	fp, sl, r4
 80036ce:	d00b      	beq.n	80036e8 <_vfiprintf_r+0xa4>
 80036d0:	465b      	mov	r3, fp
 80036d2:	4622      	mov	r2, r4
 80036d4:	4629      	mov	r1, r5
 80036d6:	4630      	mov	r0, r6
 80036d8:	f7ff ffa1 	bl	800361e <__sfputs_r>
 80036dc:	3001      	adds	r0, #1
 80036de:	f000 80a7 	beq.w	8003830 <_vfiprintf_r+0x1ec>
 80036e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80036e4:	445a      	add	r2, fp
 80036e6:	9209      	str	r2, [sp, #36]	@ 0x24
 80036e8:	f89a 3000 	ldrb.w	r3, [sl]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	f000 809f 	beq.w	8003830 <_vfiprintf_r+0x1ec>
 80036f2:	2300      	movs	r3, #0
 80036f4:	f04f 32ff 	mov.w	r2, #4294967295
 80036f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80036fc:	f10a 0a01 	add.w	sl, sl, #1
 8003700:	9304      	str	r3, [sp, #16]
 8003702:	9307      	str	r3, [sp, #28]
 8003704:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003708:	931a      	str	r3, [sp, #104]	@ 0x68
 800370a:	4654      	mov	r4, sl
 800370c:	2205      	movs	r2, #5
 800370e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003712:	4853      	ldr	r0, [pc, #332]	@ (8003860 <_vfiprintf_r+0x21c>)
 8003714:	f7fc fd5c 	bl	80001d0 <memchr>
 8003718:	9a04      	ldr	r2, [sp, #16]
 800371a:	b9d8      	cbnz	r0, 8003754 <_vfiprintf_r+0x110>
 800371c:	06d1      	lsls	r1, r2, #27
 800371e:	bf44      	itt	mi
 8003720:	2320      	movmi	r3, #32
 8003722:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003726:	0713      	lsls	r3, r2, #28
 8003728:	bf44      	itt	mi
 800372a:	232b      	movmi	r3, #43	@ 0x2b
 800372c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003730:	f89a 3000 	ldrb.w	r3, [sl]
 8003734:	2b2a      	cmp	r3, #42	@ 0x2a
 8003736:	d015      	beq.n	8003764 <_vfiprintf_r+0x120>
 8003738:	9a07      	ldr	r2, [sp, #28]
 800373a:	4654      	mov	r4, sl
 800373c:	2000      	movs	r0, #0
 800373e:	f04f 0c0a 	mov.w	ip, #10
 8003742:	4621      	mov	r1, r4
 8003744:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003748:	3b30      	subs	r3, #48	@ 0x30
 800374a:	2b09      	cmp	r3, #9
 800374c:	d94b      	bls.n	80037e6 <_vfiprintf_r+0x1a2>
 800374e:	b1b0      	cbz	r0, 800377e <_vfiprintf_r+0x13a>
 8003750:	9207      	str	r2, [sp, #28]
 8003752:	e014      	b.n	800377e <_vfiprintf_r+0x13a>
 8003754:	eba0 0308 	sub.w	r3, r0, r8
 8003758:	fa09 f303 	lsl.w	r3, r9, r3
 800375c:	4313      	orrs	r3, r2
 800375e:	9304      	str	r3, [sp, #16]
 8003760:	46a2      	mov	sl, r4
 8003762:	e7d2      	b.n	800370a <_vfiprintf_r+0xc6>
 8003764:	9b03      	ldr	r3, [sp, #12]
 8003766:	1d19      	adds	r1, r3, #4
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	9103      	str	r1, [sp, #12]
 800376c:	2b00      	cmp	r3, #0
 800376e:	bfbb      	ittet	lt
 8003770:	425b      	neglt	r3, r3
 8003772:	f042 0202 	orrlt.w	r2, r2, #2
 8003776:	9307      	strge	r3, [sp, #28]
 8003778:	9307      	strlt	r3, [sp, #28]
 800377a:	bfb8      	it	lt
 800377c:	9204      	strlt	r2, [sp, #16]
 800377e:	7823      	ldrb	r3, [r4, #0]
 8003780:	2b2e      	cmp	r3, #46	@ 0x2e
 8003782:	d10a      	bne.n	800379a <_vfiprintf_r+0x156>
 8003784:	7863      	ldrb	r3, [r4, #1]
 8003786:	2b2a      	cmp	r3, #42	@ 0x2a
 8003788:	d132      	bne.n	80037f0 <_vfiprintf_r+0x1ac>
 800378a:	9b03      	ldr	r3, [sp, #12]
 800378c:	1d1a      	adds	r2, r3, #4
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	9203      	str	r2, [sp, #12]
 8003792:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003796:	3402      	adds	r4, #2
 8003798:	9305      	str	r3, [sp, #20]
 800379a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003870 <_vfiprintf_r+0x22c>
 800379e:	7821      	ldrb	r1, [r4, #0]
 80037a0:	2203      	movs	r2, #3
 80037a2:	4650      	mov	r0, sl
 80037a4:	f7fc fd14 	bl	80001d0 <memchr>
 80037a8:	b138      	cbz	r0, 80037ba <_vfiprintf_r+0x176>
 80037aa:	9b04      	ldr	r3, [sp, #16]
 80037ac:	eba0 000a 	sub.w	r0, r0, sl
 80037b0:	2240      	movs	r2, #64	@ 0x40
 80037b2:	4082      	lsls	r2, r0
 80037b4:	4313      	orrs	r3, r2
 80037b6:	3401      	adds	r4, #1
 80037b8:	9304      	str	r3, [sp, #16]
 80037ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80037be:	4829      	ldr	r0, [pc, #164]	@ (8003864 <_vfiprintf_r+0x220>)
 80037c0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80037c4:	2206      	movs	r2, #6
 80037c6:	f7fc fd03 	bl	80001d0 <memchr>
 80037ca:	2800      	cmp	r0, #0
 80037cc:	d03f      	beq.n	800384e <_vfiprintf_r+0x20a>
 80037ce:	4b26      	ldr	r3, [pc, #152]	@ (8003868 <_vfiprintf_r+0x224>)
 80037d0:	bb1b      	cbnz	r3, 800381a <_vfiprintf_r+0x1d6>
 80037d2:	9b03      	ldr	r3, [sp, #12]
 80037d4:	3307      	adds	r3, #7
 80037d6:	f023 0307 	bic.w	r3, r3, #7
 80037da:	3308      	adds	r3, #8
 80037dc:	9303      	str	r3, [sp, #12]
 80037de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80037e0:	443b      	add	r3, r7
 80037e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80037e4:	e76a      	b.n	80036bc <_vfiprintf_r+0x78>
 80037e6:	fb0c 3202 	mla	r2, ip, r2, r3
 80037ea:	460c      	mov	r4, r1
 80037ec:	2001      	movs	r0, #1
 80037ee:	e7a8      	b.n	8003742 <_vfiprintf_r+0xfe>
 80037f0:	2300      	movs	r3, #0
 80037f2:	3401      	adds	r4, #1
 80037f4:	9305      	str	r3, [sp, #20]
 80037f6:	4619      	mov	r1, r3
 80037f8:	f04f 0c0a 	mov.w	ip, #10
 80037fc:	4620      	mov	r0, r4
 80037fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003802:	3a30      	subs	r2, #48	@ 0x30
 8003804:	2a09      	cmp	r2, #9
 8003806:	d903      	bls.n	8003810 <_vfiprintf_r+0x1cc>
 8003808:	2b00      	cmp	r3, #0
 800380a:	d0c6      	beq.n	800379a <_vfiprintf_r+0x156>
 800380c:	9105      	str	r1, [sp, #20]
 800380e:	e7c4      	b.n	800379a <_vfiprintf_r+0x156>
 8003810:	fb0c 2101 	mla	r1, ip, r1, r2
 8003814:	4604      	mov	r4, r0
 8003816:	2301      	movs	r3, #1
 8003818:	e7f0      	b.n	80037fc <_vfiprintf_r+0x1b8>
 800381a:	ab03      	add	r3, sp, #12
 800381c:	9300      	str	r3, [sp, #0]
 800381e:	462a      	mov	r2, r5
 8003820:	4b12      	ldr	r3, [pc, #72]	@ (800386c <_vfiprintf_r+0x228>)
 8003822:	a904      	add	r1, sp, #16
 8003824:	4630      	mov	r0, r6
 8003826:	f3af 8000 	nop.w
 800382a:	4607      	mov	r7, r0
 800382c:	1c78      	adds	r0, r7, #1
 800382e:	d1d6      	bne.n	80037de <_vfiprintf_r+0x19a>
 8003830:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003832:	07d9      	lsls	r1, r3, #31
 8003834:	d405      	bmi.n	8003842 <_vfiprintf_r+0x1fe>
 8003836:	89ab      	ldrh	r3, [r5, #12]
 8003838:	059a      	lsls	r2, r3, #22
 800383a:	d402      	bmi.n	8003842 <_vfiprintf_r+0x1fe>
 800383c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800383e:	f7ff fddd 	bl	80033fc <__retarget_lock_release_recursive>
 8003842:	89ab      	ldrh	r3, [r5, #12]
 8003844:	065b      	lsls	r3, r3, #25
 8003846:	f53f af1f 	bmi.w	8003688 <_vfiprintf_r+0x44>
 800384a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800384c:	e71e      	b.n	800368c <_vfiprintf_r+0x48>
 800384e:	ab03      	add	r3, sp, #12
 8003850:	9300      	str	r3, [sp, #0]
 8003852:	462a      	mov	r2, r5
 8003854:	4b05      	ldr	r3, [pc, #20]	@ (800386c <_vfiprintf_r+0x228>)
 8003856:	a904      	add	r1, sp, #16
 8003858:	4630      	mov	r0, r6
 800385a:	f000 f879 	bl	8003950 <_printf_i>
 800385e:	e7e4      	b.n	800382a <_vfiprintf_r+0x1e6>
 8003860:	08003fc0 	.word	0x08003fc0
 8003864:	08003fca 	.word	0x08003fca
 8003868:	00000000 	.word	0x00000000
 800386c:	0800361f 	.word	0x0800361f
 8003870:	08003fc6 	.word	0x08003fc6

08003874 <_printf_common>:
 8003874:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003878:	4616      	mov	r6, r2
 800387a:	4698      	mov	r8, r3
 800387c:	688a      	ldr	r2, [r1, #8]
 800387e:	690b      	ldr	r3, [r1, #16]
 8003880:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003884:	4293      	cmp	r3, r2
 8003886:	bfb8      	it	lt
 8003888:	4613      	movlt	r3, r2
 800388a:	6033      	str	r3, [r6, #0]
 800388c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003890:	4607      	mov	r7, r0
 8003892:	460c      	mov	r4, r1
 8003894:	b10a      	cbz	r2, 800389a <_printf_common+0x26>
 8003896:	3301      	adds	r3, #1
 8003898:	6033      	str	r3, [r6, #0]
 800389a:	6823      	ldr	r3, [r4, #0]
 800389c:	0699      	lsls	r1, r3, #26
 800389e:	bf42      	ittt	mi
 80038a0:	6833      	ldrmi	r3, [r6, #0]
 80038a2:	3302      	addmi	r3, #2
 80038a4:	6033      	strmi	r3, [r6, #0]
 80038a6:	6825      	ldr	r5, [r4, #0]
 80038a8:	f015 0506 	ands.w	r5, r5, #6
 80038ac:	d106      	bne.n	80038bc <_printf_common+0x48>
 80038ae:	f104 0a19 	add.w	sl, r4, #25
 80038b2:	68e3      	ldr	r3, [r4, #12]
 80038b4:	6832      	ldr	r2, [r6, #0]
 80038b6:	1a9b      	subs	r3, r3, r2
 80038b8:	42ab      	cmp	r3, r5
 80038ba:	dc26      	bgt.n	800390a <_printf_common+0x96>
 80038bc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80038c0:	6822      	ldr	r2, [r4, #0]
 80038c2:	3b00      	subs	r3, #0
 80038c4:	bf18      	it	ne
 80038c6:	2301      	movne	r3, #1
 80038c8:	0692      	lsls	r2, r2, #26
 80038ca:	d42b      	bmi.n	8003924 <_printf_common+0xb0>
 80038cc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80038d0:	4641      	mov	r1, r8
 80038d2:	4638      	mov	r0, r7
 80038d4:	47c8      	blx	r9
 80038d6:	3001      	adds	r0, #1
 80038d8:	d01e      	beq.n	8003918 <_printf_common+0xa4>
 80038da:	6823      	ldr	r3, [r4, #0]
 80038dc:	6922      	ldr	r2, [r4, #16]
 80038de:	f003 0306 	and.w	r3, r3, #6
 80038e2:	2b04      	cmp	r3, #4
 80038e4:	bf02      	ittt	eq
 80038e6:	68e5      	ldreq	r5, [r4, #12]
 80038e8:	6833      	ldreq	r3, [r6, #0]
 80038ea:	1aed      	subeq	r5, r5, r3
 80038ec:	68a3      	ldr	r3, [r4, #8]
 80038ee:	bf0c      	ite	eq
 80038f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80038f4:	2500      	movne	r5, #0
 80038f6:	4293      	cmp	r3, r2
 80038f8:	bfc4      	itt	gt
 80038fa:	1a9b      	subgt	r3, r3, r2
 80038fc:	18ed      	addgt	r5, r5, r3
 80038fe:	2600      	movs	r6, #0
 8003900:	341a      	adds	r4, #26
 8003902:	42b5      	cmp	r5, r6
 8003904:	d11a      	bne.n	800393c <_printf_common+0xc8>
 8003906:	2000      	movs	r0, #0
 8003908:	e008      	b.n	800391c <_printf_common+0xa8>
 800390a:	2301      	movs	r3, #1
 800390c:	4652      	mov	r2, sl
 800390e:	4641      	mov	r1, r8
 8003910:	4638      	mov	r0, r7
 8003912:	47c8      	blx	r9
 8003914:	3001      	adds	r0, #1
 8003916:	d103      	bne.n	8003920 <_printf_common+0xac>
 8003918:	f04f 30ff 	mov.w	r0, #4294967295
 800391c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003920:	3501      	adds	r5, #1
 8003922:	e7c6      	b.n	80038b2 <_printf_common+0x3e>
 8003924:	18e1      	adds	r1, r4, r3
 8003926:	1c5a      	adds	r2, r3, #1
 8003928:	2030      	movs	r0, #48	@ 0x30
 800392a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800392e:	4422      	add	r2, r4
 8003930:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003934:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003938:	3302      	adds	r3, #2
 800393a:	e7c7      	b.n	80038cc <_printf_common+0x58>
 800393c:	2301      	movs	r3, #1
 800393e:	4622      	mov	r2, r4
 8003940:	4641      	mov	r1, r8
 8003942:	4638      	mov	r0, r7
 8003944:	47c8      	blx	r9
 8003946:	3001      	adds	r0, #1
 8003948:	d0e6      	beq.n	8003918 <_printf_common+0xa4>
 800394a:	3601      	adds	r6, #1
 800394c:	e7d9      	b.n	8003902 <_printf_common+0x8e>
	...

08003950 <_printf_i>:
 8003950:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003954:	7e0f      	ldrb	r7, [r1, #24]
 8003956:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003958:	2f78      	cmp	r7, #120	@ 0x78
 800395a:	4691      	mov	r9, r2
 800395c:	4680      	mov	r8, r0
 800395e:	460c      	mov	r4, r1
 8003960:	469a      	mov	sl, r3
 8003962:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003966:	d807      	bhi.n	8003978 <_printf_i+0x28>
 8003968:	2f62      	cmp	r7, #98	@ 0x62
 800396a:	d80a      	bhi.n	8003982 <_printf_i+0x32>
 800396c:	2f00      	cmp	r7, #0
 800396e:	f000 80d2 	beq.w	8003b16 <_printf_i+0x1c6>
 8003972:	2f58      	cmp	r7, #88	@ 0x58
 8003974:	f000 80b9 	beq.w	8003aea <_printf_i+0x19a>
 8003978:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800397c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003980:	e03a      	b.n	80039f8 <_printf_i+0xa8>
 8003982:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003986:	2b15      	cmp	r3, #21
 8003988:	d8f6      	bhi.n	8003978 <_printf_i+0x28>
 800398a:	a101      	add	r1, pc, #4	@ (adr r1, 8003990 <_printf_i+0x40>)
 800398c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003990:	080039e9 	.word	0x080039e9
 8003994:	080039fd 	.word	0x080039fd
 8003998:	08003979 	.word	0x08003979
 800399c:	08003979 	.word	0x08003979
 80039a0:	08003979 	.word	0x08003979
 80039a4:	08003979 	.word	0x08003979
 80039a8:	080039fd 	.word	0x080039fd
 80039ac:	08003979 	.word	0x08003979
 80039b0:	08003979 	.word	0x08003979
 80039b4:	08003979 	.word	0x08003979
 80039b8:	08003979 	.word	0x08003979
 80039bc:	08003afd 	.word	0x08003afd
 80039c0:	08003a27 	.word	0x08003a27
 80039c4:	08003ab7 	.word	0x08003ab7
 80039c8:	08003979 	.word	0x08003979
 80039cc:	08003979 	.word	0x08003979
 80039d0:	08003b1f 	.word	0x08003b1f
 80039d4:	08003979 	.word	0x08003979
 80039d8:	08003a27 	.word	0x08003a27
 80039dc:	08003979 	.word	0x08003979
 80039e0:	08003979 	.word	0x08003979
 80039e4:	08003abf 	.word	0x08003abf
 80039e8:	6833      	ldr	r3, [r6, #0]
 80039ea:	1d1a      	adds	r2, r3, #4
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	6032      	str	r2, [r6, #0]
 80039f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80039f4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80039f8:	2301      	movs	r3, #1
 80039fa:	e09d      	b.n	8003b38 <_printf_i+0x1e8>
 80039fc:	6833      	ldr	r3, [r6, #0]
 80039fe:	6820      	ldr	r0, [r4, #0]
 8003a00:	1d19      	adds	r1, r3, #4
 8003a02:	6031      	str	r1, [r6, #0]
 8003a04:	0606      	lsls	r6, r0, #24
 8003a06:	d501      	bpl.n	8003a0c <_printf_i+0xbc>
 8003a08:	681d      	ldr	r5, [r3, #0]
 8003a0a:	e003      	b.n	8003a14 <_printf_i+0xc4>
 8003a0c:	0645      	lsls	r5, r0, #25
 8003a0e:	d5fb      	bpl.n	8003a08 <_printf_i+0xb8>
 8003a10:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003a14:	2d00      	cmp	r5, #0
 8003a16:	da03      	bge.n	8003a20 <_printf_i+0xd0>
 8003a18:	232d      	movs	r3, #45	@ 0x2d
 8003a1a:	426d      	negs	r5, r5
 8003a1c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a20:	4859      	ldr	r0, [pc, #356]	@ (8003b88 <_printf_i+0x238>)
 8003a22:	230a      	movs	r3, #10
 8003a24:	e011      	b.n	8003a4a <_printf_i+0xfa>
 8003a26:	6821      	ldr	r1, [r4, #0]
 8003a28:	6833      	ldr	r3, [r6, #0]
 8003a2a:	0608      	lsls	r0, r1, #24
 8003a2c:	f853 5b04 	ldr.w	r5, [r3], #4
 8003a30:	d402      	bmi.n	8003a38 <_printf_i+0xe8>
 8003a32:	0649      	lsls	r1, r1, #25
 8003a34:	bf48      	it	mi
 8003a36:	b2ad      	uxthmi	r5, r5
 8003a38:	2f6f      	cmp	r7, #111	@ 0x6f
 8003a3a:	4853      	ldr	r0, [pc, #332]	@ (8003b88 <_printf_i+0x238>)
 8003a3c:	6033      	str	r3, [r6, #0]
 8003a3e:	bf14      	ite	ne
 8003a40:	230a      	movne	r3, #10
 8003a42:	2308      	moveq	r3, #8
 8003a44:	2100      	movs	r1, #0
 8003a46:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003a4a:	6866      	ldr	r6, [r4, #4]
 8003a4c:	60a6      	str	r6, [r4, #8]
 8003a4e:	2e00      	cmp	r6, #0
 8003a50:	bfa2      	ittt	ge
 8003a52:	6821      	ldrge	r1, [r4, #0]
 8003a54:	f021 0104 	bicge.w	r1, r1, #4
 8003a58:	6021      	strge	r1, [r4, #0]
 8003a5a:	b90d      	cbnz	r5, 8003a60 <_printf_i+0x110>
 8003a5c:	2e00      	cmp	r6, #0
 8003a5e:	d04b      	beq.n	8003af8 <_printf_i+0x1a8>
 8003a60:	4616      	mov	r6, r2
 8003a62:	fbb5 f1f3 	udiv	r1, r5, r3
 8003a66:	fb03 5711 	mls	r7, r3, r1, r5
 8003a6a:	5dc7      	ldrb	r7, [r0, r7]
 8003a6c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003a70:	462f      	mov	r7, r5
 8003a72:	42bb      	cmp	r3, r7
 8003a74:	460d      	mov	r5, r1
 8003a76:	d9f4      	bls.n	8003a62 <_printf_i+0x112>
 8003a78:	2b08      	cmp	r3, #8
 8003a7a:	d10b      	bne.n	8003a94 <_printf_i+0x144>
 8003a7c:	6823      	ldr	r3, [r4, #0]
 8003a7e:	07df      	lsls	r7, r3, #31
 8003a80:	d508      	bpl.n	8003a94 <_printf_i+0x144>
 8003a82:	6923      	ldr	r3, [r4, #16]
 8003a84:	6861      	ldr	r1, [r4, #4]
 8003a86:	4299      	cmp	r1, r3
 8003a88:	bfde      	ittt	le
 8003a8a:	2330      	movle	r3, #48	@ 0x30
 8003a8c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003a90:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003a94:	1b92      	subs	r2, r2, r6
 8003a96:	6122      	str	r2, [r4, #16]
 8003a98:	f8cd a000 	str.w	sl, [sp]
 8003a9c:	464b      	mov	r3, r9
 8003a9e:	aa03      	add	r2, sp, #12
 8003aa0:	4621      	mov	r1, r4
 8003aa2:	4640      	mov	r0, r8
 8003aa4:	f7ff fee6 	bl	8003874 <_printf_common>
 8003aa8:	3001      	adds	r0, #1
 8003aaa:	d14a      	bne.n	8003b42 <_printf_i+0x1f2>
 8003aac:	f04f 30ff 	mov.w	r0, #4294967295
 8003ab0:	b004      	add	sp, #16
 8003ab2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ab6:	6823      	ldr	r3, [r4, #0]
 8003ab8:	f043 0320 	orr.w	r3, r3, #32
 8003abc:	6023      	str	r3, [r4, #0]
 8003abe:	4833      	ldr	r0, [pc, #204]	@ (8003b8c <_printf_i+0x23c>)
 8003ac0:	2778      	movs	r7, #120	@ 0x78
 8003ac2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003ac6:	6823      	ldr	r3, [r4, #0]
 8003ac8:	6831      	ldr	r1, [r6, #0]
 8003aca:	061f      	lsls	r7, r3, #24
 8003acc:	f851 5b04 	ldr.w	r5, [r1], #4
 8003ad0:	d402      	bmi.n	8003ad8 <_printf_i+0x188>
 8003ad2:	065f      	lsls	r7, r3, #25
 8003ad4:	bf48      	it	mi
 8003ad6:	b2ad      	uxthmi	r5, r5
 8003ad8:	6031      	str	r1, [r6, #0]
 8003ada:	07d9      	lsls	r1, r3, #31
 8003adc:	bf44      	itt	mi
 8003ade:	f043 0320 	orrmi.w	r3, r3, #32
 8003ae2:	6023      	strmi	r3, [r4, #0]
 8003ae4:	b11d      	cbz	r5, 8003aee <_printf_i+0x19e>
 8003ae6:	2310      	movs	r3, #16
 8003ae8:	e7ac      	b.n	8003a44 <_printf_i+0xf4>
 8003aea:	4827      	ldr	r0, [pc, #156]	@ (8003b88 <_printf_i+0x238>)
 8003aec:	e7e9      	b.n	8003ac2 <_printf_i+0x172>
 8003aee:	6823      	ldr	r3, [r4, #0]
 8003af0:	f023 0320 	bic.w	r3, r3, #32
 8003af4:	6023      	str	r3, [r4, #0]
 8003af6:	e7f6      	b.n	8003ae6 <_printf_i+0x196>
 8003af8:	4616      	mov	r6, r2
 8003afa:	e7bd      	b.n	8003a78 <_printf_i+0x128>
 8003afc:	6833      	ldr	r3, [r6, #0]
 8003afe:	6825      	ldr	r5, [r4, #0]
 8003b00:	6961      	ldr	r1, [r4, #20]
 8003b02:	1d18      	adds	r0, r3, #4
 8003b04:	6030      	str	r0, [r6, #0]
 8003b06:	062e      	lsls	r6, r5, #24
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	d501      	bpl.n	8003b10 <_printf_i+0x1c0>
 8003b0c:	6019      	str	r1, [r3, #0]
 8003b0e:	e002      	b.n	8003b16 <_printf_i+0x1c6>
 8003b10:	0668      	lsls	r0, r5, #25
 8003b12:	d5fb      	bpl.n	8003b0c <_printf_i+0x1bc>
 8003b14:	8019      	strh	r1, [r3, #0]
 8003b16:	2300      	movs	r3, #0
 8003b18:	6123      	str	r3, [r4, #16]
 8003b1a:	4616      	mov	r6, r2
 8003b1c:	e7bc      	b.n	8003a98 <_printf_i+0x148>
 8003b1e:	6833      	ldr	r3, [r6, #0]
 8003b20:	1d1a      	adds	r2, r3, #4
 8003b22:	6032      	str	r2, [r6, #0]
 8003b24:	681e      	ldr	r6, [r3, #0]
 8003b26:	6862      	ldr	r2, [r4, #4]
 8003b28:	2100      	movs	r1, #0
 8003b2a:	4630      	mov	r0, r6
 8003b2c:	f7fc fb50 	bl	80001d0 <memchr>
 8003b30:	b108      	cbz	r0, 8003b36 <_printf_i+0x1e6>
 8003b32:	1b80      	subs	r0, r0, r6
 8003b34:	6060      	str	r0, [r4, #4]
 8003b36:	6863      	ldr	r3, [r4, #4]
 8003b38:	6123      	str	r3, [r4, #16]
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003b40:	e7aa      	b.n	8003a98 <_printf_i+0x148>
 8003b42:	6923      	ldr	r3, [r4, #16]
 8003b44:	4632      	mov	r2, r6
 8003b46:	4649      	mov	r1, r9
 8003b48:	4640      	mov	r0, r8
 8003b4a:	47d0      	blx	sl
 8003b4c:	3001      	adds	r0, #1
 8003b4e:	d0ad      	beq.n	8003aac <_printf_i+0x15c>
 8003b50:	6823      	ldr	r3, [r4, #0]
 8003b52:	079b      	lsls	r3, r3, #30
 8003b54:	d413      	bmi.n	8003b7e <_printf_i+0x22e>
 8003b56:	68e0      	ldr	r0, [r4, #12]
 8003b58:	9b03      	ldr	r3, [sp, #12]
 8003b5a:	4298      	cmp	r0, r3
 8003b5c:	bfb8      	it	lt
 8003b5e:	4618      	movlt	r0, r3
 8003b60:	e7a6      	b.n	8003ab0 <_printf_i+0x160>
 8003b62:	2301      	movs	r3, #1
 8003b64:	4632      	mov	r2, r6
 8003b66:	4649      	mov	r1, r9
 8003b68:	4640      	mov	r0, r8
 8003b6a:	47d0      	blx	sl
 8003b6c:	3001      	adds	r0, #1
 8003b6e:	d09d      	beq.n	8003aac <_printf_i+0x15c>
 8003b70:	3501      	adds	r5, #1
 8003b72:	68e3      	ldr	r3, [r4, #12]
 8003b74:	9903      	ldr	r1, [sp, #12]
 8003b76:	1a5b      	subs	r3, r3, r1
 8003b78:	42ab      	cmp	r3, r5
 8003b7a:	dcf2      	bgt.n	8003b62 <_printf_i+0x212>
 8003b7c:	e7eb      	b.n	8003b56 <_printf_i+0x206>
 8003b7e:	2500      	movs	r5, #0
 8003b80:	f104 0619 	add.w	r6, r4, #25
 8003b84:	e7f5      	b.n	8003b72 <_printf_i+0x222>
 8003b86:	bf00      	nop
 8003b88:	08003fd1 	.word	0x08003fd1
 8003b8c:	08003fe2 	.word	0x08003fe2

08003b90 <__sflush_r>:
 8003b90:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003b94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b98:	0716      	lsls	r6, r2, #28
 8003b9a:	4605      	mov	r5, r0
 8003b9c:	460c      	mov	r4, r1
 8003b9e:	d454      	bmi.n	8003c4a <__sflush_r+0xba>
 8003ba0:	684b      	ldr	r3, [r1, #4]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	dc02      	bgt.n	8003bac <__sflush_r+0x1c>
 8003ba6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	dd48      	ble.n	8003c3e <__sflush_r+0xae>
 8003bac:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003bae:	2e00      	cmp	r6, #0
 8003bb0:	d045      	beq.n	8003c3e <__sflush_r+0xae>
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003bb8:	682f      	ldr	r7, [r5, #0]
 8003bba:	6a21      	ldr	r1, [r4, #32]
 8003bbc:	602b      	str	r3, [r5, #0]
 8003bbe:	d030      	beq.n	8003c22 <__sflush_r+0x92>
 8003bc0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003bc2:	89a3      	ldrh	r3, [r4, #12]
 8003bc4:	0759      	lsls	r1, r3, #29
 8003bc6:	d505      	bpl.n	8003bd4 <__sflush_r+0x44>
 8003bc8:	6863      	ldr	r3, [r4, #4]
 8003bca:	1ad2      	subs	r2, r2, r3
 8003bcc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003bce:	b10b      	cbz	r3, 8003bd4 <__sflush_r+0x44>
 8003bd0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003bd2:	1ad2      	subs	r2, r2, r3
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003bd8:	6a21      	ldr	r1, [r4, #32]
 8003bda:	4628      	mov	r0, r5
 8003bdc:	47b0      	blx	r6
 8003bde:	1c43      	adds	r3, r0, #1
 8003be0:	89a3      	ldrh	r3, [r4, #12]
 8003be2:	d106      	bne.n	8003bf2 <__sflush_r+0x62>
 8003be4:	6829      	ldr	r1, [r5, #0]
 8003be6:	291d      	cmp	r1, #29
 8003be8:	d82b      	bhi.n	8003c42 <__sflush_r+0xb2>
 8003bea:	4a2a      	ldr	r2, [pc, #168]	@ (8003c94 <__sflush_r+0x104>)
 8003bec:	410a      	asrs	r2, r1
 8003bee:	07d6      	lsls	r6, r2, #31
 8003bf0:	d427      	bmi.n	8003c42 <__sflush_r+0xb2>
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	6062      	str	r2, [r4, #4]
 8003bf6:	04d9      	lsls	r1, r3, #19
 8003bf8:	6922      	ldr	r2, [r4, #16]
 8003bfa:	6022      	str	r2, [r4, #0]
 8003bfc:	d504      	bpl.n	8003c08 <__sflush_r+0x78>
 8003bfe:	1c42      	adds	r2, r0, #1
 8003c00:	d101      	bne.n	8003c06 <__sflush_r+0x76>
 8003c02:	682b      	ldr	r3, [r5, #0]
 8003c04:	b903      	cbnz	r3, 8003c08 <__sflush_r+0x78>
 8003c06:	6560      	str	r0, [r4, #84]	@ 0x54
 8003c08:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003c0a:	602f      	str	r7, [r5, #0]
 8003c0c:	b1b9      	cbz	r1, 8003c3e <__sflush_r+0xae>
 8003c0e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003c12:	4299      	cmp	r1, r3
 8003c14:	d002      	beq.n	8003c1c <__sflush_r+0x8c>
 8003c16:	4628      	mov	r0, r5
 8003c18:	f7ff fbf2 	bl	8003400 <_free_r>
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	6363      	str	r3, [r4, #52]	@ 0x34
 8003c20:	e00d      	b.n	8003c3e <__sflush_r+0xae>
 8003c22:	2301      	movs	r3, #1
 8003c24:	4628      	mov	r0, r5
 8003c26:	47b0      	blx	r6
 8003c28:	4602      	mov	r2, r0
 8003c2a:	1c50      	adds	r0, r2, #1
 8003c2c:	d1c9      	bne.n	8003bc2 <__sflush_r+0x32>
 8003c2e:	682b      	ldr	r3, [r5, #0]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d0c6      	beq.n	8003bc2 <__sflush_r+0x32>
 8003c34:	2b1d      	cmp	r3, #29
 8003c36:	d001      	beq.n	8003c3c <__sflush_r+0xac>
 8003c38:	2b16      	cmp	r3, #22
 8003c3a:	d11e      	bne.n	8003c7a <__sflush_r+0xea>
 8003c3c:	602f      	str	r7, [r5, #0]
 8003c3e:	2000      	movs	r0, #0
 8003c40:	e022      	b.n	8003c88 <__sflush_r+0xf8>
 8003c42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c46:	b21b      	sxth	r3, r3
 8003c48:	e01b      	b.n	8003c82 <__sflush_r+0xf2>
 8003c4a:	690f      	ldr	r7, [r1, #16]
 8003c4c:	2f00      	cmp	r7, #0
 8003c4e:	d0f6      	beq.n	8003c3e <__sflush_r+0xae>
 8003c50:	0793      	lsls	r3, r2, #30
 8003c52:	680e      	ldr	r6, [r1, #0]
 8003c54:	bf08      	it	eq
 8003c56:	694b      	ldreq	r3, [r1, #20]
 8003c58:	600f      	str	r7, [r1, #0]
 8003c5a:	bf18      	it	ne
 8003c5c:	2300      	movne	r3, #0
 8003c5e:	eba6 0807 	sub.w	r8, r6, r7
 8003c62:	608b      	str	r3, [r1, #8]
 8003c64:	f1b8 0f00 	cmp.w	r8, #0
 8003c68:	dde9      	ble.n	8003c3e <__sflush_r+0xae>
 8003c6a:	6a21      	ldr	r1, [r4, #32]
 8003c6c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003c6e:	4643      	mov	r3, r8
 8003c70:	463a      	mov	r2, r7
 8003c72:	4628      	mov	r0, r5
 8003c74:	47b0      	blx	r6
 8003c76:	2800      	cmp	r0, #0
 8003c78:	dc08      	bgt.n	8003c8c <__sflush_r+0xfc>
 8003c7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c82:	81a3      	strh	r3, [r4, #12]
 8003c84:	f04f 30ff 	mov.w	r0, #4294967295
 8003c88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003c8c:	4407      	add	r7, r0
 8003c8e:	eba8 0800 	sub.w	r8, r8, r0
 8003c92:	e7e7      	b.n	8003c64 <__sflush_r+0xd4>
 8003c94:	dfbffffe 	.word	0xdfbffffe

08003c98 <_fflush_r>:
 8003c98:	b538      	push	{r3, r4, r5, lr}
 8003c9a:	690b      	ldr	r3, [r1, #16]
 8003c9c:	4605      	mov	r5, r0
 8003c9e:	460c      	mov	r4, r1
 8003ca0:	b913      	cbnz	r3, 8003ca8 <_fflush_r+0x10>
 8003ca2:	2500      	movs	r5, #0
 8003ca4:	4628      	mov	r0, r5
 8003ca6:	bd38      	pop	{r3, r4, r5, pc}
 8003ca8:	b118      	cbz	r0, 8003cb2 <_fflush_r+0x1a>
 8003caa:	6a03      	ldr	r3, [r0, #32]
 8003cac:	b90b      	cbnz	r3, 8003cb2 <_fflush_r+0x1a>
 8003cae:	f7ff fa9f 	bl	80031f0 <__sinit>
 8003cb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d0f3      	beq.n	8003ca2 <_fflush_r+0xa>
 8003cba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003cbc:	07d0      	lsls	r0, r2, #31
 8003cbe:	d404      	bmi.n	8003cca <_fflush_r+0x32>
 8003cc0:	0599      	lsls	r1, r3, #22
 8003cc2:	d402      	bmi.n	8003cca <_fflush_r+0x32>
 8003cc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003cc6:	f7ff fb98 	bl	80033fa <__retarget_lock_acquire_recursive>
 8003cca:	4628      	mov	r0, r5
 8003ccc:	4621      	mov	r1, r4
 8003cce:	f7ff ff5f 	bl	8003b90 <__sflush_r>
 8003cd2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003cd4:	07da      	lsls	r2, r3, #31
 8003cd6:	4605      	mov	r5, r0
 8003cd8:	d4e4      	bmi.n	8003ca4 <_fflush_r+0xc>
 8003cda:	89a3      	ldrh	r3, [r4, #12]
 8003cdc:	059b      	lsls	r3, r3, #22
 8003cde:	d4e1      	bmi.n	8003ca4 <_fflush_r+0xc>
 8003ce0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003ce2:	f7ff fb8b 	bl	80033fc <__retarget_lock_release_recursive>
 8003ce6:	e7dd      	b.n	8003ca4 <_fflush_r+0xc>

08003ce8 <__swbuf_r>:
 8003ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cea:	460e      	mov	r6, r1
 8003cec:	4614      	mov	r4, r2
 8003cee:	4605      	mov	r5, r0
 8003cf0:	b118      	cbz	r0, 8003cfa <__swbuf_r+0x12>
 8003cf2:	6a03      	ldr	r3, [r0, #32]
 8003cf4:	b90b      	cbnz	r3, 8003cfa <__swbuf_r+0x12>
 8003cf6:	f7ff fa7b 	bl	80031f0 <__sinit>
 8003cfa:	69a3      	ldr	r3, [r4, #24]
 8003cfc:	60a3      	str	r3, [r4, #8]
 8003cfe:	89a3      	ldrh	r3, [r4, #12]
 8003d00:	071a      	lsls	r2, r3, #28
 8003d02:	d501      	bpl.n	8003d08 <__swbuf_r+0x20>
 8003d04:	6923      	ldr	r3, [r4, #16]
 8003d06:	b943      	cbnz	r3, 8003d1a <__swbuf_r+0x32>
 8003d08:	4621      	mov	r1, r4
 8003d0a:	4628      	mov	r0, r5
 8003d0c:	f000 f82a 	bl	8003d64 <__swsetup_r>
 8003d10:	b118      	cbz	r0, 8003d1a <__swbuf_r+0x32>
 8003d12:	f04f 37ff 	mov.w	r7, #4294967295
 8003d16:	4638      	mov	r0, r7
 8003d18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d1a:	6823      	ldr	r3, [r4, #0]
 8003d1c:	6922      	ldr	r2, [r4, #16]
 8003d1e:	1a98      	subs	r0, r3, r2
 8003d20:	6963      	ldr	r3, [r4, #20]
 8003d22:	b2f6      	uxtb	r6, r6
 8003d24:	4283      	cmp	r3, r0
 8003d26:	4637      	mov	r7, r6
 8003d28:	dc05      	bgt.n	8003d36 <__swbuf_r+0x4e>
 8003d2a:	4621      	mov	r1, r4
 8003d2c:	4628      	mov	r0, r5
 8003d2e:	f7ff ffb3 	bl	8003c98 <_fflush_r>
 8003d32:	2800      	cmp	r0, #0
 8003d34:	d1ed      	bne.n	8003d12 <__swbuf_r+0x2a>
 8003d36:	68a3      	ldr	r3, [r4, #8]
 8003d38:	3b01      	subs	r3, #1
 8003d3a:	60a3      	str	r3, [r4, #8]
 8003d3c:	6823      	ldr	r3, [r4, #0]
 8003d3e:	1c5a      	adds	r2, r3, #1
 8003d40:	6022      	str	r2, [r4, #0]
 8003d42:	701e      	strb	r6, [r3, #0]
 8003d44:	6962      	ldr	r2, [r4, #20]
 8003d46:	1c43      	adds	r3, r0, #1
 8003d48:	429a      	cmp	r2, r3
 8003d4a:	d004      	beq.n	8003d56 <__swbuf_r+0x6e>
 8003d4c:	89a3      	ldrh	r3, [r4, #12]
 8003d4e:	07db      	lsls	r3, r3, #31
 8003d50:	d5e1      	bpl.n	8003d16 <__swbuf_r+0x2e>
 8003d52:	2e0a      	cmp	r6, #10
 8003d54:	d1df      	bne.n	8003d16 <__swbuf_r+0x2e>
 8003d56:	4621      	mov	r1, r4
 8003d58:	4628      	mov	r0, r5
 8003d5a:	f7ff ff9d 	bl	8003c98 <_fflush_r>
 8003d5e:	2800      	cmp	r0, #0
 8003d60:	d0d9      	beq.n	8003d16 <__swbuf_r+0x2e>
 8003d62:	e7d6      	b.n	8003d12 <__swbuf_r+0x2a>

08003d64 <__swsetup_r>:
 8003d64:	b538      	push	{r3, r4, r5, lr}
 8003d66:	4b29      	ldr	r3, [pc, #164]	@ (8003e0c <__swsetup_r+0xa8>)
 8003d68:	4605      	mov	r5, r0
 8003d6a:	6818      	ldr	r0, [r3, #0]
 8003d6c:	460c      	mov	r4, r1
 8003d6e:	b118      	cbz	r0, 8003d78 <__swsetup_r+0x14>
 8003d70:	6a03      	ldr	r3, [r0, #32]
 8003d72:	b90b      	cbnz	r3, 8003d78 <__swsetup_r+0x14>
 8003d74:	f7ff fa3c 	bl	80031f0 <__sinit>
 8003d78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d7c:	0719      	lsls	r1, r3, #28
 8003d7e:	d422      	bmi.n	8003dc6 <__swsetup_r+0x62>
 8003d80:	06da      	lsls	r2, r3, #27
 8003d82:	d407      	bmi.n	8003d94 <__swsetup_r+0x30>
 8003d84:	2209      	movs	r2, #9
 8003d86:	602a      	str	r2, [r5, #0]
 8003d88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003d8c:	81a3      	strh	r3, [r4, #12]
 8003d8e:	f04f 30ff 	mov.w	r0, #4294967295
 8003d92:	e033      	b.n	8003dfc <__swsetup_r+0x98>
 8003d94:	0758      	lsls	r0, r3, #29
 8003d96:	d512      	bpl.n	8003dbe <__swsetup_r+0x5a>
 8003d98:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003d9a:	b141      	cbz	r1, 8003dae <__swsetup_r+0x4a>
 8003d9c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003da0:	4299      	cmp	r1, r3
 8003da2:	d002      	beq.n	8003daa <__swsetup_r+0x46>
 8003da4:	4628      	mov	r0, r5
 8003da6:	f7ff fb2b 	bl	8003400 <_free_r>
 8003daa:	2300      	movs	r3, #0
 8003dac:	6363      	str	r3, [r4, #52]	@ 0x34
 8003dae:	89a3      	ldrh	r3, [r4, #12]
 8003db0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003db4:	81a3      	strh	r3, [r4, #12]
 8003db6:	2300      	movs	r3, #0
 8003db8:	6063      	str	r3, [r4, #4]
 8003dba:	6923      	ldr	r3, [r4, #16]
 8003dbc:	6023      	str	r3, [r4, #0]
 8003dbe:	89a3      	ldrh	r3, [r4, #12]
 8003dc0:	f043 0308 	orr.w	r3, r3, #8
 8003dc4:	81a3      	strh	r3, [r4, #12]
 8003dc6:	6923      	ldr	r3, [r4, #16]
 8003dc8:	b94b      	cbnz	r3, 8003dde <__swsetup_r+0x7a>
 8003dca:	89a3      	ldrh	r3, [r4, #12]
 8003dcc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003dd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003dd4:	d003      	beq.n	8003dde <__swsetup_r+0x7a>
 8003dd6:	4621      	mov	r1, r4
 8003dd8:	4628      	mov	r0, r5
 8003dda:	f000 f84f 	bl	8003e7c <__smakebuf_r>
 8003dde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003de2:	f013 0201 	ands.w	r2, r3, #1
 8003de6:	d00a      	beq.n	8003dfe <__swsetup_r+0x9a>
 8003de8:	2200      	movs	r2, #0
 8003dea:	60a2      	str	r2, [r4, #8]
 8003dec:	6962      	ldr	r2, [r4, #20]
 8003dee:	4252      	negs	r2, r2
 8003df0:	61a2      	str	r2, [r4, #24]
 8003df2:	6922      	ldr	r2, [r4, #16]
 8003df4:	b942      	cbnz	r2, 8003e08 <__swsetup_r+0xa4>
 8003df6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003dfa:	d1c5      	bne.n	8003d88 <__swsetup_r+0x24>
 8003dfc:	bd38      	pop	{r3, r4, r5, pc}
 8003dfe:	0799      	lsls	r1, r3, #30
 8003e00:	bf58      	it	pl
 8003e02:	6962      	ldrpl	r2, [r4, #20]
 8003e04:	60a2      	str	r2, [r4, #8]
 8003e06:	e7f4      	b.n	8003df2 <__swsetup_r+0x8e>
 8003e08:	2000      	movs	r0, #0
 8003e0a:	e7f7      	b.n	8003dfc <__swsetup_r+0x98>
 8003e0c:	20000018 	.word	0x20000018

08003e10 <_sbrk_r>:
 8003e10:	b538      	push	{r3, r4, r5, lr}
 8003e12:	4d06      	ldr	r5, [pc, #24]	@ (8003e2c <_sbrk_r+0x1c>)
 8003e14:	2300      	movs	r3, #0
 8003e16:	4604      	mov	r4, r0
 8003e18:	4608      	mov	r0, r1
 8003e1a:	602b      	str	r3, [r5, #0]
 8003e1c:	f7fc fec8 	bl	8000bb0 <_sbrk>
 8003e20:	1c43      	adds	r3, r0, #1
 8003e22:	d102      	bne.n	8003e2a <_sbrk_r+0x1a>
 8003e24:	682b      	ldr	r3, [r5, #0]
 8003e26:	b103      	cbz	r3, 8003e2a <_sbrk_r+0x1a>
 8003e28:	6023      	str	r3, [r4, #0]
 8003e2a:	bd38      	pop	{r3, r4, r5, pc}
 8003e2c:	20000258 	.word	0x20000258

08003e30 <__swhatbuf_r>:
 8003e30:	b570      	push	{r4, r5, r6, lr}
 8003e32:	460c      	mov	r4, r1
 8003e34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e38:	2900      	cmp	r1, #0
 8003e3a:	b096      	sub	sp, #88	@ 0x58
 8003e3c:	4615      	mov	r5, r2
 8003e3e:	461e      	mov	r6, r3
 8003e40:	da0d      	bge.n	8003e5e <__swhatbuf_r+0x2e>
 8003e42:	89a3      	ldrh	r3, [r4, #12]
 8003e44:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003e48:	f04f 0100 	mov.w	r1, #0
 8003e4c:	bf14      	ite	ne
 8003e4e:	2340      	movne	r3, #64	@ 0x40
 8003e50:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003e54:	2000      	movs	r0, #0
 8003e56:	6031      	str	r1, [r6, #0]
 8003e58:	602b      	str	r3, [r5, #0]
 8003e5a:	b016      	add	sp, #88	@ 0x58
 8003e5c:	bd70      	pop	{r4, r5, r6, pc}
 8003e5e:	466a      	mov	r2, sp
 8003e60:	f000 f848 	bl	8003ef4 <_fstat_r>
 8003e64:	2800      	cmp	r0, #0
 8003e66:	dbec      	blt.n	8003e42 <__swhatbuf_r+0x12>
 8003e68:	9901      	ldr	r1, [sp, #4]
 8003e6a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003e6e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003e72:	4259      	negs	r1, r3
 8003e74:	4159      	adcs	r1, r3
 8003e76:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003e7a:	e7eb      	b.n	8003e54 <__swhatbuf_r+0x24>

08003e7c <__smakebuf_r>:
 8003e7c:	898b      	ldrh	r3, [r1, #12]
 8003e7e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003e80:	079d      	lsls	r5, r3, #30
 8003e82:	4606      	mov	r6, r0
 8003e84:	460c      	mov	r4, r1
 8003e86:	d507      	bpl.n	8003e98 <__smakebuf_r+0x1c>
 8003e88:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003e8c:	6023      	str	r3, [r4, #0]
 8003e8e:	6123      	str	r3, [r4, #16]
 8003e90:	2301      	movs	r3, #1
 8003e92:	6163      	str	r3, [r4, #20]
 8003e94:	b003      	add	sp, #12
 8003e96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e98:	ab01      	add	r3, sp, #4
 8003e9a:	466a      	mov	r2, sp
 8003e9c:	f7ff ffc8 	bl	8003e30 <__swhatbuf_r>
 8003ea0:	9f00      	ldr	r7, [sp, #0]
 8003ea2:	4605      	mov	r5, r0
 8003ea4:	4639      	mov	r1, r7
 8003ea6:	4630      	mov	r0, r6
 8003ea8:	f7ff fb16 	bl	80034d8 <_malloc_r>
 8003eac:	b948      	cbnz	r0, 8003ec2 <__smakebuf_r+0x46>
 8003eae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003eb2:	059a      	lsls	r2, r3, #22
 8003eb4:	d4ee      	bmi.n	8003e94 <__smakebuf_r+0x18>
 8003eb6:	f023 0303 	bic.w	r3, r3, #3
 8003eba:	f043 0302 	orr.w	r3, r3, #2
 8003ebe:	81a3      	strh	r3, [r4, #12]
 8003ec0:	e7e2      	b.n	8003e88 <__smakebuf_r+0xc>
 8003ec2:	89a3      	ldrh	r3, [r4, #12]
 8003ec4:	6020      	str	r0, [r4, #0]
 8003ec6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003eca:	81a3      	strh	r3, [r4, #12]
 8003ecc:	9b01      	ldr	r3, [sp, #4]
 8003ece:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003ed2:	b15b      	cbz	r3, 8003eec <__smakebuf_r+0x70>
 8003ed4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003ed8:	4630      	mov	r0, r6
 8003eda:	f000 f81d 	bl	8003f18 <_isatty_r>
 8003ede:	b128      	cbz	r0, 8003eec <__smakebuf_r+0x70>
 8003ee0:	89a3      	ldrh	r3, [r4, #12]
 8003ee2:	f023 0303 	bic.w	r3, r3, #3
 8003ee6:	f043 0301 	orr.w	r3, r3, #1
 8003eea:	81a3      	strh	r3, [r4, #12]
 8003eec:	89a3      	ldrh	r3, [r4, #12]
 8003eee:	431d      	orrs	r5, r3
 8003ef0:	81a5      	strh	r5, [r4, #12]
 8003ef2:	e7cf      	b.n	8003e94 <__smakebuf_r+0x18>

08003ef4 <_fstat_r>:
 8003ef4:	b538      	push	{r3, r4, r5, lr}
 8003ef6:	4d07      	ldr	r5, [pc, #28]	@ (8003f14 <_fstat_r+0x20>)
 8003ef8:	2300      	movs	r3, #0
 8003efa:	4604      	mov	r4, r0
 8003efc:	4608      	mov	r0, r1
 8003efe:	4611      	mov	r1, r2
 8003f00:	602b      	str	r3, [r5, #0]
 8003f02:	f7fc fe2d 	bl	8000b60 <_fstat>
 8003f06:	1c43      	adds	r3, r0, #1
 8003f08:	d102      	bne.n	8003f10 <_fstat_r+0x1c>
 8003f0a:	682b      	ldr	r3, [r5, #0]
 8003f0c:	b103      	cbz	r3, 8003f10 <_fstat_r+0x1c>
 8003f0e:	6023      	str	r3, [r4, #0]
 8003f10:	bd38      	pop	{r3, r4, r5, pc}
 8003f12:	bf00      	nop
 8003f14:	20000258 	.word	0x20000258

08003f18 <_isatty_r>:
 8003f18:	b538      	push	{r3, r4, r5, lr}
 8003f1a:	4d06      	ldr	r5, [pc, #24]	@ (8003f34 <_isatty_r+0x1c>)
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	4604      	mov	r4, r0
 8003f20:	4608      	mov	r0, r1
 8003f22:	602b      	str	r3, [r5, #0]
 8003f24:	f7fc fe2c 	bl	8000b80 <_isatty>
 8003f28:	1c43      	adds	r3, r0, #1
 8003f2a:	d102      	bne.n	8003f32 <_isatty_r+0x1a>
 8003f2c:	682b      	ldr	r3, [r5, #0]
 8003f2e:	b103      	cbz	r3, 8003f32 <_isatty_r+0x1a>
 8003f30:	6023      	str	r3, [r4, #0]
 8003f32:	bd38      	pop	{r3, r4, r5, pc}
 8003f34:	20000258 	.word	0x20000258

08003f38 <_init>:
 8003f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f3a:	bf00      	nop
 8003f3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f3e:	bc08      	pop	{r3}
 8003f40:	469e      	mov	lr, r3
 8003f42:	4770      	bx	lr

08003f44 <_fini>:
 8003f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f46:	bf00      	nop
 8003f48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f4a:	bc08      	pop	{r3}
 8003f4c:	469e      	mov	lr, r3
 8003f4e:	4770      	bx	lr
