// Seed: 2539378127
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  assign id_2 = id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2
  );
  supply1 id_3 = 1;
endmodule
module module_2;
  wire id_1;
  assign module_3.id_2 = 0;
endmodule
module module_3 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  initial id_1 <= id_1;
  module_2 modCall_1 ();
  assign id_2 = 1;
endmodule
