# All lines starting with #! may be eventually stripped on user preference

# Output Directory
set outputDir vivado_out/
file mkdir $outputDir

# Design Sources and Constraints
set src examples/vhdl_fifo_memory
set xdcFile xdc/constraint.xdc
read_vhdl -library bftLib [ glob $src]
read_verilog [ glob $src]
read_xdc $xdcFile

# Run synthesis and write checkpoint
#! read_checkpoint -incremental $outputDir/post_synth.dcp
synth_design -top box -part xc7k70tfbv676-1 -directive RuntimeOptimized
write_checkpoint -incremental_synth -force $outputDir/post_synth.dcp ;# either -incremental_synth or nothing

# Run implementation
opt_design
#! read_checkpoint -incremental -directive RuntimeOptimized $outputDir/post_place.dcp
place_design

# Optimizations in case of timing violations
if {[get_property slack [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
puts "found setup timing violations => running physical optimization"
phys_opt_design
}

write_checkpoint -force $outputdir/post_place.dcp

#! read_checkpoint -incremental -directive RuntimeOptimized $outputDir/post_route.dcp
route_design
write_checkpoint -force $outputdir/post_route.dcp

report_timing -no_header -file $outputdir/post_synth_setup_timing.rpt
report_utilization -no_primitives -omit_locs -format xml -file $outputDir/post_synth_util.xml
