// Automatically generated from ../../lib/stm32lib/CMSIS/STM32F4xx/Include/stm32f411xe.h by make-stmconst.py

{ MP_ROM_QSTR(MP_QSTR_TIM2), MP_ROM_PTR(&mpz_40000000) },
{ MP_ROM_QSTR(MP_QSTR_TIM3), MP_ROM_PTR(&mpz_40000400) },
{ MP_ROM_QSTR(MP_QSTR_TIM4), MP_ROM_PTR(&mpz_40000800) },
{ MP_ROM_QSTR(MP_QSTR_TIM5), MP_ROM_PTR(&mpz_40000c00) },
{ MP_ROM_QSTR(MP_QSTR_RTC), MP_ROM_PTR(&mpz_40002800) },
{ MP_ROM_QSTR(MP_QSTR_WWDG), MP_ROM_PTR(&mpz_40002c00) },
{ MP_ROM_QSTR(MP_QSTR_IWDG), MP_ROM_PTR(&mpz_40003000) },
{ MP_ROM_QSTR(MP_QSTR_I2S2EXT), MP_ROM_PTR(&mpz_40003400) },
{ MP_ROM_QSTR(MP_QSTR_SPI2), MP_ROM_PTR(&mpz_40003800) },
{ MP_ROM_QSTR(MP_QSTR_SPI3), MP_ROM_PTR(&mpz_40003c00) },
{ MP_ROM_QSTR(MP_QSTR_I2S3EXT), MP_ROM_PTR(&mpz_40004000) },
{ MP_ROM_QSTR(MP_QSTR_USART2), MP_ROM_PTR(&mpz_40004400) },
{ MP_ROM_QSTR(MP_QSTR_I2C1), MP_ROM_PTR(&mpz_40005400) },
{ MP_ROM_QSTR(MP_QSTR_I2C2), MP_ROM_PTR(&mpz_40005800) },
{ MP_ROM_QSTR(MP_QSTR_I2C3), MP_ROM_PTR(&mpz_40005c00) },
{ MP_ROM_QSTR(MP_QSTR_PWR), MP_ROM_PTR(&mpz_40007000) },
{ MP_ROM_QSTR(MP_QSTR_TIM1), MP_ROM_PTR(&mpz_40010000) },
{ MP_ROM_QSTR(MP_QSTR_USART1), MP_ROM_PTR(&mpz_40011000) },
{ MP_ROM_QSTR(MP_QSTR_USART6), MP_ROM_PTR(&mpz_40011400) },
{ MP_ROM_QSTR(MP_QSTR_ADC1), MP_ROM_PTR(&mpz_40012000) },
{ MP_ROM_QSTR(MP_QSTR_ADC1_COMMON), MP_ROM_PTR(&mpz_40012300) },
{ MP_ROM_QSTR(MP_QSTR_SDIO), MP_ROM_PTR(&mpz_40012c00) },
{ MP_ROM_QSTR(MP_QSTR_SPI1), MP_ROM_PTR(&mpz_40013000) },
{ MP_ROM_QSTR(MP_QSTR_SPI4), MP_ROM_PTR(&mpz_40013400) },
{ MP_ROM_QSTR(MP_QSTR_SYSCFG), MP_ROM_PTR(&mpz_40013800) },
{ MP_ROM_QSTR(MP_QSTR_EXTI), MP_ROM_PTR(&mpz_40013c00) },
{ MP_ROM_QSTR(MP_QSTR_TIM9), MP_ROM_PTR(&mpz_40014000) },
{ MP_ROM_QSTR(MP_QSTR_TIM10), MP_ROM_PTR(&mpz_40014400) },
{ MP_ROM_QSTR(MP_QSTR_TIM11), MP_ROM_PTR(&mpz_40014800) },
{ MP_ROM_QSTR(MP_QSTR_SPI5), MP_ROM_PTR(&mpz_40015000) },
{ MP_ROM_QSTR(MP_QSTR_GPIOA), MP_ROM_PTR(&mpz_40020000) },
{ MP_ROM_QSTR(MP_QSTR_GPIOB), MP_ROM_PTR(&mpz_40020400) },
{ MP_ROM_QSTR(MP_QSTR_GPIOC), MP_ROM_PTR(&mpz_40020800) },
{ MP_ROM_QSTR(MP_QSTR_GPIOD), MP_ROM_PTR(&mpz_40020c00) },
{ MP_ROM_QSTR(MP_QSTR_GPIOE), MP_ROM_PTR(&mpz_40021000) },
{ MP_ROM_QSTR(MP_QSTR_GPIOH), MP_ROM_PTR(&mpz_40021c00) },
{ MP_ROM_QSTR(MP_QSTR_CRC), MP_ROM_PTR(&mpz_40023000) },
{ MP_ROM_QSTR(MP_QSTR_RCC), MP_ROM_PTR(&mpz_40023800) },
{ MP_ROM_QSTR(MP_QSTR_FLASH), MP_ROM_PTR(&mpz_40023c00) },
{ MP_ROM_QSTR(MP_QSTR_DMA1), MP_ROM_PTR(&mpz_40026000) },
{ MP_ROM_QSTR(MP_QSTR_DMA2), MP_ROM_PTR(&mpz_40026400) },
{ MP_ROM_QSTR(MP_QSTR_DBGMCU), MP_ROM_PTR(&mpz_e0042000) },
{ MP_ROM_QSTR(MP_QSTR_ADC_SR), MP_ROM_INT(0x0) }, // 32-bits, ADC status register
{ MP_ROM_QSTR(MP_QSTR_ADC_CR1), MP_ROM_INT(0x4) }, // 32-bits, ADC control register 1
{ MP_ROM_QSTR(MP_QSTR_ADC_CR2), MP_ROM_INT(0x8) }, // 32-bits, ADC control register 2
{ MP_ROM_QSTR(MP_QSTR_ADC_SMPR1), MP_ROM_INT(0xc) }, // 32-bits, ADC sample time register 1
{ MP_ROM_QSTR(MP_QSTR_ADC_SMPR2), MP_ROM_INT(0x10) }, // 32-bits, ADC sample time register 2
{ MP_ROM_QSTR(MP_QSTR_ADC_JOFR1), MP_ROM_INT(0x14) }, // 32-bits, ADC injected channel data offset register 1
{ MP_ROM_QSTR(MP_QSTR_ADC_JOFR2), MP_ROM_INT(0x18) }, // 32-bits, ADC injected channel data offset register 2
{ MP_ROM_QSTR(MP_QSTR_ADC_JOFR3), MP_ROM_INT(0x1c) }, // 32-bits, ADC injected channel data offset register 3
{ MP_ROM_QSTR(MP_QSTR_ADC_JOFR4), MP_ROM_INT(0x20) }, // 32-bits, ADC injected channel data offset register 4
{ MP_ROM_QSTR(MP_QSTR_ADC_HTR), MP_ROM_INT(0x24) }, // 32-bits, ADC watchdog higher threshold register
{ MP_ROM_QSTR(MP_QSTR_ADC_LTR), MP_ROM_INT(0x28) }, // 32-bits, ADC watchdog lower threshold register
{ MP_ROM_QSTR(MP_QSTR_ADC_SQR1), MP_ROM_INT(0x2c) }, // 32-bits, ADC regular sequence register 1
{ MP_ROM_QSTR(MP_QSTR_ADC_SQR2), MP_ROM_INT(0x30) }, // 32-bits, ADC regular sequence register 2
{ MP_ROM_QSTR(MP_QSTR_ADC_SQR3), MP_ROM_INT(0x34) }, // 32-bits, ADC regular sequence register 3
{ MP_ROM_QSTR(MP_QSTR_ADC_JSQR), MP_ROM_INT(0x38) }, // 32-bits, ADC injected sequence register
{ MP_ROM_QSTR(MP_QSTR_ADC_JDR1), MP_ROM_INT(0x3c) }, // 32-bits, ADC injected data register 1
{ MP_ROM_QSTR(MP_QSTR_ADC_JDR2), MP_ROM_INT(0x40) }, // 32-bits, ADC injected data register 2
{ MP_ROM_QSTR(MP_QSTR_ADC_JDR3), MP_ROM_INT(0x44) }, // 32-bits, ADC injected data register 3
{ MP_ROM_QSTR(MP_QSTR_ADC_JDR4), MP_ROM_INT(0x48) }, // 32-bits, ADC injected data register 4
{ MP_ROM_QSTR(MP_QSTR_ADC_DR), MP_ROM_INT(0x4c) }, // 32-bits, ADC regular data register
{ MP_ROM_QSTR(MP_QSTR_CRC_DR), MP_ROM_INT(0x0) }, // 32-bits, CRC Data register
{ MP_ROM_QSTR(MP_QSTR_CRC_IDR), MP_ROM_INT(0x4) }, // 8-bits, CRC Independent data register
{ MP_ROM_QSTR(MP_QSTR_CRC_CR), MP_ROM_INT(0x8) }, // 32-bits, CRC Control register
{ MP_ROM_QSTR(MP_QSTR_DBGMCU_IDCODE), MP_ROM_INT(0x0) }, // 32-bits, MCU device ID code
{ MP_ROM_QSTR(MP_QSTR_DBGMCU_CR), MP_ROM_INT(0x4) }, // 32-bits, Debug MCU configuration register
{ MP_ROM_QSTR(MP_QSTR_DBGMCU_APB1FZ), MP_ROM_INT(0x8) }, // 32-bits, Debug MCU APB1 freeze register
{ MP_ROM_QSTR(MP_QSTR_DBGMCU_APB2FZ), MP_ROM_INT(0xc) }, // 32-bits, Debug MCU APB2 freeze register
{ MP_ROM_QSTR(MP_QSTR_DMA_LISR), MP_ROM_INT(0x0) }, // 32-bits, DMA low interrupt status register
{ MP_ROM_QSTR(MP_QSTR_DMA_HISR), MP_ROM_INT(0x4) }, // 32-bits, DMA high interrupt status register
{ MP_ROM_QSTR(MP_QSTR_DMA_LIFCR), MP_ROM_INT(0x8) }, // 32-bits, DMA low interrupt flag clear register
{ MP_ROM_QSTR(MP_QSTR_DMA_HIFCR), MP_ROM_INT(0xc) }, // 32-bits, DMA high interrupt flag clear register
{ MP_ROM_QSTR(MP_QSTR_EXTI_IMR), MP_ROM_INT(0x0) }, // 32-bits, EXTI Interrupt mask register
{ MP_ROM_QSTR(MP_QSTR_EXTI_EMR), MP_ROM_INT(0x4) }, // 32-bits, EXTI Event mask register
{ MP_ROM_QSTR(MP_QSTR_EXTI_RTSR), MP_ROM_INT(0x8) }, // 32-bits, EXTI Rising trigger selection register
{ MP_ROM_QSTR(MP_QSTR_EXTI_FTSR), MP_ROM_INT(0xc) }, // 32-bits, EXTI Falling trigger selection register
{ MP_ROM_QSTR(MP_QSTR_EXTI_SWIER), MP_ROM_INT(0x10) }, // 32-bits, EXTI Software interrupt event register
{ MP_ROM_QSTR(MP_QSTR_EXTI_PR), MP_ROM_INT(0x14) }, // 32-bits, EXTI Pending register
{ MP_ROM_QSTR(MP_QSTR_FLASH_ACR), MP_ROM_INT(0x0) }, // 32-bits, FLASH access control register
{ MP_ROM_QSTR(MP_QSTR_FLASH_KEYR), MP_ROM_INT(0x4) }, // 32-bits, FLASH key register
{ MP_ROM_QSTR(MP_QSTR_FLASH_OPTKEYR), MP_ROM_INT(0x8) }, // 32-bits, FLASH option key register
{ MP_ROM_QSTR(MP_QSTR_FLASH_SR), MP_ROM_INT(0xc) }, // 32-bits, FLASH status register
{ MP_ROM_QSTR(MP_QSTR_FLASH_CR), MP_ROM_INT(0x10) }, // 32-bits, FLASH control register
{ MP_ROM_QSTR(MP_QSTR_FLASH_OPTCR), MP_ROM_INT(0x14) }, // 32-bits, FLASH option control register 
{ MP_ROM_QSTR(MP_QSTR_FLASH_OPTCR1), MP_ROM_INT(0x18) }, // 32-bits, FLASH option control register 1
{ MP_ROM_QSTR(MP_QSTR_GPIO_MODER), MP_ROM_INT(0x0) }, // 32-bits, GPIO port mode register
{ MP_ROM_QSTR(MP_QSTR_GPIO_OTYPER), MP_ROM_INT(0x4) }, // 32-bits, GPIO port output type register
{ MP_ROM_QSTR(MP_QSTR_GPIO_OSPEEDR), MP_ROM_INT(0x8) }, // 32-bits, GPIO port output speed register
{ MP_ROM_QSTR(MP_QSTR_GPIO_PUPDR), MP_ROM_INT(0xc) }, // 32-bits, GPIO port pull-up/pull-down register
{ MP_ROM_QSTR(MP_QSTR_GPIO_IDR), MP_ROM_INT(0x10) }, // 32-bits, GPIO port input data register
{ MP_ROM_QSTR(MP_QSTR_GPIO_ODR), MP_ROM_INT(0x14) }, // 32-bits, GPIO port output data register
{ MP_ROM_QSTR(MP_QSTR_GPIO_BSRR), MP_ROM_INT(0x18) }, // 32-bits, GPIO port bit set/reset register
{ MP_ROM_QSTR(MP_QSTR_GPIO_LCKR), MP_ROM_INT(0x1c) }, // 32-bits, GPIO port configuration lock register
{ MP_ROM_QSTR(MP_QSTR_GPIO_AFR0), MP_ROM_INT(0x20) }, // 32-bits, GPIO alternate function registers
{ MP_ROM_QSTR(MP_QSTR_GPIO_AFR1), MP_ROM_INT(0x24) }, // 32-bits, GPIO alternate function registers
{ MP_ROM_QSTR(MP_QSTR_GPIO_BSRRL), MP_ROM_INT(0x18) }, // 16-bits, legacy register
{ MP_ROM_QSTR(MP_QSTR_GPIO_BSRRH), MP_ROM_INT(0x1a) }, // 16-bits, legacy register
{ MP_ROM_QSTR(MP_QSTR_SYSCFG_MEMRMP), MP_ROM_INT(0x0) }, // 32-bits, SYSCFG memory remap register
{ MP_ROM_QSTR(MP_QSTR_SYSCFG_PMC), MP_ROM_INT(0x4) }, // 32-bits, SYSCFG peripheral mode configuration register
{ MP_ROM_QSTR(MP_QSTR_SYSCFG_EXTICR0), MP_ROM_INT(0x8) }, // 32-bits, SYSCFG external interrupt configuration registers
{ MP_ROM_QSTR(MP_QSTR_SYSCFG_EXTICR1), MP_ROM_INT(0xc) }, // 32-bits, SYSCFG external interrupt configuration registers
{ MP_ROM_QSTR(MP_QSTR_SYSCFG_EXTICR2), MP_ROM_INT(0x10) }, // 32-bits, SYSCFG external interrupt configuration registers
{ MP_ROM_QSTR(MP_QSTR_SYSCFG_EXTICR3), MP_ROM_INT(0x14) }, // 32-bits, SYSCFG external interrupt configuration registers
{ MP_ROM_QSTR(MP_QSTR_SYSCFG_CMPCR), MP_ROM_INT(0x20) }, // 32-bits, SYSCFG Compensation cell control register
{ MP_ROM_QSTR(MP_QSTR_I2C_CR1), MP_ROM_INT(0x0) }, // 32-bits, I2C Control register 1
{ MP_ROM_QSTR(MP_QSTR_I2C_CR2), MP_ROM_INT(0x4) }, // 32-bits, I2C Control register 2
{ MP_ROM_QSTR(MP_QSTR_I2C_OAR1), MP_ROM_INT(0x8) }, // 32-bits, I2C Own address register 1
{ MP_ROM_QSTR(MP_QSTR_I2C_OAR2), MP_ROM_INT(0xc) }, // 32-bits, I2C Own address register 2
{ MP_ROM_QSTR(MP_QSTR_I2C_DR), MP_ROM_INT(0x10) }, // 32-bits, I2C Data register
{ MP_ROM_QSTR(MP_QSTR_I2C_SR1), MP_ROM_INT(0x14) }, // 32-bits, I2C Status register 1
{ MP_ROM_QSTR(MP_QSTR_I2C_SR2), MP_ROM_INT(0x18) }, // 32-bits, I2C Status register 2
{ MP_ROM_QSTR(MP_QSTR_I2C_CCR), MP_ROM_INT(0x1c) }, // 32-bits, I2C Clock control register
{ MP_ROM_QSTR(MP_QSTR_I2C_TRISE), MP_ROM_INT(0x20) }, // 32-bits, I2C TRISE register
{ MP_ROM_QSTR(MP_QSTR_I2C_FLTR), MP_ROM_INT(0x24) }, // 32-bits, I2C FLTR register
{ MP_ROM_QSTR(MP_QSTR_IWDG_KR), MP_ROM_INT(0x0) }, // 32-bits, IWDG Key register
{ MP_ROM_QSTR(MP_QSTR_IWDG_PR), MP_ROM_INT(0x4) }, // 32-bits, IWDG Prescaler register
{ MP_ROM_QSTR(MP_QSTR_IWDG_RLR), MP_ROM_INT(0x8) }, // 32-bits, IWDG Reload register
{ MP_ROM_QSTR(MP_QSTR_IWDG_SR), MP_ROM_INT(0xc) }, // 32-bits, IWDG Status register
{ MP_ROM_QSTR(MP_QSTR_PWR_CR), MP_ROM_INT(0x0) }, // 32-bits, PWR power control register
{ MP_ROM_QSTR(MP_QSTR_PWR_CSR), MP_ROM_INT(0x4) }, // 32-bits, PWR power control/status register
{ MP_ROM_QSTR(MP_QSTR_RCC_CR), MP_ROM_INT(0x0) }, // 32-bits, RCC clock control register
{ MP_ROM_QSTR(MP_QSTR_RCC_PLLCFGR), MP_ROM_INT(0x4) }, // 32-bits, RCC PLL configuration register
{ MP_ROM_QSTR(MP_QSTR_RCC_CFGR), MP_ROM_INT(0x8) }, // 32-bits, RCC clock configuration register
{ MP_ROM_QSTR(MP_QSTR_RCC_CIR), MP_ROM_INT(0xc) }, // 32-bits, RCC clock interrupt register
{ MP_ROM_QSTR(MP_QSTR_RCC_AHB1RSTR), MP_ROM_INT(0x10) }, // 32-bits, RCC AHB1 peripheral reset register
{ MP_ROM_QSTR(MP_QSTR_RCC_AHB2RSTR), MP_ROM_INT(0x14) }, // 32-bits, RCC AHB2 peripheral reset register
{ MP_ROM_QSTR(MP_QSTR_RCC_AHB3RSTR), MP_ROM_INT(0x18) }, // 32-bits, RCC AHB3 peripheral reset register
{ MP_ROM_QSTR(MP_QSTR_RCC_APB1RSTR), MP_ROM_INT(0x20) }, // 32-bits, RCC APB1 peripheral reset register
{ MP_ROM_QSTR(MP_QSTR_RCC_APB2RSTR), MP_ROM_INT(0x24) }, // 32-bits, RCC APB2 peripheral reset register
{ MP_ROM_QSTR(MP_QSTR_RCC_AHB1ENR), MP_ROM_INT(0x30) }, // 32-bits, RCC AHB1 peripheral clock register
{ MP_ROM_QSTR(MP_QSTR_RCC_AHB2ENR), MP_ROM_INT(0x34) }, // 32-bits, RCC AHB2 peripheral clock register
{ MP_ROM_QSTR(MP_QSTR_RCC_AHB3ENR), MP_ROM_INT(0x38) }, // 32-bits, RCC AHB3 peripheral clock register
{ MP_ROM_QSTR(MP_QSTR_RCC_APB1ENR), MP_ROM_INT(0x40) }, // 32-bits, RCC APB1 peripheral clock enable register
{ MP_ROM_QSTR(MP_QSTR_RCC_APB2ENR), MP_ROM_INT(0x44) }, // 32-bits, RCC APB2 peripheral clock enable register
{ MP_ROM_QSTR(MP_QSTR_RCC_AHB1LPENR), MP_ROM_INT(0x50) }, // 32-bits, RCC AHB1 peripheral clock enable in low power mode register
{ MP_ROM_QSTR(MP_QSTR_RCC_AHB2LPENR), MP_ROM_INT(0x54) }, // 32-bits, RCC AHB2 peripheral clock enable in low power mode register
{ MP_ROM_QSTR(MP_QSTR_RCC_AHB3LPENR), MP_ROM_INT(0x58) }, // 32-bits, RCC AHB3 peripheral clock enable in low power mode register
{ MP_ROM_QSTR(MP_QSTR_RCC_APB1LPENR), MP_ROM_INT(0x60) }, // 32-bits, RCC APB1 peripheral clock enable in low power mode register
{ MP_ROM_QSTR(MP_QSTR_RCC_APB2LPENR), MP_ROM_INT(0x64) }, // 32-bits, RCC APB2 peripheral clock enable in low power mode register
{ MP_ROM_QSTR(MP_QSTR_RCC_BDCR), MP_ROM_INT(0x70) }, // 32-bits, RCC Backup domain control register
{ MP_ROM_QSTR(MP_QSTR_RCC_CSR), MP_ROM_INT(0x74) }, // 32-bits, RCC clock control & status register
{ MP_ROM_QSTR(MP_QSTR_RCC_SSCGR), MP_ROM_INT(0x80) }, // 32-bits, RCC spread spectrum clock generation register
{ MP_ROM_QSTR(MP_QSTR_RCC_PLLI2SCFGR), MP_ROM_INT(0x84) }, // 32-bits, RCC PLLI2S configuration register
{ MP_ROM_QSTR(MP_QSTR_RCC_DCKCFGR), MP_ROM_INT(0x8c) }, // 32-bits, RCC Dedicated Clocks configuration register
{ MP_ROM_QSTR(MP_QSTR_RTC_TR), MP_ROM_INT(0x0) }, // 32-bits, RTC time register
{ MP_ROM_QSTR(MP_QSTR_RTC_DR), MP_ROM_INT(0x4) }, // 32-bits, RTC date register
{ MP_ROM_QSTR(MP_QSTR_RTC_CR), MP_ROM_INT(0x8) }, // 32-bits, RTC control register
{ MP_ROM_QSTR(MP_QSTR_RTC_ISR), MP_ROM_INT(0xc) }, // 32-bits, RTC initialization and status register
{ MP_ROM_QSTR(MP_QSTR_RTC_PRER), MP_ROM_INT(0x10) }, // 32-bits, RTC prescaler register
{ MP_ROM_QSTR(MP_QSTR_RTC_WUTR), MP_ROM_INT(0x14) }, // 32-bits, RTC wakeup timer register
{ MP_ROM_QSTR(MP_QSTR_RTC_CALIBR), MP_ROM_INT(0x18) }, // 32-bits, RTC calibration register
{ MP_ROM_QSTR(MP_QSTR_RTC_ALRMAR), MP_ROM_INT(0x1c) }, // 32-bits, RTC alarm A register
{ MP_ROM_QSTR(MP_QSTR_RTC_ALRMBR), MP_ROM_INT(0x20) }, // 32-bits, RTC alarm B register
{ MP_ROM_QSTR(MP_QSTR_RTC_WPR), MP_ROM_INT(0x24) }, // 32-bits, RTC write protection register
{ MP_ROM_QSTR(MP_QSTR_RTC_SSR), MP_ROM_INT(0x28) }, // 32-bits, RTC sub second register
{ MP_ROM_QSTR(MP_QSTR_RTC_SHIFTR), MP_ROM_INT(0x2c) }, // 32-bits, RTC shift control register
{ MP_ROM_QSTR(MP_QSTR_RTC_TSTR), MP_ROM_INT(0x30) }, // 32-bits, RTC time stamp time register
{ MP_ROM_QSTR(MP_QSTR_RTC_TSDR), MP_ROM_INT(0x34) }, // 32-bits, RTC time stamp date register
{ MP_ROM_QSTR(MP_QSTR_RTC_TSSSR), MP_ROM_INT(0x38) }, // 32-bits, RTC time-stamp sub second register
{ MP_ROM_QSTR(MP_QSTR_RTC_CALR), MP_ROM_INT(0x3c) }, // 32-bits, RTC calibration register
{ MP_ROM_QSTR(MP_QSTR_RTC_TAFCR), MP_ROM_INT(0x40) }, // 32-bits, RTC tamper and alternate function configuration register
{ MP_ROM_QSTR(MP_QSTR_RTC_ALRMASSR), MP_ROM_INT(0x44) }, // 32-bits, RTC alarm A sub second register
{ MP_ROM_QSTR(MP_QSTR_RTC_ALRMBSSR), MP_ROM_INT(0x48) }, // 32-bits, RTC alarm B sub second register
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP0R), MP_ROM_INT(0x50) }, // 32-bits, RTC backup register 1
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP1R), MP_ROM_INT(0x54) }, // 32-bits, RTC backup register 1
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP2R), MP_ROM_INT(0x58) }, // 32-bits, RTC backup register 2
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP3R), MP_ROM_INT(0x5c) }, // 32-bits, RTC backup register 3
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP4R), MP_ROM_INT(0x60) }, // 32-bits, RTC backup register 4
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP5R), MP_ROM_INT(0x64) }, // 32-bits, RTC backup register 5
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP6R), MP_ROM_INT(0x68) }, // 32-bits, RTC backup register 6
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP7R), MP_ROM_INT(0x6c) }, // 32-bits, RTC backup register 7
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP8R), MP_ROM_INT(0x70) }, // 32-bits, RTC backup register 8
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP9R), MP_ROM_INT(0x74) }, // 32-bits, RTC backup register 9
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP10R), MP_ROM_INT(0x78) }, // 32-bits, RTC backup register 10
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP11R), MP_ROM_INT(0x7c) }, // 32-bits, RTC backup register 11
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP12R), MP_ROM_INT(0x80) }, // 32-bits, RTC backup register 12
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP13R), MP_ROM_INT(0x84) }, // 32-bits, RTC backup register 13
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP14R), MP_ROM_INT(0x88) }, // 32-bits, RTC backup register 14
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP15R), MP_ROM_INT(0x8c) }, // 32-bits, RTC backup register 15
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP16R), MP_ROM_INT(0x90) }, // 32-bits, RTC backup register 16
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP17R), MP_ROM_INT(0x94) }, // 32-bits, RTC backup register 17
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP18R), MP_ROM_INT(0x98) }, // 32-bits, RTC backup register 18
{ MP_ROM_QSTR(MP_QSTR_RTC_BKP19R), MP_ROM_INT(0x9c) }, // 32-bits, RTC backup register 19
{ MP_ROM_QSTR(MP_QSTR_SPI_CR1), MP_ROM_INT(0x0) }, // 32-bits, SPI control register 1 (not used in I2S mode)
{ MP_ROM_QSTR(MP_QSTR_SPI_CR2), MP_ROM_INT(0x4) }, // 32-bits, SPI control register 2
{ MP_ROM_QSTR(MP_QSTR_SPI_SR), MP_ROM_INT(0x8) }, // 32-bits, SPI status register
{ MP_ROM_QSTR(MP_QSTR_SPI_DR), MP_ROM_INT(0xc) }, // 32-bits, SPI data register
{ MP_ROM_QSTR(MP_QSTR_SPI_CRCPR), MP_ROM_INT(0x10) }, // 32-bits, SPI CRC polynomial register (not used in I2S mode)
{ MP_ROM_QSTR(MP_QSTR_SPI_RXCRCR), MP_ROM_INT(0x14) }, // 32-bits, SPI RX CRC register (not used in I2S mode)
{ MP_ROM_QSTR(MP_QSTR_SPI_TXCRCR), MP_ROM_INT(0x18) }, // 32-bits, SPI TX CRC register (not used in I2S mode)
{ MP_ROM_QSTR(MP_QSTR_SPI_I2SCFGR), MP_ROM_INT(0x1c) }, // 32-bits, SPI_I2S configuration register
{ MP_ROM_QSTR(MP_QSTR_SPI_I2SPR), MP_ROM_INT(0x20) }, // 32-bits, SPI_I2S prescaler register
{ MP_ROM_QSTR(MP_QSTR_TIM_CR1), MP_ROM_INT(0x0) }, // 32-bits, TIM control register 1
{ MP_ROM_QSTR(MP_QSTR_TIM_CR2), MP_ROM_INT(0x4) }, // 32-bits, TIM control register 2
{ MP_ROM_QSTR(MP_QSTR_TIM_SMCR), MP_ROM_INT(0x8) }, // 32-bits, TIM slave mode control register
{ MP_ROM_QSTR(MP_QSTR_TIM_DIER), MP_ROM_INT(0xc) }, // 32-bits, TIM DMA/interrupt enable register
{ MP_ROM_QSTR(MP_QSTR_TIM_SR), MP_ROM_INT(0x10) }, // 32-bits, TIM status register
{ MP_ROM_QSTR(MP_QSTR_TIM_EGR), MP_ROM_INT(0x14) }, // 32-bits, TIM event generation register
{ MP_ROM_QSTR(MP_QSTR_TIM_CCMR1), MP_ROM_INT(0x18) }, // 32-bits, TIM capture/compare mode register 1
{ MP_ROM_QSTR(MP_QSTR_TIM_CCMR2), MP_ROM_INT(0x1c) }, // 32-bits, TIM capture/compare mode register 2
{ MP_ROM_QSTR(MP_QSTR_TIM_CCER), MP_ROM_INT(0x20) }, // 32-bits, TIM capture/compare enable register
{ MP_ROM_QSTR(MP_QSTR_TIM_CNT), MP_ROM_INT(0x24) }, // 32-bits, TIM counter register
{ MP_ROM_QSTR(MP_QSTR_TIM_PSC), MP_ROM_INT(0x28) }, // 32-bits, TIM prescaler
{ MP_ROM_QSTR(MP_QSTR_TIM_ARR), MP_ROM_INT(0x2c) }, // 32-bits, TIM auto-reload register
{ MP_ROM_QSTR(MP_QSTR_TIM_RCR), MP_ROM_INT(0x30) }, // 32-bits, TIM repetition counter register
{ MP_ROM_QSTR(MP_QSTR_TIM_CCR1), MP_ROM_INT(0x34) }, // 32-bits, TIM capture/compare register 1
{ MP_ROM_QSTR(MP_QSTR_TIM_CCR2), MP_ROM_INT(0x38) }, // 32-bits, TIM capture/compare register 2
{ MP_ROM_QSTR(MP_QSTR_TIM_CCR3), MP_ROM_INT(0x3c) }, // 32-bits, TIM capture/compare register 3
{ MP_ROM_QSTR(MP_QSTR_TIM_CCR4), MP_ROM_INT(0x40) }, // 32-bits, TIM capture/compare register 4
{ MP_ROM_QSTR(MP_QSTR_TIM_BDTR), MP_ROM_INT(0x44) }, // 32-bits, TIM break and dead-time register
{ MP_ROM_QSTR(MP_QSTR_TIM_DCR), MP_ROM_INT(0x48) }, // 32-bits, TIM DMA control register
{ MP_ROM_QSTR(MP_QSTR_TIM_DMAR), MP_ROM_INT(0x4c) }, // 32-bits, TIM DMA address for full transfer
{ MP_ROM_QSTR(MP_QSTR_TIM_OR), MP_ROM_INT(0x50) }, // 32-bits, TIM option register
{ MP_ROM_QSTR(MP_QSTR_USART_SR), MP_ROM_INT(0x0) }, // 32-bits, USART Status register
{ MP_ROM_QSTR(MP_QSTR_USART_DR), MP_ROM_INT(0x4) }, // 32-bits, USART Data register
{ MP_ROM_QSTR(MP_QSTR_USART_BRR), MP_ROM_INT(0x8) }, // 32-bits, USART Baud rate register
{ MP_ROM_QSTR(MP_QSTR_USART_CR1), MP_ROM_INT(0xc) }, // 32-bits, USART Control register 1
{ MP_ROM_QSTR(MP_QSTR_USART_CR2), MP_ROM_INT(0x10) }, // 32-bits, USART Control register 2
{ MP_ROM_QSTR(MP_QSTR_USART_CR3), MP_ROM_INT(0x14) }, // 32-bits, USART Control register 3
{ MP_ROM_QSTR(MP_QSTR_USART_GTPR), MP_ROM_INT(0x18) }, // 32-bits, USART Guard time and prescaler register
{ MP_ROM_QSTR(MP_QSTR_WWDG_CR), MP_ROM_INT(0x0) }, // 32-bits, WWDG Control register
{ MP_ROM_QSTR(MP_QSTR_WWDG_CFR), MP_ROM_INT(0x4) }, // 32-bits, WWDG Configuration register
{ MP_ROM_QSTR(MP_QSTR_WWDG_SR), MP_ROM_INT(0x8) }, // 32-bits, WWDG Status register

