#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jul  7 21:45:25 2019
# Process ID: 16972
# Current directory: D:/Sophomore/MIPS/Project/MIPS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7348 D:\Sophomore\MIPS\Project\MIPS\MIPS.xpr
# Log file: D:/Sophomore/MIPS/Project/MIPS/vivado.log
# Journal file: D:/Sophomore/MIPS/Project/MIPS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Sophomore/MIPS/Project/MIPS/MIPS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 706.402 ; gain = 99.582
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/mips.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/datapath.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Sophomore/MIPS/Project/MIPS/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Sophomore/MIPS/Project/MIPS/MIPS.sim/sim_1/behav/xsim/memfile.mem'
INFO: [SIM-utils-43] Exported 'D:/Sophomore/MIPS/Project/MIPS/MIPS.sim/sim_1/behav/xsim/memfile.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Sophomore/MIPS/Project/MIPS/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/exmemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exmemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/flopen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/mux8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/zerodetect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zerodetect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Sophomore/MIPS/Project/MIPS/MIPS.sim/sim_1/behav/xsim'
"xelab -wto 1cfebc8e33ea4175a0b6e88b50546bba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1cfebc8e33ea4175a0b6e88b50546bba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopen
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.flop
Compiling module xil_defaultlib.mux2(WIDTH=16)
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.zerodetect
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.exmemory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 773.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Sophomore/MIPS/Project/MIPS/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {D:/Sophomore/MIPS/Project/MIPS/top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/Sophomore/MIPS/Project/MIPS/top_behav.wcfg
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 405 ns : File "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/top.v" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 808.559 ; gain = 34.566
current_wave_config {top_behav.wcfg}
top_behav.wcfg
add_wave {{/top/cpu/dp/rf/RAM[19]}} {{/top/cpu/dp/rf/RAM[18]}} {{/top/cpu/dp/rf/RAM[17]}} {{/top/cpu/dp/rf/RAM[16]}} 
save_wave_config {D:/Sophomore/MIPS/Project/MIPS/top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Sophomore/MIPS/Project/MIPS/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Sophomore/MIPS/Project/MIPS/MIPS.sim/sim_1/behav/xsim/memfile.mem'
INFO: [SIM-utils-43] Exported 'D:/Sophomore/MIPS/Project/MIPS/MIPS.sim/sim_1/behav/xsim/memfile.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Sophomore/MIPS/Project/MIPS/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/exmemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exmemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/flopen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/mux8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/zerodetect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zerodetect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Sophomore/MIPS/Project/MIPS/MIPS.sim/sim_1/behav/xsim'
"xelab -wto 1cfebc8e33ea4175a0b6e88b50546bba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1cfebc8e33ea4175a0b6e88b50546bba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopen
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.flop
Compiling module xil_defaultlib.mux2(WIDTH=16)
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.zerodetect
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.exmemory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Sophomore/MIPS/Project/MIPS/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {D:/Sophomore/MIPS/Project/MIPS/top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/Sophomore/MIPS/Project/MIPS/top_behav.wcfg
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 405 ns : File "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/top.v" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 842.121 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Sophomore/MIPS/Project/MIPS/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Sophomore/MIPS/Project/MIPS/MIPS.sim/sim_1/behav/xsim/memfile.mem'
INFO: [SIM-utils-43] Exported 'D:/Sophomore/MIPS/Project/MIPS/MIPS.sim/sim_1/behav/xsim/memfile.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Sophomore/MIPS/Project/MIPS/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/exmemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exmemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/flopen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/mux8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/zerodetect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zerodetect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Sophomore/MIPS/Project/MIPS/MIPS.sim/sim_1/behav/xsim'
"xelab -wto 1cfebc8e33ea4175a0b6e88b50546bba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1cfebc8e33ea4175a0b6e88b50546bba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopen
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.flop
Compiling module xil_defaultlib.mux2(WIDTH=16)
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.zerodetect
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.exmemory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Sophomore/MIPS/Project/MIPS/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {D:/Sophomore/MIPS/Project/MIPS/top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/Sophomore/MIPS/Project/MIPS/top_behav.wcfg
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 805 ns : File "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/top.v" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 881.156 ; gain = 0.000
save_wave_config {D:/Sophomore/MIPS/Project/MIPS/top_behav.wcfg}
save_wave_config {D:/Sophomore/MIPS/Project/MIPS/top_behav.wcfg}
save_wave_config {D:/Sophomore/MIPS/Project/MIPS/top_behav.wcfg}
save_wave_config {D:/Sophomore/MIPS/Project/MIPS/top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Sophomore/MIPS/Project/MIPS/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Sophomore/MIPS/Project/MIPS/MIPS.sim/sim_1/behav/xsim/memfile.mem'
INFO: [SIM-utils-43] Exported 'D:/Sophomore/MIPS/Project/MIPS/MIPS.sim/sim_1/behav/xsim/memfile.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Sophomore/MIPS/Project/MIPS/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/exmemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exmemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/flopen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/mux8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/zerodetect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zerodetect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Sophomore/MIPS/Project/MIPS/MIPS.sim/sim_1/behav/xsim'
"xelab -wto 1cfebc8e33ea4175a0b6e88b50546bba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1cfebc8e33ea4175a0b6e88b50546bba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopen
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.flop
Compiling module xil_defaultlib.mux2(WIDTH=16)
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.zerodetect
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.exmemory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Sophomore/MIPS/Project/MIPS/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {D:/Sophomore/MIPS/Project/MIPS/top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/Sophomore/MIPS/Project/MIPS/top_behav.wcfg
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 805 ns : File "D:/Sophomore/MIPS/Project/MIPS/MIPS.srcs/sources_1/new/top.v" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 882.664 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul  7 23:05:24 2019...
