INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xdovic03/digital-electronics-1/pwm_project/pwm_project.srcs/sources_1/new/pwm_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pwm_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xdovic03/digital-electronics-1/pwm_project/pwm_project.srcs/sim_1/new/tb_pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_pwm'
