abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c5315.blif
Line 20: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 21: Skipping line ".default_output_required 0.00 0.00 ".
Line 22: Skipping line ".default_input_drive 0.10 0.10 ".
Line 23: Skipping line ".default_output_load 2.00 ".
Line 24: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc5315                         :[0m i/o =  178/  123  lat =    0  nd =   968  edge =   2328  area =2451.00  delay =47.50  lev = 33
--------------- round 1 ---------------
seed = 3482855780
maxLevel = 4
n1087 is replaced by n1074 with inverter with estimated error 0
error = 0
area = 2443
delay = 47.5
#gates = 968
output circuit appNtk/c5315_1_0_2443_47.5.blif
time = 17724038 us
--------------- round 2 ---------------
seed = 4028925324
maxLevel = 4
n1084 is replaced by n534 with inverter with estimated error 0
error = 0
area = 2432
delay = 47.5
#gates = 964
output circuit appNtk/c5315_2_0_2432_47.5.blif
time = 34201040 us
--------------- round 3 ---------------
seed = 61675664
maxLevel = 4
n728 is replaced by n727 with estimated error 0
error = 0
area = 2429
delay = 47.5
#gates = 963
output circuit appNtk/c5315_3_0_2429_47.5.blif
time = 51061582 us
--------------- round 4 ---------------
seed = 1796055591
maxLevel = 4
n755 is replaced by n485 with estimated error 0
error = 0
area = 2426
delay = 47.5
#gates = 961
output circuit appNtk/c5315_4_0_2426_47.5.blif
time = 68070375 us
--------------- round 5 ---------------
seed = 3700828212
maxLevel = 4
n1266 is replaced by n825 with estimated error 0
error = 0
area = 2424
delay = 47.5
#gates = 960
output circuit appNtk/c5315_5_0_2424_47.5.blif
time = 83335358 us
--------------- round 6 ---------------
seed = 3217058246
maxLevel = 4
n1260 is replaced by n812 with estimated error 0
error = 0
area = 2421
delay = 47.5
#gates = 958
output circuit appNtk/c5315_6_0_2421_47.5.blif
time = 100500082 us
--------------- round 7 ---------------
seed = 433714502
maxLevel = 4
n1116 is replaced by n395 with estimated error 0
error = 0
area = 2419
delay = 47.5
#gates = 957
output circuit appNtk/c5315_7_0_2419_47.5.blif
time = 117346057 us
--------------- round 8 ---------------
seed = 2756100911
maxLevel = 4
n1183 is replaced by n1182 with inverter with estimated error 0
error = 0
area = 2417
delay = 47.5
#gates = 957
output circuit appNtk/c5315_8_0_2417_47.5.blif
time = 133831015 us
--------------- round 9 ---------------
seed = 3692562883
maxLevel = 4
n477 is replaced by 218 with estimated error 0
error = 0
area = 2415
delay = 47.5
#gates = 956
output circuit appNtk/c5315_9_0_2415_47.5.blif
time = 151640570 us
--------------- round 10 ---------------
seed = 184826746
maxLevel = 4
n379 is replaced by 308 with estimated error 0
error = 0
area = 2413
delay = 47.5
#gates = 955
output circuit appNtk/c5315_10_0_2413_47.5.blif
time = 167057247 us
--------------- round 11 ---------------
seed = 2600510412
maxLevel = 4
n441 is replaced by 281 with estimated error 0
error = 0
area = 2411
delay = 47.5
#gates = 954
output circuit appNtk/c5315_11_0_2411_47.5.blif
time = 182276502 us
--------------- round 12 ---------------
seed = 3313637198
maxLevel = 4
n1149 is replaced by 566 with inverter with estimated error 0
error = 0
area = 2410
delay = 47.5
#gates = 954
output circuit appNtk/c5315_12_0_2410_47.5.blif
time = 197832172 us
--------------- round 13 ---------------
seed = 1156720713
maxLevel = 4
n1109 is replaced by 351 with estimated error 0
error = 0
area = 2408
delay = 47.5
#gates = 953
output circuit appNtk/c5315_13_0_2408_47.5.blif
time = 209995252 us
--------------- round 14 ---------------
seed = 507698525
maxLevel = 4
n389 is replaced by 341 with estimated error 0
error = 0
area = 2406
delay = 47.5
#gates = 952
output circuit appNtk/c5315_14_0_2406_47.5.blif
time = 224163772 us
--------------- round 15 ---------------
seed = 1359951324
maxLevel = 4
n463 is replaced by 210 with estimated error 0
error = 0
area = 2404
delay = 47.5
#gates = 951
output circuit appNtk/c5315_15_0_2404_47.5.blif
time = 238268637 us
--------------- round 16 ---------------
seed = 480657429
maxLevel = 4
n470 is replaced by 234 with estimated error 0
error = 0
area = 2402
delay = 47.5
#gates = 950
output circuit appNtk/c5315_16_0_2402_47.5.blif
time = 253201124 us
--------------- round 17 ---------------
seed = 2330082796
maxLevel = 4
n413 is replaced by 316 with estimated error 0
error = 0
area = 2400
delay = 47.5
#gates = 949
output circuit appNtk/c5315_17_0_2400_47.5.blif
time = 269492160 us
--------------- round 18 ---------------
seed = 324721818
maxLevel = 4
n434 is replaced by 226 with estimated error 0
error = 0
area = 2398
delay = 47.5
#gates = 948
output circuit appNtk/c5315_18_0_2398_47.5.blif
time = 284964292 us
--------------- round 19 ---------------
seed = 3709154929
maxLevel = 4
n1039 is replaced by n368 with estimated error 0
error = 0
area = 2397
delay = 47.5
#gates = 947
output circuit appNtk/c5315_19_0_2397_47.5.blif
time = 299689170 us
--------------- round 20 ---------------
seed = 1488287783
maxLevel = 4
n426 is replaced by 257 with estimated error 0
error = 0
area = 2395
delay = 47.5
#gates = 946
output circuit appNtk/c5315_20_0_2395_47.5.blif
time = 314919856 us
--------------- round 21 ---------------
seed = 4124101641
maxLevel = 4
n799 is replaced by n534 with estimated error 0
error = 0
area = 2394
delay = 47.5
#gates = 945
output circuit appNtk/c5315_21_0_2394_47.5.blif
time = 328087434 us
--------------- round 22 ---------------
seed = 4072318590
maxLevel = 4
n455 is replaced by 273 with estimated error 0
error = 0
area = 2392
delay = 47.5
#gates = 944
output circuit appNtk/c5315_22_0_2392_47.5.blif
time = 342373903 us
--------------- round 23 ---------------
seed = 3304690948
maxLevel = 4
n448 is replaced by 265 with estimated error 0
error = 0
area = 2390
delay = 47.5
#gates = 943
output circuit appNtk/c5315_23_0_2390_47.5.blif
time = 358245265 us
--------------- round 24 ---------------
seed = 3082666637
maxLevel = 4
n422 is replaced by 206 with estimated error 0
error = 0
area = 2388
delay = 47.5
#gates = 942
output circuit appNtk/c5315_24_0_2388_47.5.blif
time = 370287643 us
--------------- round 25 ---------------
seed = 1679108658
maxLevel = 4
n366 is replaced by 351 with estimated error 0
error = 0
area = 2386
delay = 47.5
#gates = 941
output circuit appNtk/c5315_25_0_2386_47.5.blif
time = 383092789 us
--------------- round 26 ---------------
seed = 202979982
maxLevel = 4
n1200 is replaced by 218 with estimated error 0
error = 0
area = 2384
delay = 47.5
#gates = 940
output circuit appNtk/c5315_26_0_2384_47.5.blif
time = 395266963 us
--------------- round 27 ---------------
seed = 2833343606
maxLevel = 4
n1054 is replaced by 583 with inverter with estimated error 0
error = 0
area = 2383
delay = 47.4
#gates = 940
output circuit appNtk/c5315_27_0_2383_47.4.blif
time = 410741476 us
--------------- round 28 ---------------
seed = 1419551868
maxLevel = 4
n396 is replaced by 324 with estimated error 0
error = 0
area = 2381
delay = 47.4
#gates = 939
output circuit appNtk/c5315_28_0_2381_47.4.blif
time = 424197088 us
--------------- round 29 ---------------
seed = 4272950355
maxLevel = 4
n784 is replaced by n520 with estimated error 0.00085
error = 0.00085
area = 2371
delay = 47.4
#gates = 935
output circuit appNtk/c5315_29_0.00085_2371_47.4.blif
time = 436660564 us
--------------- round 30 ---------------
seed = 2617566106
maxLevel = 4
n809 is replaced by n554 with estimated error 0.00204
error = 0.00204
area = 2362
delay = 47.4
#gates = 932
output circuit appNtk/c5315_30_0.00204_2362_47.4.blif
time = 445333433 us
--------------- round 31 ---------------
seed = 3512643597
maxLevel = 4
n938 is replaced by zero with estimated error 0.00391
error = 0.00391
area = 2351
delay = 47.4
#gates = 928
output circuit appNtk/c5315_31_0.00391_2351_47.4.blif
time = 451351580 us
--------------- round 32 ---------------
seed = 1001599367
maxLevel = 4
n787 is replaced by n594 with inverter with estimated error 0.00542
error = 0.00542
area = 2346
delay = 47.4
#gates = 927
output circuit appNtk/c5315_32_0.00542_2346_47.4.blif
time = 456705277 us
--------------- round 33 ---------------
seed = 3276903445
maxLevel = 4
n794 is replaced by zero with estimated error 0.00526
error = 0.00526
area = 2343
delay = 47.4
#gates = 926
output circuit appNtk/c5315_33_0.00526_2343_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 464707363 us
--------------- round 34 ---------------
seed = 1791438553
maxLevel = 4
n521 is replaced by zero with estimated error 0.00617
error = 0.00617
area = 2336
delay = 47.4
#gates = 923
output circuit appNtk/c5315_34_0.00617_2336_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 470263232 us
--------------- round 35 ---------------
seed = 4280834989
maxLevel = 4
n522 is replaced by zero with estimated error 0.00648
error = 0.00648
area = 2335
delay = 47.4
#gates = 922
output circuit appNtk/c5315_35_0.00648_2335_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 476334769 us
--------------- round 36 ---------------
seed = 1148694430
maxLevel = 4
n558 is replaced by zero with estimated error 0.00614
error = 0.00614
area = 2334
delay = 47.4
#gates = 921
output circuit appNtk/c5315_36_0.00614_2334_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 482408367 us
--------------- round 37 ---------------
seed = 1238741497
maxLevel = 4
n1069 is replaced by n648 with estimated error 0.00812
error = 0.00812
area = 2327
delay = 47.4
#gates = 919
output circuit appNtk/c5315_37_0.00812_2327_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 488408285 us
--------------- round 38 ---------------
seed = 3482057026
maxLevel = 4
n1079 is replaced by n800 with estimated error 0.0088
error = 0.0088
area = 2325
delay = 47.4
#gates = 918
output circuit appNtk/c5315_38_0.0088_2325_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 495518584 us
--------------- round 39 ---------------
seed = 1803390473
maxLevel = 4
n810 is replaced by zero with estimated error 0.00956
error = 0.00956
area = 2322
delay = 47.4
#gates = 917
output circuit appNtk/c5315_39_0.00956_2322_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 501287745 us
--------------- round 40 ---------------
seed = 1642497806
maxLevel = 4
n555 is replaced by zero with estimated error 0.01011
error = 0.01011
area = 2315
delay = 47.4
#gates = 914
output circuit appNtk/c5315_40_0.01011_2315_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 509475813 us
--------------- round 41 ---------------
seed = 2400419303
maxLevel = 4
n557 is replaced by zero with estimated error 0.01072
error = 0.01072
area = 2314
delay = 47.4
#gates = 913
output circuit appNtk/c5315_41_0.01072_2314_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 514701543 us
--------------- round 42 ---------------
seed = 2486549261
maxLevel = 4
n556 is replaced by zero with estimated error 0.01087
error = 0.01087
area = 2313
delay = 47.4
#gates = 912
output circuit appNtk/c5315_42_0.01087_2313_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 519454521 us
--------------- round 43 ---------------
seed = 884346807
maxLevel = 4
n785 is replaced by n593 with estimated error 0.0111
error = 0.0111
area = 2312
delay = 47.4
#gates = 911
output circuit appNtk/c5315_43_0.0111_2312_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 524045648 us
--------------- round 44 ---------------
seed = 3043885614
maxLevel = 4
n781 is replaced by n593 with estimated error 0.01173
error = 0.01173
area = 2310
delay = 47.4
#gates = 910
output circuit appNtk/c5315_44_0.01173_2310_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 528731622 us
--------------- round 45 ---------------
seed = 4029187927
maxLevel = 4
n776 is replaced by n592 with estimated error 0.01463
error = 0.01463
area = 2306
delay = 47.4
#gates = 909
output circuit appNtk/c5315_45_0.01463_2306_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 533290878 us
--------------- round 46 ---------------
seed = 1387714967
maxLevel = 4
n1178 is replaced by n592 with estimated error 0.01488
error = 0.01488
area = 2304
delay = 47.4
#gates = 908
output circuit appNtk/c5315_46_0.01488_2304_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 537895566 us
--------------- round 47 ---------------
seed = 2251199098
maxLevel = 4
n1165 is replaced by one with estimated error 0.01543
error = 0.01543
area = 2302
delay = 47.4
#gates = 907
output circuit appNtk/c5315_47_0.01543_2302_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 542442321 us
--------------- round 48 ---------------
seed = 1127289547
maxLevel = 4
n1163 is replaced by n1147 with estimated error 0.04544
error = 0.04544
area = 2298
delay = 47.4
#gates = 905
output circuit appNtk/c5315_48_0.04544_2298_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 547025697 us
--------------- round 49 ---------------
seed = 3394617150
maxLevel = 4
n1131 is replaced by n638 with estimated error 0.04611
error = 0.04611
area = 2297
delay = 47.4
#gates = 904
output circuit appNtk/c5315_49_0.04611_2297_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 551482214 us
--------------- round 50 ---------------
seed = 1275765514
maxLevel = 4
n1140 is replaced by n1158 with inverter with estimated error 0.04612
error = 0.04612
area = 2275
delay = 47.4
#gates = 896
output circuit appNtk/c5315_50_0.04612_2275_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 556054315 us
--------------- round 51 ---------------
seed = 1410885978
maxLevel = 4
n1141 is replaced by n1158 with estimated error 0.04587
error = 0.04587
area = 2274
delay = 47.4
#gates = 895
output circuit appNtk/c5315_51_0.04587_2274_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 560507598 us
--------------- round 52 ---------------
seed = 2434169047
maxLevel = 4
n1278 is replaced by n1152 with estimated error 0.04672
error = 0.04672
area = 2273
delay = 47.4
#gates = 894
output circuit appNtk/c5315_52_0.04672_2273_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 564753709 us
--------------- round 53 ---------------
seed = 630302264
maxLevel = 4
n703 is replaced by one with estimated error 0.04926
error = 0.04926
area = 2267
delay = 47.4
#gates = 891
output circuit appNtk/c5315_53_0.04926_2267_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 568993144 us
--------------- round 54 ---------------
seed = 3034343709
maxLevel = 4
n705 is replaced by n590 with estimated error 0.04943
error = 0.04943
area = 2265
delay = 47.4
#gates = 890
output circuit appNtk/c5315_54_0.04943_2265_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 573233081 us
--------------- round 55 ---------------
seed = 3728487832
maxLevel = 4
n704 is replaced by n706 with estimated error 0.04866
error = 0.04866
area = 2264
delay = 47.4
#gates = 889
output circuit appNtk/c5315_55_0.04866_2264_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 577431891 us
--------------- round 56 ---------------
seed = 4155337164
maxLevel = 4
exceed error bound
