Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Jun 24 13:28:27 2021
| Host         : arch1729 running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file wujian100_open_top_timing_summary_routed.rpt -pb wujian100_open_top_timing_summary_routed.pb -rpx wujian100_open_top_timing_summary_routed.rpx -warn_on_violation
| Design       : wujian100_open_top
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (53)
6. checking no_output_delay (57)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (53)
-------------------------------
 There are 53 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (57)
--------------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.811        0.000                      0                63629        0.033        0.000                      0                63629       23.750        0.000                       0                 22456  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
EHS       {0.000 25.000}       50.000          20.000          
JTAG_CLK  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EHS                 0.811        0.000                      0                42138        0.033        0.000                      0                42138       23.750        0.000                       0                 22391  
JTAG_CLK          497.374        0.000                      0                   96        0.164        0.000                      0                   96      499.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
JTAG_CLK      EHS                41.757        0.000                      0                  487        0.510        0.000                      0                  487  
EHS           JTAG_CLK           37.385        0.000                      0                   32        0.153        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  EHS                EHS                     33.020        0.000                      0                21170        1.412        0.000                      0                21170  
**async_default**  EHS                JTAG_CLK                39.820        0.000                      0                   21        2.907        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EHS
  To Clock:  EHS

Setup :            0  Failing Endpoints,  Worst Slack        0.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.899ns  (logic 10.687ns (21.855%)  route 38.212ns (78.145%))
  Logic Levels:           66  (CARRY4=5 LUT2=5 LUT3=6 LUT4=10 LUT5=10 LUT6=28 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.885ns = ( 55.885 - 50.000 ) 
    Source Clock Delay      (SCD):    6.231ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.933     6.231    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X34Y62         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDCE (Prop_fdce_C_Q)         0.419     6.650 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/Q
                         net (fo=6, routed)           0.700     7.350    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[12]
    SLICE_X33Y61         LUT5 (Prop_lut5_I1_O)        0.296     7.646 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=7, routed)           0.596     8.242    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X33Y59         LUT3 (Prop_lut3_I2_O)        0.124     8.366 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/hwdata_vld_i_9/O
                         net (fo=3, routed)           0.671     9.037    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_0
    SLICE_X32Y59         LUT6 (Prop_lut6_I1_O)        0.124     9.161 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_2/O
                         net (fo=54, routed)          1.147    10.308    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X17Y50         LUT6 (Prop_lut6_I2_O)        0.124    10.432 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32/O
                         net (fo=1, routed)           0.709    11.140    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.124    11.264 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29/O
                         net (fo=1, routed)           0.343    11.607    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29_n_0
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.124    11.731 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.282    12.014    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X19Y50         LUT6 (Prop_lut6_I4_O)        0.124    12.138 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_21/O
                         net (fo=1, routed)           0.509    12.647    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_21_n_0
    SLICE_X21Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.771 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.310    13.081    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.205 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_13/O
                         net (fo=1, routed)           0.483    13.688    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_13_n_0
    SLICE_X23Y53         LUT6 (Prop_lut6_I5_O)        0.124    13.812 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.554    14.366    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X27Y53         LUT6 (Prop_lut6_I1_O)        0.124    14.490 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7/O
                         net (fo=1, routed)           0.292    14.782    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7_n_0
    SLICE_X24Y53         LUT6 (Prop_lut6_I0_O)        0.124    14.906 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.434    15.340    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X26Y54         LUT6 (Prop_lut6_I0_O)        0.124    15.464 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4/O
                         net (fo=2, routed)           0.776    16.241    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.124    16.365 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_3__0/O
                         net (fo=9, routed)           0.698    17.063    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X31Y68         LUT5 (Prop_lut5_I2_O)        0.124    17.187 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[20]_i_4/O
                         net (fo=33, routed)          1.055    18.242    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cpu_req_bus_grnt_reg[0]_0
    SLICE_X30Y71         LUT4 (Prop_lut4_I0_O)        0.124    18.366 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[3]_i_5/O
                         net (fo=1, routed)           0.410    18.776    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[3]_i_2
    SLICE_X29Y70         LUT5 (Prop_lut5_I0_O)        0.124    18.900 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[3]_i_3/O
                         net (fo=2, routed)           0.464    19.364    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[4]_i_2[2]
    SLICE_X24Y69         LUT3 (Prop_lut3_I2_O)        0.124    19.488 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[3]_i_4/O
                         net (fo=1, routed)           1.138    20.626    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[3]
    SLICE_X18Y68         LUT6 (Prop_lut6_I5_O)        0.124    20.750 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[3]_i_2/O
                         net (fo=2, routed)           0.314    21.064    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[3]
    SLICE_X18Y67         LUT4 (Prop_lut4_I0_O)        0.124    21.188 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[3]_i_1/O
                         net (fo=20, routed)          0.661    21.849    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[3]
    SLICE_X13Y62         LUT3 (Prop_lut3_I1_O)        0.124    21.973 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[3]_i_5/O
                         net (fo=5, routed)           0.731    22.704    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/iu_lsu_data[2]
    SLICE_X11Y61         LUT2 (Prop_lut2_I1_O)        0.124    22.828 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_36/O
                         net (fo=1, routed)           0.000    22.828    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_36_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.226 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_422_0[0]
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.340 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.340    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.674 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47/O[1]
                         net (fo=4, routed)           0.682    24.356    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[10]
    SLICE_X11Y63         LUT5 (Prop_lut5_I0_O)        0.331    24.687 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_299/O
                         net (fo=1, routed)           0.799    25.485    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[10]
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.332    25.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_207/O
                         net (fo=1, routed)           0.000    25.817    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_207_n_0
    SLICE_X10Y60         MUXF7 (Prop_muxf7_I0_O)      0.209    26.026 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_134/O
                         net (fo=1, routed)           0.000    26.026    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_81_0
    SLICE_X10Y60         MUXF8 (Prop_muxf8_I1_O)      0.088    26.114 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_73/O
                         net (fo=2, routed)           0.769    26.884    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_73_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I3_O)        0.319    27.203 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_34/O
                         net (fo=64, routed)          1.036    28.239    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_onehot_cur_st_reg[1]_4
    SLICE_X8Y70          LUT6 (Prop_lut6_I5_O)        0.124    28.363 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_22/O
                         net (fo=6, routed)           1.136    29.498    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[21]_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.124    29.622 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_253/O
                         net (fo=3, routed)           0.598    30.220    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_253_n_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I0_O)        0.124    30.344 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_180/O
                         net (fo=4, routed)           0.868    31.212    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_180_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124    31.336 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_10/O
                         net (fo=2, routed)           0.459    31.795    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_10_n_0
    SLICE_X4Y68          LUT5 (Prop_lut5_I0_O)        0.124    31.919 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_11/O
                         net (fo=1, routed)           0.867    32.786    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_11_n_0
    SLICE_X6Y69          LUT5 (Prop_lut5_I3_O)        0.124    32.910 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_6/O
                         net (fo=3, routed)           0.572    33.483    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_5
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.124    33.607 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_55/O
                         net (fo=1, routed)           0.000    33.607    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_55_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.139 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    34.139    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.452 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_7/O[3]
                         net (fo=10, routed)          0.730    35.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/alu_mad_adder_rst[31]
    SLICE_X9Y73          LUT4 (Prop_lut4_I3_O)        0.306    35.488 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16/O
                         net (fo=1, routed)           0.463    35.951    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16_n_0
    SLICE_X15Y73         LUT5 (Prop_lut5_I4_O)        0.124    36.075 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11/O
                         net (fo=1, routed)           0.594    36.668    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11_n_0
    SLICE_X18Y73         LUT4 (Prop_lut4_I2_O)        0.124    36.792 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_5/O
                         net (fo=4, routed)           0.335    37.128    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23_1
    SLICE_X20Y73         LUT6 (Prop_lut6_I5_O)        0.124    37.252 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33/O
                         net (fo=1, routed)           0.161    37.413    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33_n_0
    SLICE_X20Y73         LUT6 (Prop_lut6_I3_O)        0.124    37.537 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=4, routed)           0.478    38.015    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_8
    SLICE_X23Y70         LUT5 (Prop_lut5_I2_O)        0.124    38.139 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=3, routed)           0.733    38.871    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_5_0
    SLICE_X25Y69         LUT6 (Prop_lut6_I2_O)        0.124    38.995 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_9/O
                         net (fo=1, routed)           0.578    39.573    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/bus_state_reg_1
    SLICE_X28Y69         LUT6 (Prop_lut6_I4_O)        0.124    39.697 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/FSM_sequential_cur_st[2]_i_5/O
                         net (fo=9, routed)           0.347    40.044    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/bus_state_reg
    SLICE_X30Y69         LUT6 (Prop_lut6_I0_O)        0.124    40.168 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_i_3__0/O
                         net (fo=4, routed)           0.417    40.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X31Y68         LUT2 (Prop_lut2_I0_O)        0.124    40.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=3, routed)           0.326    41.034    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_4
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.124    41.158 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=16, routed)          0.759    41.917    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X29Y63         LUT4 (Prop_lut4_I0_O)        0.124    42.041 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_14/O
                         net (fo=3, routed)           0.538    42.579    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_14_n_0
    SLICE_X27Y56         LUT5 (Prop_lut5_I3_O)        0.124    42.703 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s2_req_pend_tmp_i_2/O
                         net (fo=4, routed)           0.635    43.338    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_ibus_if/m3_cur_st_reg[9]
    SLICE_X28Y59         LUT5 (Prop_lut5_I0_O)        0.124    43.462 r  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_ibus_if/m3_cur_st[9]_i_2/O
                         net (fo=11, routed)          0.843    44.305    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[9]_0
    SLICE_X27Y54         LUT2 (Prop_lut2_I1_O)        0.124    44.429 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[10]_i_2/O
                         net (fo=5, routed)           0.971    45.399    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[10]_i_2_n_0
    SLICE_X28Y52         LUT4 (Prop_lut4_I2_O)        0.124    45.523 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[13]_i_4/O
                         net (fo=5, routed)           0.879    46.402    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[13]_i_4_n_0
    SLICE_X21Y50         LUT2 (Prop_lut2_I0_O)        0.124    46.526 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8/O
                         net (fo=4, routed)           0.368    46.894    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8_n_0
    SLICE_X20Y50         LUT3 (Prop_lut3_I2_O)        0.124    47.018 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3/O
                         net (fo=4, routed)           0.704    47.721    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3_n_0
    SLICE_X22Y51         LUT4 (Prop_lut4_I0_O)        0.124    47.845 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5/O
                         net (fo=3, routed)           0.728    48.574    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5_n_0
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    48.698 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hwdata_vld_i_13/O
                         net (fo=34, routed)          0.864    49.562    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_8_0
    SLICE_X29Y57         LUT4 (Prop_lut4_I1_O)        0.124    49.686 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_3/O
                         net (fo=1, routed)           0.574    50.259    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_3_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I4_O)        0.124    50.383 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.659    51.043    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_3[4]
    SLICE_X35Y63         LUT2 (Prop_lut2_I1_O)        0.124    51.167 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9/O
                         net (fo=1, routed)           0.684    51.851    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I1_O)        0.124    51.975 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_5/O
                         net (fo=3, routed)           1.019    52.994    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[31]
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.124    53.118 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_2/O
                         net (fo=6, routed)           0.312    53.430    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_2
    SLICE_X33Y62         LUT6 (Prop_lut6_I5_O)        0.124    53.554 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[40]_i_1/O
                         net (fo=24, routed)          0.859    54.413    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/p_1_in[40]
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.124    54.537 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1/O
                         net (fo=23, routed)          0.593    55.130    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1_n_0
    SLICE_X39Y67         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.796    55.885    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X39Y67         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[13]/C
                         clock pessimism              0.296    56.181    
                         clock uncertainty           -0.035    56.146    
    SLICE_X39Y67         FDCE (Setup_fdce_C_CE)      -0.205    55.941    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[13]
  -------------------------------------------------------------------
                         required time                         55.941    
                         arrival time                         -55.130    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.899ns  (logic 10.687ns (21.855%)  route 38.212ns (78.145%))
  Logic Levels:           66  (CARRY4=5 LUT2=5 LUT3=6 LUT4=10 LUT5=10 LUT6=28 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.885ns = ( 55.885 - 50.000 ) 
    Source Clock Delay      (SCD):    6.231ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.933     6.231    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X34Y62         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDCE (Prop_fdce_C_Q)         0.419     6.650 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/Q
                         net (fo=6, routed)           0.700     7.350    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[12]
    SLICE_X33Y61         LUT5 (Prop_lut5_I1_O)        0.296     7.646 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=7, routed)           0.596     8.242    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X33Y59         LUT3 (Prop_lut3_I2_O)        0.124     8.366 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/hwdata_vld_i_9/O
                         net (fo=3, routed)           0.671     9.037    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_0
    SLICE_X32Y59         LUT6 (Prop_lut6_I1_O)        0.124     9.161 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_2/O
                         net (fo=54, routed)          1.147    10.308    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X17Y50         LUT6 (Prop_lut6_I2_O)        0.124    10.432 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32/O
                         net (fo=1, routed)           0.709    11.140    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.124    11.264 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29/O
                         net (fo=1, routed)           0.343    11.607    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29_n_0
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.124    11.731 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.282    12.014    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X19Y50         LUT6 (Prop_lut6_I4_O)        0.124    12.138 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_21/O
                         net (fo=1, routed)           0.509    12.647    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_21_n_0
    SLICE_X21Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.771 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.310    13.081    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.205 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_13/O
                         net (fo=1, routed)           0.483    13.688    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_13_n_0
    SLICE_X23Y53         LUT6 (Prop_lut6_I5_O)        0.124    13.812 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.554    14.366    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X27Y53         LUT6 (Prop_lut6_I1_O)        0.124    14.490 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7/O
                         net (fo=1, routed)           0.292    14.782    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7_n_0
    SLICE_X24Y53         LUT6 (Prop_lut6_I0_O)        0.124    14.906 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.434    15.340    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X26Y54         LUT6 (Prop_lut6_I0_O)        0.124    15.464 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4/O
                         net (fo=2, routed)           0.776    16.241    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.124    16.365 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_3__0/O
                         net (fo=9, routed)           0.698    17.063    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X31Y68         LUT5 (Prop_lut5_I2_O)        0.124    17.187 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[20]_i_4/O
                         net (fo=33, routed)          1.055    18.242    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cpu_req_bus_grnt_reg[0]_0
    SLICE_X30Y71         LUT4 (Prop_lut4_I0_O)        0.124    18.366 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[3]_i_5/O
                         net (fo=1, routed)           0.410    18.776    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[3]_i_2
    SLICE_X29Y70         LUT5 (Prop_lut5_I0_O)        0.124    18.900 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[3]_i_3/O
                         net (fo=2, routed)           0.464    19.364    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[4]_i_2[2]
    SLICE_X24Y69         LUT3 (Prop_lut3_I2_O)        0.124    19.488 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[3]_i_4/O
                         net (fo=1, routed)           1.138    20.626    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[3]
    SLICE_X18Y68         LUT6 (Prop_lut6_I5_O)        0.124    20.750 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[3]_i_2/O
                         net (fo=2, routed)           0.314    21.064    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[3]
    SLICE_X18Y67         LUT4 (Prop_lut4_I0_O)        0.124    21.188 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[3]_i_1/O
                         net (fo=20, routed)          0.661    21.849    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[3]
    SLICE_X13Y62         LUT3 (Prop_lut3_I1_O)        0.124    21.973 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[3]_i_5/O
                         net (fo=5, routed)           0.731    22.704    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/iu_lsu_data[2]
    SLICE_X11Y61         LUT2 (Prop_lut2_I1_O)        0.124    22.828 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_36/O
                         net (fo=1, routed)           0.000    22.828    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_36_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.226 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_422_0[0]
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.340 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.340    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.674 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47/O[1]
                         net (fo=4, routed)           0.682    24.356    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[10]
    SLICE_X11Y63         LUT5 (Prop_lut5_I0_O)        0.331    24.687 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_299/O
                         net (fo=1, routed)           0.799    25.485    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[10]
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.332    25.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_207/O
                         net (fo=1, routed)           0.000    25.817    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_207_n_0
    SLICE_X10Y60         MUXF7 (Prop_muxf7_I0_O)      0.209    26.026 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_134/O
                         net (fo=1, routed)           0.000    26.026    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_81_0
    SLICE_X10Y60         MUXF8 (Prop_muxf8_I1_O)      0.088    26.114 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_73/O
                         net (fo=2, routed)           0.769    26.884    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_73_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I3_O)        0.319    27.203 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_34/O
                         net (fo=64, routed)          1.036    28.239    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_onehot_cur_st_reg[1]_4
    SLICE_X8Y70          LUT6 (Prop_lut6_I5_O)        0.124    28.363 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_22/O
                         net (fo=6, routed)           1.136    29.498    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[21]_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.124    29.622 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_253/O
                         net (fo=3, routed)           0.598    30.220    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_253_n_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I0_O)        0.124    30.344 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_180/O
                         net (fo=4, routed)           0.868    31.212    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_180_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124    31.336 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_10/O
                         net (fo=2, routed)           0.459    31.795    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_10_n_0
    SLICE_X4Y68          LUT5 (Prop_lut5_I0_O)        0.124    31.919 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_11/O
                         net (fo=1, routed)           0.867    32.786    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_11_n_0
    SLICE_X6Y69          LUT5 (Prop_lut5_I3_O)        0.124    32.910 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_6/O
                         net (fo=3, routed)           0.572    33.483    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_5
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.124    33.607 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_55/O
                         net (fo=1, routed)           0.000    33.607    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_55_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.139 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    34.139    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.452 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_7/O[3]
                         net (fo=10, routed)          0.730    35.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/alu_mad_adder_rst[31]
    SLICE_X9Y73          LUT4 (Prop_lut4_I3_O)        0.306    35.488 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16/O
                         net (fo=1, routed)           0.463    35.951    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16_n_0
    SLICE_X15Y73         LUT5 (Prop_lut5_I4_O)        0.124    36.075 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11/O
                         net (fo=1, routed)           0.594    36.668    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11_n_0
    SLICE_X18Y73         LUT4 (Prop_lut4_I2_O)        0.124    36.792 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_5/O
                         net (fo=4, routed)           0.335    37.128    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23_1
    SLICE_X20Y73         LUT6 (Prop_lut6_I5_O)        0.124    37.252 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33/O
                         net (fo=1, routed)           0.161    37.413    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33_n_0
    SLICE_X20Y73         LUT6 (Prop_lut6_I3_O)        0.124    37.537 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=4, routed)           0.478    38.015    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_8
    SLICE_X23Y70         LUT5 (Prop_lut5_I2_O)        0.124    38.139 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=3, routed)           0.733    38.871    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_5_0
    SLICE_X25Y69         LUT6 (Prop_lut6_I2_O)        0.124    38.995 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_9/O
                         net (fo=1, routed)           0.578    39.573    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/bus_state_reg_1
    SLICE_X28Y69         LUT6 (Prop_lut6_I4_O)        0.124    39.697 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/FSM_sequential_cur_st[2]_i_5/O
                         net (fo=9, routed)           0.347    40.044    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/bus_state_reg
    SLICE_X30Y69         LUT6 (Prop_lut6_I0_O)        0.124    40.168 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_i_3__0/O
                         net (fo=4, routed)           0.417    40.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X31Y68         LUT2 (Prop_lut2_I0_O)        0.124    40.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=3, routed)           0.326    41.034    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_4
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.124    41.158 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=16, routed)          0.759    41.917    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X29Y63         LUT4 (Prop_lut4_I0_O)        0.124    42.041 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_14/O
                         net (fo=3, routed)           0.538    42.579    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_14_n_0
    SLICE_X27Y56         LUT5 (Prop_lut5_I3_O)        0.124    42.703 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s2_req_pend_tmp_i_2/O
                         net (fo=4, routed)           0.635    43.338    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_ibus_if/m3_cur_st_reg[9]
    SLICE_X28Y59         LUT5 (Prop_lut5_I0_O)        0.124    43.462 r  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_ibus_if/m3_cur_st[9]_i_2/O
                         net (fo=11, routed)          0.843    44.305    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[9]_0
    SLICE_X27Y54         LUT2 (Prop_lut2_I1_O)        0.124    44.429 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[10]_i_2/O
                         net (fo=5, routed)           0.971    45.399    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[10]_i_2_n_0
    SLICE_X28Y52         LUT4 (Prop_lut4_I2_O)        0.124    45.523 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[13]_i_4/O
                         net (fo=5, routed)           0.879    46.402    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[13]_i_4_n_0
    SLICE_X21Y50         LUT2 (Prop_lut2_I0_O)        0.124    46.526 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8/O
                         net (fo=4, routed)           0.368    46.894    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8_n_0
    SLICE_X20Y50         LUT3 (Prop_lut3_I2_O)        0.124    47.018 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3/O
                         net (fo=4, routed)           0.704    47.721    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3_n_0
    SLICE_X22Y51         LUT4 (Prop_lut4_I0_O)        0.124    47.845 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5/O
                         net (fo=3, routed)           0.728    48.574    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5_n_0
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    48.698 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hwdata_vld_i_13/O
                         net (fo=34, routed)          0.864    49.562    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_8_0
    SLICE_X29Y57         LUT4 (Prop_lut4_I1_O)        0.124    49.686 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_3/O
                         net (fo=1, routed)           0.574    50.259    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_3_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I4_O)        0.124    50.383 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.659    51.043    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_3[4]
    SLICE_X35Y63         LUT2 (Prop_lut2_I1_O)        0.124    51.167 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9/O
                         net (fo=1, routed)           0.684    51.851    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I1_O)        0.124    51.975 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_5/O
                         net (fo=3, routed)           1.019    52.994    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[31]
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.124    53.118 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_2/O
                         net (fo=6, routed)           0.312    53.430    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_2
    SLICE_X33Y62         LUT6 (Prop_lut6_I5_O)        0.124    53.554 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[40]_i_1/O
                         net (fo=24, routed)          0.859    54.413    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/p_1_in[40]
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.124    54.537 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1/O
                         net (fo=23, routed)          0.593    55.130    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1_n_0
    SLICE_X39Y67         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.796    55.885    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X39Y67         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[14]/C
                         clock pessimism              0.296    56.181    
                         clock uncertainty           -0.035    56.146    
    SLICE_X39Y67         FDCE (Setup_fdce_C_CE)      -0.205    55.941    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[14]
  -------------------------------------------------------------------
                         required time                         55.941    
                         arrival time                         -55.130    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[39]/CE
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.899ns  (logic 10.687ns (21.855%)  route 38.212ns (78.145%))
  Logic Levels:           66  (CARRY4=5 LUT2=5 LUT3=6 LUT4=10 LUT5=10 LUT6=28 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.885ns = ( 55.885 - 50.000 ) 
    Source Clock Delay      (SCD):    6.231ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.933     6.231    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X34Y62         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDCE (Prop_fdce_C_Q)         0.419     6.650 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/Q
                         net (fo=6, routed)           0.700     7.350    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[12]
    SLICE_X33Y61         LUT5 (Prop_lut5_I1_O)        0.296     7.646 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=7, routed)           0.596     8.242    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X33Y59         LUT3 (Prop_lut3_I2_O)        0.124     8.366 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/hwdata_vld_i_9/O
                         net (fo=3, routed)           0.671     9.037    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_0
    SLICE_X32Y59         LUT6 (Prop_lut6_I1_O)        0.124     9.161 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_2/O
                         net (fo=54, routed)          1.147    10.308    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X17Y50         LUT6 (Prop_lut6_I2_O)        0.124    10.432 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32/O
                         net (fo=1, routed)           0.709    11.140    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.124    11.264 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29/O
                         net (fo=1, routed)           0.343    11.607    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29_n_0
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.124    11.731 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.282    12.014    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X19Y50         LUT6 (Prop_lut6_I4_O)        0.124    12.138 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_21/O
                         net (fo=1, routed)           0.509    12.647    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_21_n_0
    SLICE_X21Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.771 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.310    13.081    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.205 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_13/O
                         net (fo=1, routed)           0.483    13.688    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_13_n_0
    SLICE_X23Y53         LUT6 (Prop_lut6_I5_O)        0.124    13.812 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.554    14.366    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X27Y53         LUT6 (Prop_lut6_I1_O)        0.124    14.490 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7/O
                         net (fo=1, routed)           0.292    14.782    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7_n_0
    SLICE_X24Y53         LUT6 (Prop_lut6_I0_O)        0.124    14.906 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.434    15.340    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X26Y54         LUT6 (Prop_lut6_I0_O)        0.124    15.464 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4/O
                         net (fo=2, routed)           0.776    16.241    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.124    16.365 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_3__0/O
                         net (fo=9, routed)           0.698    17.063    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X31Y68         LUT5 (Prop_lut5_I2_O)        0.124    17.187 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[20]_i_4/O
                         net (fo=33, routed)          1.055    18.242    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cpu_req_bus_grnt_reg[0]_0
    SLICE_X30Y71         LUT4 (Prop_lut4_I0_O)        0.124    18.366 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[3]_i_5/O
                         net (fo=1, routed)           0.410    18.776    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[3]_i_2
    SLICE_X29Y70         LUT5 (Prop_lut5_I0_O)        0.124    18.900 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[3]_i_3/O
                         net (fo=2, routed)           0.464    19.364    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[4]_i_2[2]
    SLICE_X24Y69         LUT3 (Prop_lut3_I2_O)        0.124    19.488 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[3]_i_4/O
                         net (fo=1, routed)           1.138    20.626    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[3]
    SLICE_X18Y68         LUT6 (Prop_lut6_I5_O)        0.124    20.750 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[3]_i_2/O
                         net (fo=2, routed)           0.314    21.064    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[3]
    SLICE_X18Y67         LUT4 (Prop_lut4_I0_O)        0.124    21.188 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[3]_i_1/O
                         net (fo=20, routed)          0.661    21.849    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[3]
    SLICE_X13Y62         LUT3 (Prop_lut3_I1_O)        0.124    21.973 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[3]_i_5/O
                         net (fo=5, routed)           0.731    22.704    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/iu_lsu_data[2]
    SLICE_X11Y61         LUT2 (Prop_lut2_I1_O)        0.124    22.828 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_36/O
                         net (fo=1, routed)           0.000    22.828    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_36_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.226 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_422_0[0]
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.340 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.340    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.674 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47/O[1]
                         net (fo=4, routed)           0.682    24.356    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[10]
    SLICE_X11Y63         LUT5 (Prop_lut5_I0_O)        0.331    24.687 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_299/O
                         net (fo=1, routed)           0.799    25.485    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[10]
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.332    25.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_207/O
                         net (fo=1, routed)           0.000    25.817    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_207_n_0
    SLICE_X10Y60         MUXF7 (Prop_muxf7_I0_O)      0.209    26.026 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_134/O
                         net (fo=1, routed)           0.000    26.026    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_81_0
    SLICE_X10Y60         MUXF8 (Prop_muxf8_I1_O)      0.088    26.114 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_73/O
                         net (fo=2, routed)           0.769    26.884    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_73_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I3_O)        0.319    27.203 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_34/O
                         net (fo=64, routed)          1.036    28.239    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_onehot_cur_st_reg[1]_4
    SLICE_X8Y70          LUT6 (Prop_lut6_I5_O)        0.124    28.363 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_22/O
                         net (fo=6, routed)           1.136    29.498    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[21]_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.124    29.622 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_253/O
                         net (fo=3, routed)           0.598    30.220    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_253_n_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I0_O)        0.124    30.344 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_180/O
                         net (fo=4, routed)           0.868    31.212    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_180_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124    31.336 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_10/O
                         net (fo=2, routed)           0.459    31.795    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_10_n_0
    SLICE_X4Y68          LUT5 (Prop_lut5_I0_O)        0.124    31.919 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_11/O
                         net (fo=1, routed)           0.867    32.786    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_11_n_0
    SLICE_X6Y69          LUT5 (Prop_lut5_I3_O)        0.124    32.910 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_6/O
                         net (fo=3, routed)           0.572    33.483    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_5
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.124    33.607 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_55/O
                         net (fo=1, routed)           0.000    33.607    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_55_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.139 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    34.139    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.452 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_7/O[3]
                         net (fo=10, routed)          0.730    35.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/alu_mad_adder_rst[31]
    SLICE_X9Y73          LUT4 (Prop_lut4_I3_O)        0.306    35.488 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16/O
                         net (fo=1, routed)           0.463    35.951    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16_n_0
    SLICE_X15Y73         LUT5 (Prop_lut5_I4_O)        0.124    36.075 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11/O
                         net (fo=1, routed)           0.594    36.668    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11_n_0
    SLICE_X18Y73         LUT4 (Prop_lut4_I2_O)        0.124    36.792 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_5/O
                         net (fo=4, routed)           0.335    37.128    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23_1
    SLICE_X20Y73         LUT6 (Prop_lut6_I5_O)        0.124    37.252 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33/O
                         net (fo=1, routed)           0.161    37.413    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33_n_0
    SLICE_X20Y73         LUT6 (Prop_lut6_I3_O)        0.124    37.537 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=4, routed)           0.478    38.015    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_8
    SLICE_X23Y70         LUT5 (Prop_lut5_I2_O)        0.124    38.139 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=3, routed)           0.733    38.871    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_5_0
    SLICE_X25Y69         LUT6 (Prop_lut6_I2_O)        0.124    38.995 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_9/O
                         net (fo=1, routed)           0.578    39.573    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/bus_state_reg_1
    SLICE_X28Y69         LUT6 (Prop_lut6_I4_O)        0.124    39.697 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/FSM_sequential_cur_st[2]_i_5/O
                         net (fo=9, routed)           0.347    40.044    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/bus_state_reg
    SLICE_X30Y69         LUT6 (Prop_lut6_I0_O)        0.124    40.168 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_i_3__0/O
                         net (fo=4, routed)           0.417    40.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X31Y68         LUT2 (Prop_lut2_I0_O)        0.124    40.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=3, routed)           0.326    41.034    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_4
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.124    41.158 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=16, routed)          0.759    41.917    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X29Y63         LUT4 (Prop_lut4_I0_O)        0.124    42.041 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_14/O
                         net (fo=3, routed)           0.538    42.579    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_14_n_0
    SLICE_X27Y56         LUT5 (Prop_lut5_I3_O)        0.124    42.703 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s2_req_pend_tmp_i_2/O
                         net (fo=4, routed)           0.635    43.338    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_ibus_if/m3_cur_st_reg[9]
    SLICE_X28Y59         LUT5 (Prop_lut5_I0_O)        0.124    43.462 r  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_ibus_if/m3_cur_st[9]_i_2/O
                         net (fo=11, routed)          0.843    44.305    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[9]_0
    SLICE_X27Y54         LUT2 (Prop_lut2_I1_O)        0.124    44.429 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[10]_i_2/O
                         net (fo=5, routed)           0.971    45.399    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[10]_i_2_n_0
    SLICE_X28Y52         LUT4 (Prop_lut4_I2_O)        0.124    45.523 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[13]_i_4/O
                         net (fo=5, routed)           0.879    46.402    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[13]_i_4_n_0
    SLICE_X21Y50         LUT2 (Prop_lut2_I0_O)        0.124    46.526 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8/O
                         net (fo=4, routed)           0.368    46.894    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8_n_0
    SLICE_X20Y50         LUT3 (Prop_lut3_I2_O)        0.124    47.018 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3/O
                         net (fo=4, routed)           0.704    47.721    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3_n_0
    SLICE_X22Y51         LUT4 (Prop_lut4_I0_O)        0.124    47.845 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5/O
                         net (fo=3, routed)           0.728    48.574    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5_n_0
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    48.698 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hwdata_vld_i_13/O
                         net (fo=34, routed)          0.864    49.562    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_8_0
    SLICE_X29Y57         LUT4 (Prop_lut4_I1_O)        0.124    49.686 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_3/O
                         net (fo=1, routed)           0.574    50.259    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_3_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I4_O)        0.124    50.383 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.659    51.043    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_3[4]
    SLICE_X35Y63         LUT2 (Prop_lut2_I1_O)        0.124    51.167 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9/O
                         net (fo=1, routed)           0.684    51.851    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I1_O)        0.124    51.975 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_5/O
                         net (fo=3, routed)           1.019    52.994    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[31]
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.124    53.118 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_2/O
                         net (fo=6, routed)           0.312    53.430    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_2
    SLICE_X33Y62         LUT6 (Prop_lut6_I5_O)        0.124    53.554 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[40]_i_1/O
                         net (fo=24, routed)          0.859    54.413    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/p_1_in[40]
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.124    54.537 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1/O
                         net (fo=23, routed)          0.593    55.130    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1_n_0
    SLICE_X39Y67         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.796    55.885    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X39Y67         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[39]/C
                         clock pessimism              0.296    56.181    
                         clock uncertainty           -0.035    56.146    
    SLICE_X39Y67         FDCE (Setup_fdce_C_CE)      -0.205    55.941    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[39]
  -------------------------------------------------------------------
                         required time                         55.941    
                         arrival time                         -55.130    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.794ns  (logic 10.687ns (21.902%)  route 38.107ns (78.098%))
  Logic Levels:           66  (CARRY4=5 LUT2=5 LUT3=6 LUT4=10 LUT5=10 LUT6=28 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.886ns = ( 55.886 - 50.000 ) 
    Source Clock Delay      (SCD):    6.231ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.933     6.231    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X34Y62         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDCE (Prop_fdce_C_Q)         0.419     6.650 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/Q
                         net (fo=6, routed)           0.700     7.350    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[12]
    SLICE_X33Y61         LUT5 (Prop_lut5_I1_O)        0.296     7.646 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=7, routed)           0.596     8.242    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X33Y59         LUT3 (Prop_lut3_I2_O)        0.124     8.366 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/hwdata_vld_i_9/O
                         net (fo=3, routed)           0.671     9.037    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_0
    SLICE_X32Y59         LUT6 (Prop_lut6_I1_O)        0.124     9.161 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_2/O
                         net (fo=54, routed)          1.147    10.308    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X17Y50         LUT6 (Prop_lut6_I2_O)        0.124    10.432 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32/O
                         net (fo=1, routed)           0.709    11.140    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.124    11.264 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29/O
                         net (fo=1, routed)           0.343    11.607    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29_n_0
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.124    11.731 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.282    12.014    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X19Y50         LUT6 (Prop_lut6_I4_O)        0.124    12.138 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_21/O
                         net (fo=1, routed)           0.509    12.647    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_21_n_0
    SLICE_X21Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.771 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.310    13.081    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.205 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_13/O
                         net (fo=1, routed)           0.483    13.688    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_13_n_0
    SLICE_X23Y53         LUT6 (Prop_lut6_I5_O)        0.124    13.812 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.554    14.366    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X27Y53         LUT6 (Prop_lut6_I1_O)        0.124    14.490 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7/O
                         net (fo=1, routed)           0.292    14.782    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7_n_0
    SLICE_X24Y53         LUT6 (Prop_lut6_I0_O)        0.124    14.906 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.434    15.340    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X26Y54         LUT6 (Prop_lut6_I0_O)        0.124    15.464 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4/O
                         net (fo=2, routed)           0.776    16.241    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.124    16.365 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_3__0/O
                         net (fo=9, routed)           0.698    17.063    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X31Y68         LUT5 (Prop_lut5_I2_O)        0.124    17.187 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[20]_i_4/O
                         net (fo=33, routed)          1.055    18.242    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cpu_req_bus_grnt_reg[0]_0
    SLICE_X30Y71         LUT4 (Prop_lut4_I0_O)        0.124    18.366 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[3]_i_5/O
                         net (fo=1, routed)           0.410    18.776    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[3]_i_2
    SLICE_X29Y70         LUT5 (Prop_lut5_I0_O)        0.124    18.900 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[3]_i_3/O
                         net (fo=2, routed)           0.464    19.364    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[4]_i_2[2]
    SLICE_X24Y69         LUT3 (Prop_lut3_I2_O)        0.124    19.488 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[3]_i_4/O
                         net (fo=1, routed)           1.138    20.626    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[3]
    SLICE_X18Y68         LUT6 (Prop_lut6_I5_O)        0.124    20.750 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[3]_i_2/O
                         net (fo=2, routed)           0.314    21.064    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[3]
    SLICE_X18Y67         LUT4 (Prop_lut4_I0_O)        0.124    21.188 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[3]_i_1/O
                         net (fo=20, routed)          0.661    21.849    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[3]
    SLICE_X13Y62         LUT3 (Prop_lut3_I1_O)        0.124    21.973 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[3]_i_5/O
                         net (fo=5, routed)           0.731    22.704    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/iu_lsu_data[2]
    SLICE_X11Y61         LUT2 (Prop_lut2_I1_O)        0.124    22.828 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_36/O
                         net (fo=1, routed)           0.000    22.828    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_36_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.226 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_422_0[0]
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.340 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.340    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.674 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47/O[1]
                         net (fo=4, routed)           0.682    24.356    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[10]
    SLICE_X11Y63         LUT5 (Prop_lut5_I0_O)        0.331    24.687 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_299/O
                         net (fo=1, routed)           0.799    25.485    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[10]
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.332    25.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_207/O
                         net (fo=1, routed)           0.000    25.817    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_207_n_0
    SLICE_X10Y60         MUXF7 (Prop_muxf7_I0_O)      0.209    26.026 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_134/O
                         net (fo=1, routed)           0.000    26.026    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_81_0
    SLICE_X10Y60         MUXF8 (Prop_muxf8_I1_O)      0.088    26.114 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_73/O
                         net (fo=2, routed)           0.769    26.884    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_73_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I3_O)        0.319    27.203 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_34/O
                         net (fo=64, routed)          1.036    28.239    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_onehot_cur_st_reg[1]_4
    SLICE_X8Y70          LUT6 (Prop_lut6_I5_O)        0.124    28.363 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_22/O
                         net (fo=6, routed)           1.136    29.498    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[21]_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.124    29.622 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_253/O
                         net (fo=3, routed)           0.598    30.220    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_253_n_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I0_O)        0.124    30.344 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_180/O
                         net (fo=4, routed)           0.868    31.212    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_180_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124    31.336 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_10/O
                         net (fo=2, routed)           0.459    31.795    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_10_n_0
    SLICE_X4Y68          LUT5 (Prop_lut5_I0_O)        0.124    31.919 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_11/O
                         net (fo=1, routed)           0.867    32.786    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_11_n_0
    SLICE_X6Y69          LUT5 (Prop_lut5_I3_O)        0.124    32.910 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_6/O
                         net (fo=3, routed)           0.572    33.483    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_5
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.124    33.607 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_55/O
                         net (fo=1, routed)           0.000    33.607    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_55_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.139 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    34.139    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.452 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_7/O[3]
                         net (fo=10, routed)          0.730    35.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/alu_mad_adder_rst[31]
    SLICE_X9Y73          LUT4 (Prop_lut4_I3_O)        0.306    35.488 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16/O
                         net (fo=1, routed)           0.463    35.951    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16_n_0
    SLICE_X15Y73         LUT5 (Prop_lut5_I4_O)        0.124    36.075 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11/O
                         net (fo=1, routed)           0.594    36.668    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11_n_0
    SLICE_X18Y73         LUT4 (Prop_lut4_I2_O)        0.124    36.792 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_5/O
                         net (fo=4, routed)           0.335    37.128    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23_1
    SLICE_X20Y73         LUT6 (Prop_lut6_I5_O)        0.124    37.252 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33/O
                         net (fo=1, routed)           0.161    37.413    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33_n_0
    SLICE_X20Y73         LUT6 (Prop_lut6_I3_O)        0.124    37.537 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=4, routed)           0.478    38.015    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_8
    SLICE_X23Y70         LUT5 (Prop_lut5_I2_O)        0.124    38.139 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=3, routed)           0.733    38.871    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_5_0
    SLICE_X25Y69         LUT6 (Prop_lut6_I2_O)        0.124    38.995 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_9/O
                         net (fo=1, routed)           0.578    39.573    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/bus_state_reg_1
    SLICE_X28Y69         LUT6 (Prop_lut6_I4_O)        0.124    39.697 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/FSM_sequential_cur_st[2]_i_5/O
                         net (fo=9, routed)           0.347    40.044    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/bus_state_reg
    SLICE_X30Y69         LUT6 (Prop_lut6_I0_O)        0.124    40.168 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_i_3__0/O
                         net (fo=4, routed)           0.417    40.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X31Y68         LUT2 (Prop_lut2_I0_O)        0.124    40.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=3, routed)           0.326    41.034    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_4
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.124    41.158 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=16, routed)          0.759    41.917    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X29Y63         LUT4 (Prop_lut4_I0_O)        0.124    42.041 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_14/O
                         net (fo=3, routed)           0.538    42.579    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_14_n_0
    SLICE_X27Y56         LUT5 (Prop_lut5_I3_O)        0.124    42.703 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s2_req_pend_tmp_i_2/O
                         net (fo=4, routed)           0.635    43.338    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_ibus_if/m3_cur_st_reg[9]
    SLICE_X28Y59         LUT5 (Prop_lut5_I0_O)        0.124    43.462 r  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_ibus_if/m3_cur_st[9]_i_2/O
                         net (fo=11, routed)          0.843    44.305    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[9]_0
    SLICE_X27Y54         LUT2 (Prop_lut2_I1_O)        0.124    44.429 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[10]_i_2/O
                         net (fo=5, routed)           0.971    45.399    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[10]_i_2_n_0
    SLICE_X28Y52         LUT4 (Prop_lut4_I2_O)        0.124    45.523 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[13]_i_4/O
                         net (fo=5, routed)           0.879    46.402    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[13]_i_4_n_0
    SLICE_X21Y50         LUT2 (Prop_lut2_I0_O)        0.124    46.526 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8/O
                         net (fo=4, routed)           0.368    46.894    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8_n_0
    SLICE_X20Y50         LUT3 (Prop_lut3_I2_O)        0.124    47.018 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3/O
                         net (fo=4, routed)           0.704    47.721    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3_n_0
    SLICE_X22Y51         LUT4 (Prop_lut4_I0_O)        0.124    47.845 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5/O
                         net (fo=3, routed)           0.728    48.574    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5_n_0
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    48.698 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hwdata_vld_i_13/O
                         net (fo=34, routed)          0.864    49.562    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_8_0
    SLICE_X29Y57         LUT4 (Prop_lut4_I1_O)        0.124    49.686 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_3/O
                         net (fo=1, routed)           0.574    50.259    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_3_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I4_O)        0.124    50.383 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.659    51.043    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_3[4]
    SLICE_X35Y63         LUT2 (Prop_lut2_I1_O)        0.124    51.167 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9/O
                         net (fo=1, routed)           0.684    51.851    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I1_O)        0.124    51.975 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_5/O
                         net (fo=3, routed)           1.019    52.994    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[31]
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.124    53.118 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_2/O
                         net (fo=6, routed)           0.312    53.430    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_2
    SLICE_X33Y62         LUT6 (Prop_lut6_I5_O)        0.124    53.554 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[40]_i_1/O
                         net (fo=24, routed)          0.859    54.413    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/p_1_in[40]
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.124    54.537 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1/O
                         net (fo=23, routed)          0.489    55.025    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1_n_0
    SLICE_X41Y66         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.797    55.886    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X41Y66         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[15]/C
                         clock pessimism              0.296    56.182    
                         clock uncertainty           -0.035    56.147    
    SLICE_X41Y66         FDCE (Setup_fdce_C_CE)      -0.205    55.942    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[15]
  -------------------------------------------------------------------
                         required time                         55.942    
                         arrival time                         -55.025    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.794ns  (logic 10.687ns (21.902%)  route 38.107ns (78.098%))
  Logic Levels:           66  (CARRY4=5 LUT2=5 LUT3=6 LUT4=10 LUT5=10 LUT6=28 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.886ns = ( 55.886 - 50.000 ) 
    Source Clock Delay      (SCD):    6.231ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.933     6.231    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X34Y62         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDCE (Prop_fdce_C_Q)         0.419     6.650 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/Q
                         net (fo=6, routed)           0.700     7.350    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[12]
    SLICE_X33Y61         LUT5 (Prop_lut5_I1_O)        0.296     7.646 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=7, routed)           0.596     8.242    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X33Y59         LUT3 (Prop_lut3_I2_O)        0.124     8.366 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/hwdata_vld_i_9/O
                         net (fo=3, routed)           0.671     9.037    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_0
    SLICE_X32Y59         LUT6 (Prop_lut6_I1_O)        0.124     9.161 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_2/O
                         net (fo=54, routed)          1.147    10.308    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X17Y50         LUT6 (Prop_lut6_I2_O)        0.124    10.432 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32/O
                         net (fo=1, routed)           0.709    11.140    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.124    11.264 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29/O
                         net (fo=1, routed)           0.343    11.607    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29_n_0
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.124    11.731 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.282    12.014    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X19Y50         LUT6 (Prop_lut6_I4_O)        0.124    12.138 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_21/O
                         net (fo=1, routed)           0.509    12.647    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_21_n_0
    SLICE_X21Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.771 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.310    13.081    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.205 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_13/O
                         net (fo=1, routed)           0.483    13.688    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_13_n_0
    SLICE_X23Y53         LUT6 (Prop_lut6_I5_O)        0.124    13.812 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.554    14.366    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X27Y53         LUT6 (Prop_lut6_I1_O)        0.124    14.490 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7/O
                         net (fo=1, routed)           0.292    14.782    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7_n_0
    SLICE_X24Y53         LUT6 (Prop_lut6_I0_O)        0.124    14.906 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.434    15.340    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X26Y54         LUT6 (Prop_lut6_I0_O)        0.124    15.464 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4/O
                         net (fo=2, routed)           0.776    16.241    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.124    16.365 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_3__0/O
                         net (fo=9, routed)           0.698    17.063    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X31Y68         LUT5 (Prop_lut5_I2_O)        0.124    17.187 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[20]_i_4/O
                         net (fo=33, routed)          1.055    18.242    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cpu_req_bus_grnt_reg[0]_0
    SLICE_X30Y71         LUT4 (Prop_lut4_I0_O)        0.124    18.366 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[3]_i_5/O
                         net (fo=1, routed)           0.410    18.776    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[3]_i_2
    SLICE_X29Y70         LUT5 (Prop_lut5_I0_O)        0.124    18.900 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[3]_i_3/O
                         net (fo=2, routed)           0.464    19.364    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[4]_i_2[2]
    SLICE_X24Y69         LUT3 (Prop_lut3_I2_O)        0.124    19.488 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[3]_i_4/O
                         net (fo=1, routed)           1.138    20.626    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[3]
    SLICE_X18Y68         LUT6 (Prop_lut6_I5_O)        0.124    20.750 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[3]_i_2/O
                         net (fo=2, routed)           0.314    21.064    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[3]
    SLICE_X18Y67         LUT4 (Prop_lut4_I0_O)        0.124    21.188 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[3]_i_1/O
                         net (fo=20, routed)          0.661    21.849    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[3]
    SLICE_X13Y62         LUT3 (Prop_lut3_I1_O)        0.124    21.973 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[3]_i_5/O
                         net (fo=5, routed)           0.731    22.704    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/iu_lsu_data[2]
    SLICE_X11Y61         LUT2 (Prop_lut2_I1_O)        0.124    22.828 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_36/O
                         net (fo=1, routed)           0.000    22.828    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_36_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.226 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_422_0[0]
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.340 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.340    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.674 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47/O[1]
                         net (fo=4, routed)           0.682    24.356    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[10]
    SLICE_X11Y63         LUT5 (Prop_lut5_I0_O)        0.331    24.687 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_299/O
                         net (fo=1, routed)           0.799    25.485    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[10]
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.332    25.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_207/O
                         net (fo=1, routed)           0.000    25.817    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_207_n_0
    SLICE_X10Y60         MUXF7 (Prop_muxf7_I0_O)      0.209    26.026 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_134/O
                         net (fo=1, routed)           0.000    26.026    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_81_0
    SLICE_X10Y60         MUXF8 (Prop_muxf8_I1_O)      0.088    26.114 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_73/O
                         net (fo=2, routed)           0.769    26.884    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_73_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I3_O)        0.319    27.203 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_34/O
                         net (fo=64, routed)          1.036    28.239    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_onehot_cur_st_reg[1]_4
    SLICE_X8Y70          LUT6 (Prop_lut6_I5_O)        0.124    28.363 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_22/O
                         net (fo=6, routed)           1.136    29.498    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[21]_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.124    29.622 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_253/O
                         net (fo=3, routed)           0.598    30.220    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_253_n_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I0_O)        0.124    30.344 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_180/O
                         net (fo=4, routed)           0.868    31.212    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_180_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124    31.336 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_10/O
                         net (fo=2, routed)           0.459    31.795    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_10_n_0
    SLICE_X4Y68          LUT5 (Prop_lut5_I0_O)        0.124    31.919 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_11/O
                         net (fo=1, routed)           0.867    32.786    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_11_n_0
    SLICE_X6Y69          LUT5 (Prop_lut5_I3_O)        0.124    32.910 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_6/O
                         net (fo=3, routed)           0.572    33.483    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_5
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.124    33.607 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_55/O
                         net (fo=1, routed)           0.000    33.607    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_55_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.139 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    34.139    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.452 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_7/O[3]
                         net (fo=10, routed)          0.730    35.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/alu_mad_adder_rst[31]
    SLICE_X9Y73          LUT4 (Prop_lut4_I3_O)        0.306    35.488 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16/O
                         net (fo=1, routed)           0.463    35.951    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16_n_0
    SLICE_X15Y73         LUT5 (Prop_lut5_I4_O)        0.124    36.075 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11/O
                         net (fo=1, routed)           0.594    36.668    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11_n_0
    SLICE_X18Y73         LUT4 (Prop_lut4_I2_O)        0.124    36.792 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_5/O
                         net (fo=4, routed)           0.335    37.128    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23_1
    SLICE_X20Y73         LUT6 (Prop_lut6_I5_O)        0.124    37.252 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33/O
                         net (fo=1, routed)           0.161    37.413    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33_n_0
    SLICE_X20Y73         LUT6 (Prop_lut6_I3_O)        0.124    37.537 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=4, routed)           0.478    38.015    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_8
    SLICE_X23Y70         LUT5 (Prop_lut5_I2_O)        0.124    38.139 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=3, routed)           0.733    38.871    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_5_0
    SLICE_X25Y69         LUT6 (Prop_lut6_I2_O)        0.124    38.995 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_9/O
                         net (fo=1, routed)           0.578    39.573    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/bus_state_reg_1
    SLICE_X28Y69         LUT6 (Prop_lut6_I4_O)        0.124    39.697 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/FSM_sequential_cur_st[2]_i_5/O
                         net (fo=9, routed)           0.347    40.044    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/bus_state_reg
    SLICE_X30Y69         LUT6 (Prop_lut6_I0_O)        0.124    40.168 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_i_3__0/O
                         net (fo=4, routed)           0.417    40.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X31Y68         LUT2 (Prop_lut2_I0_O)        0.124    40.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=3, routed)           0.326    41.034    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_4
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.124    41.158 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=16, routed)          0.759    41.917    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X29Y63         LUT4 (Prop_lut4_I0_O)        0.124    42.041 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_14/O
                         net (fo=3, routed)           0.538    42.579    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_14_n_0
    SLICE_X27Y56         LUT5 (Prop_lut5_I3_O)        0.124    42.703 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s2_req_pend_tmp_i_2/O
                         net (fo=4, routed)           0.635    43.338    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_ibus_if/m3_cur_st_reg[9]
    SLICE_X28Y59         LUT5 (Prop_lut5_I0_O)        0.124    43.462 r  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_ibus_if/m3_cur_st[9]_i_2/O
                         net (fo=11, routed)          0.843    44.305    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[9]_0
    SLICE_X27Y54         LUT2 (Prop_lut2_I1_O)        0.124    44.429 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[10]_i_2/O
                         net (fo=5, routed)           0.971    45.399    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[10]_i_2_n_0
    SLICE_X28Y52         LUT4 (Prop_lut4_I2_O)        0.124    45.523 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[13]_i_4/O
                         net (fo=5, routed)           0.879    46.402    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[13]_i_4_n_0
    SLICE_X21Y50         LUT2 (Prop_lut2_I0_O)        0.124    46.526 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8/O
                         net (fo=4, routed)           0.368    46.894    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8_n_0
    SLICE_X20Y50         LUT3 (Prop_lut3_I2_O)        0.124    47.018 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3/O
                         net (fo=4, routed)           0.704    47.721    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3_n_0
    SLICE_X22Y51         LUT4 (Prop_lut4_I0_O)        0.124    47.845 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5/O
                         net (fo=3, routed)           0.728    48.574    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5_n_0
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    48.698 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hwdata_vld_i_13/O
                         net (fo=34, routed)          0.864    49.562    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_8_0
    SLICE_X29Y57         LUT4 (Prop_lut4_I1_O)        0.124    49.686 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_3/O
                         net (fo=1, routed)           0.574    50.259    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_3_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I4_O)        0.124    50.383 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.659    51.043    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_3[4]
    SLICE_X35Y63         LUT2 (Prop_lut2_I1_O)        0.124    51.167 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9/O
                         net (fo=1, routed)           0.684    51.851    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I1_O)        0.124    51.975 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_5/O
                         net (fo=3, routed)           1.019    52.994    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[31]
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.124    53.118 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_2/O
                         net (fo=6, routed)           0.312    53.430    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_2
    SLICE_X33Y62         LUT6 (Prop_lut6_I5_O)        0.124    53.554 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[40]_i_1/O
                         net (fo=24, routed)          0.859    54.413    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/p_1_in[40]
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.124    54.537 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1/O
                         net (fo=23, routed)          0.489    55.025    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1_n_0
    SLICE_X41Y66         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.797    55.886    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X41Y66         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[16]/C
                         clock pessimism              0.296    56.182    
                         clock uncertainty           -0.035    56.147    
    SLICE_X41Y66         FDCE (Setup_fdce_C_CE)      -0.205    55.942    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[16]
  -------------------------------------------------------------------
                         required time                         55.942    
                         arrival time                         -55.025    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.794ns  (logic 10.687ns (21.902%)  route 38.107ns (78.098%))
  Logic Levels:           66  (CARRY4=5 LUT2=5 LUT3=6 LUT4=10 LUT5=10 LUT6=28 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.886ns = ( 55.886 - 50.000 ) 
    Source Clock Delay      (SCD):    6.231ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.933     6.231    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X34Y62         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDCE (Prop_fdce_C_Q)         0.419     6.650 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/Q
                         net (fo=6, routed)           0.700     7.350    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[12]
    SLICE_X33Y61         LUT5 (Prop_lut5_I1_O)        0.296     7.646 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=7, routed)           0.596     8.242    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X33Y59         LUT3 (Prop_lut3_I2_O)        0.124     8.366 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/hwdata_vld_i_9/O
                         net (fo=3, routed)           0.671     9.037    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_0
    SLICE_X32Y59         LUT6 (Prop_lut6_I1_O)        0.124     9.161 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_2/O
                         net (fo=54, routed)          1.147    10.308    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X17Y50         LUT6 (Prop_lut6_I2_O)        0.124    10.432 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32/O
                         net (fo=1, routed)           0.709    11.140    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.124    11.264 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29/O
                         net (fo=1, routed)           0.343    11.607    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29_n_0
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.124    11.731 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.282    12.014    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X19Y50         LUT6 (Prop_lut6_I4_O)        0.124    12.138 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_21/O
                         net (fo=1, routed)           0.509    12.647    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_21_n_0
    SLICE_X21Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.771 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.310    13.081    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.205 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_13/O
                         net (fo=1, routed)           0.483    13.688    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_13_n_0
    SLICE_X23Y53         LUT6 (Prop_lut6_I5_O)        0.124    13.812 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.554    14.366    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X27Y53         LUT6 (Prop_lut6_I1_O)        0.124    14.490 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7/O
                         net (fo=1, routed)           0.292    14.782    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7_n_0
    SLICE_X24Y53         LUT6 (Prop_lut6_I0_O)        0.124    14.906 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.434    15.340    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X26Y54         LUT6 (Prop_lut6_I0_O)        0.124    15.464 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4/O
                         net (fo=2, routed)           0.776    16.241    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.124    16.365 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_3__0/O
                         net (fo=9, routed)           0.698    17.063    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X31Y68         LUT5 (Prop_lut5_I2_O)        0.124    17.187 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[20]_i_4/O
                         net (fo=33, routed)          1.055    18.242    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cpu_req_bus_grnt_reg[0]_0
    SLICE_X30Y71         LUT4 (Prop_lut4_I0_O)        0.124    18.366 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[3]_i_5/O
                         net (fo=1, routed)           0.410    18.776    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[3]_i_2
    SLICE_X29Y70         LUT5 (Prop_lut5_I0_O)        0.124    18.900 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[3]_i_3/O
                         net (fo=2, routed)           0.464    19.364    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[4]_i_2[2]
    SLICE_X24Y69         LUT3 (Prop_lut3_I2_O)        0.124    19.488 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[3]_i_4/O
                         net (fo=1, routed)           1.138    20.626    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[3]
    SLICE_X18Y68         LUT6 (Prop_lut6_I5_O)        0.124    20.750 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[3]_i_2/O
                         net (fo=2, routed)           0.314    21.064    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[3]
    SLICE_X18Y67         LUT4 (Prop_lut4_I0_O)        0.124    21.188 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[3]_i_1/O
                         net (fo=20, routed)          0.661    21.849    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[3]
    SLICE_X13Y62         LUT3 (Prop_lut3_I1_O)        0.124    21.973 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[3]_i_5/O
                         net (fo=5, routed)           0.731    22.704    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/iu_lsu_data[2]
    SLICE_X11Y61         LUT2 (Prop_lut2_I1_O)        0.124    22.828 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_36/O
                         net (fo=1, routed)           0.000    22.828    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_36_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.226 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_422_0[0]
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.340 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.340    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.674 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47/O[1]
                         net (fo=4, routed)           0.682    24.356    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[10]
    SLICE_X11Y63         LUT5 (Prop_lut5_I0_O)        0.331    24.687 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_299/O
                         net (fo=1, routed)           0.799    25.485    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[10]
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.332    25.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_207/O
                         net (fo=1, routed)           0.000    25.817    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_207_n_0
    SLICE_X10Y60         MUXF7 (Prop_muxf7_I0_O)      0.209    26.026 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_134/O
                         net (fo=1, routed)           0.000    26.026    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_81_0
    SLICE_X10Y60         MUXF8 (Prop_muxf8_I1_O)      0.088    26.114 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_73/O
                         net (fo=2, routed)           0.769    26.884    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_73_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I3_O)        0.319    27.203 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_34/O
                         net (fo=64, routed)          1.036    28.239    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_onehot_cur_st_reg[1]_4
    SLICE_X8Y70          LUT6 (Prop_lut6_I5_O)        0.124    28.363 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_22/O
                         net (fo=6, routed)           1.136    29.498    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[21]_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.124    29.622 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_253/O
                         net (fo=3, routed)           0.598    30.220    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_253_n_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I0_O)        0.124    30.344 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_180/O
                         net (fo=4, routed)           0.868    31.212    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_180_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124    31.336 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_10/O
                         net (fo=2, routed)           0.459    31.795    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_10_n_0
    SLICE_X4Y68          LUT5 (Prop_lut5_I0_O)        0.124    31.919 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_11/O
                         net (fo=1, routed)           0.867    32.786    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_11_n_0
    SLICE_X6Y69          LUT5 (Prop_lut5_I3_O)        0.124    32.910 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_6/O
                         net (fo=3, routed)           0.572    33.483    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_5
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.124    33.607 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_55/O
                         net (fo=1, routed)           0.000    33.607    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_55_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.139 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    34.139    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.452 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_7/O[3]
                         net (fo=10, routed)          0.730    35.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/alu_mad_adder_rst[31]
    SLICE_X9Y73          LUT4 (Prop_lut4_I3_O)        0.306    35.488 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16/O
                         net (fo=1, routed)           0.463    35.951    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16_n_0
    SLICE_X15Y73         LUT5 (Prop_lut5_I4_O)        0.124    36.075 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11/O
                         net (fo=1, routed)           0.594    36.668    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11_n_0
    SLICE_X18Y73         LUT4 (Prop_lut4_I2_O)        0.124    36.792 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_5/O
                         net (fo=4, routed)           0.335    37.128    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23_1
    SLICE_X20Y73         LUT6 (Prop_lut6_I5_O)        0.124    37.252 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33/O
                         net (fo=1, routed)           0.161    37.413    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33_n_0
    SLICE_X20Y73         LUT6 (Prop_lut6_I3_O)        0.124    37.537 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=4, routed)           0.478    38.015    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_8
    SLICE_X23Y70         LUT5 (Prop_lut5_I2_O)        0.124    38.139 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=3, routed)           0.733    38.871    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_5_0
    SLICE_X25Y69         LUT6 (Prop_lut6_I2_O)        0.124    38.995 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_9/O
                         net (fo=1, routed)           0.578    39.573    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/bus_state_reg_1
    SLICE_X28Y69         LUT6 (Prop_lut6_I4_O)        0.124    39.697 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/FSM_sequential_cur_st[2]_i_5/O
                         net (fo=9, routed)           0.347    40.044    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/bus_state_reg
    SLICE_X30Y69         LUT6 (Prop_lut6_I0_O)        0.124    40.168 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_i_3__0/O
                         net (fo=4, routed)           0.417    40.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X31Y68         LUT2 (Prop_lut2_I0_O)        0.124    40.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=3, routed)           0.326    41.034    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_4
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.124    41.158 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=16, routed)          0.759    41.917    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X29Y63         LUT4 (Prop_lut4_I0_O)        0.124    42.041 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_14/O
                         net (fo=3, routed)           0.538    42.579    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_14_n_0
    SLICE_X27Y56         LUT5 (Prop_lut5_I3_O)        0.124    42.703 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s2_req_pend_tmp_i_2/O
                         net (fo=4, routed)           0.635    43.338    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_ibus_if/m3_cur_st_reg[9]
    SLICE_X28Y59         LUT5 (Prop_lut5_I0_O)        0.124    43.462 r  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_ibus_if/m3_cur_st[9]_i_2/O
                         net (fo=11, routed)          0.843    44.305    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[9]_0
    SLICE_X27Y54         LUT2 (Prop_lut2_I1_O)        0.124    44.429 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[10]_i_2/O
                         net (fo=5, routed)           0.971    45.399    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[10]_i_2_n_0
    SLICE_X28Y52         LUT4 (Prop_lut4_I2_O)        0.124    45.523 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[13]_i_4/O
                         net (fo=5, routed)           0.879    46.402    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[13]_i_4_n_0
    SLICE_X21Y50         LUT2 (Prop_lut2_I0_O)        0.124    46.526 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8/O
                         net (fo=4, routed)           0.368    46.894    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8_n_0
    SLICE_X20Y50         LUT3 (Prop_lut3_I2_O)        0.124    47.018 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3/O
                         net (fo=4, routed)           0.704    47.721    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3_n_0
    SLICE_X22Y51         LUT4 (Prop_lut4_I0_O)        0.124    47.845 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5/O
                         net (fo=3, routed)           0.728    48.574    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5_n_0
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    48.698 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hwdata_vld_i_13/O
                         net (fo=34, routed)          0.864    49.562    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_8_0
    SLICE_X29Y57         LUT4 (Prop_lut4_I1_O)        0.124    49.686 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_3/O
                         net (fo=1, routed)           0.574    50.259    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_3_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I4_O)        0.124    50.383 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.659    51.043    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_3[4]
    SLICE_X35Y63         LUT2 (Prop_lut2_I1_O)        0.124    51.167 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9/O
                         net (fo=1, routed)           0.684    51.851    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I1_O)        0.124    51.975 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_5/O
                         net (fo=3, routed)           1.019    52.994    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[31]
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.124    53.118 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_2/O
                         net (fo=6, routed)           0.312    53.430    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_2
    SLICE_X33Y62         LUT6 (Prop_lut6_I5_O)        0.124    53.554 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[40]_i_1/O
                         net (fo=24, routed)          0.859    54.413    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/p_1_in[40]
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.124    54.537 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1/O
                         net (fo=23, routed)          0.489    55.025    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1_n_0
    SLICE_X41Y66         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.797    55.886    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X41Y66         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[29]/C
                         clock pessimism              0.296    56.182    
                         clock uncertainty           -0.035    56.147    
    SLICE_X41Y66         FDCE (Setup_fdce_C_CE)      -0.205    55.942    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[29]
  -------------------------------------------------------------------
                         required time                         55.942    
                         arrival time                         -55.025    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[40]/CE
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.794ns  (logic 10.687ns (21.902%)  route 38.107ns (78.098%))
  Logic Levels:           66  (CARRY4=5 LUT2=5 LUT3=6 LUT4=10 LUT5=10 LUT6=28 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.886ns = ( 55.886 - 50.000 ) 
    Source Clock Delay      (SCD):    6.231ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.933     6.231    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X34Y62         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDCE (Prop_fdce_C_Q)         0.419     6.650 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/Q
                         net (fo=6, routed)           0.700     7.350    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[12]
    SLICE_X33Y61         LUT5 (Prop_lut5_I1_O)        0.296     7.646 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=7, routed)           0.596     8.242    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X33Y59         LUT3 (Prop_lut3_I2_O)        0.124     8.366 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/hwdata_vld_i_9/O
                         net (fo=3, routed)           0.671     9.037    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_0
    SLICE_X32Y59         LUT6 (Prop_lut6_I1_O)        0.124     9.161 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_2/O
                         net (fo=54, routed)          1.147    10.308    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X17Y50         LUT6 (Prop_lut6_I2_O)        0.124    10.432 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32/O
                         net (fo=1, routed)           0.709    11.140    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.124    11.264 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29/O
                         net (fo=1, routed)           0.343    11.607    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29_n_0
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.124    11.731 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.282    12.014    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X19Y50         LUT6 (Prop_lut6_I4_O)        0.124    12.138 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_21/O
                         net (fo=1, routed)           0.509    12.647    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_21_n_0
    SLICE_X21Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.771 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.310    13.081    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.205 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_13/O
                         net (fo=1, routed)           0.483    13.688    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_13_n_0
    SLICE_X23Y53         LUT6 (Prop_lut6_I5_O)        0.124    13.812 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.554    14.366    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X27Y53         LUT6 (Prop_lut6_I1_O)        0.124    14.490 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7/O
                         net (fo=1, routed)           0.292    14.782    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7_n_0
    SLICE_X24Y53         LUT6 (Prop_lut6_I0_O)        0.124    14.906 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.434    15.340    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X26Y54         LUT6 (Prop_lut6_I0_O)        0.124    15.464 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4/O
                         net (fo=2, routed)           0.776    16.241    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.124    16.365 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_3__0/O
                         net (fo=9, routed)           0.698    17.063    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X31Y68         LUT5 (Prop_lut5_I2_O)        0.124    17.187 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[20]_i_4/O
                         net (fo=33, routed)          1.055    18.242    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cpu_req_bus_grnt_reg[0]_0
    SLICE_X30Y71         LUT4 (Prop_lut4_I0_O)        0.124    18.366 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[3]_i_5/O
                         net (fo=1, routed)           0.410    18.776    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[3]_i_2
    SLICE_X29Y70         LUT5 (Prop_lut5_I0_O)        0.124    18.900 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[3]_i_3/O
                         net (fo=2, routed)           0.464    19.364    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[4]_i_2[2]
    SLICE_X24Y69         LUT3 (Prop_lut3_I2_O)        0.124    19.488 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[3]_i_4/O
                         net (fo=1, routed)           1.138    20.626    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[3]
    SLICE_X18Y68         LUT6 (Prop_lut6_I5_O)        0.124    20.750 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[3]_i_2/O
                         net (fo=2, routed)           0.314    21.064    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[3]
    SLICE_X18Y67         LUT4 (Prop_lut4_I0_O)        0.124    21.188 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[3]_i_1/O
                         net (fo=20, routed)          0.661    21.849    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[3]
    SLICE_X13Y62         LUT3 (Prop_lut3_I1_O)        0.124    21.973 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[3]_i_5/O
                         net (fo=5, routed)           0.731    22.704    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/iu_lsu_data[2]
    SLICE_X11Y61         LUT2 (Prop_lut2_I1_O)        0.124    22.828 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_36/O
                         net (fo=1, routed)           0.000    22.828    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_36_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.226 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_422_0[0]
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.340 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.340    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.674 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47/O[1]
                         net (fo=4, routed)           0.682    24.356    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[10]
    SLICE_X11Y63         LUT5 (Prop_lut5_I0_O)        0.331    24.687 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_299/O
                         net (fo=1, routed)           0.799    25.485    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[10]
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.332    25.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_207/O
                         net (fo=1, routed)           0.000    25.817    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_207_n_0
    SLICE_X10Y60         MUXF7 (Prop_muxf7_I0_O)      0.209    26.026 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_134/O
                         net (fo=1, routed)           0.000    26.026    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_81_0
    SLICE_X10Y60         MUXF8 (Prop_muxf8_I1_O)      0.088    26.114 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_73/O
                         net (fo=2, routed)           0.769    26.884    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_73_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I3_O)        0.319    27.203 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_34/O
                         net (fo=64, routed)          1.036    28.239    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_onehot_cur_st_reg[1]_4
    SLICE_X8Y70          LUT6 (Prop_lut6_I5_O)        0.124    28.363 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_22/O
                         net (fo=6, routed)           1.136    29.498    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[21]_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.124    29.622 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_253/O
                         net (fo=3, routed)           0.598    30.220    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_253_n_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I0_O)        0.124    30.344 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_180/O
                         net (fo=4, routed)           0.868    31.212    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_180_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124    31.336 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_10/O
                         net (fo=2, routed)           0.459    31.795    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_10_n_0
    SLICE_X4Y68          LUT5 (Prop_lut5_I0_O)        0.124    31.919 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_11/O
                         net (fo=1, routed)           0.867    32.786    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_11_n_0
    SLICE_X6Y69          LUT5 (Prop_lut5_I3_O)        0.124    32.910 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_6/O
                         net (fo=3, routed)           0.572    33.483    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_5
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.124    33.607 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_55/O
                         net (fo=1, routed)           0.000    33.607    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_55_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.139 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    34.139    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.452 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_7/O[3]
                         net (fo=10, routed)          0.730    35.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/alu_mad_adder_rst[31]
    SLICE_X9Y73          LUT4 (Prop_lut4_I3_O)        0.306    35.488 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16/O
                         net (fo=1, routed)           0.463    35.951    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16_n_0
    SLICE_X15Y73         LUT5 (Prop_lut5_I4_O)        0.124    36.075 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11/O
                         net (fo=1, routed)           0.594    36.668    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11_n_0
    SLICE_X18Y73         LUT4 (Prop_lut4_I2_O)        0.124    36.792 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_5/O
                         net (fo=4, routed)           0.335    37.128    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23_1
    SLICE_X20Y73         LUT6 (Prop_lut6_I5_O)        0.124    37.252 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33/O
                         net (fo=1, routed)           0.161    37.413    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33_n_0
    SLICE_X20Y73         LUT6 (Prop_lut6_I3_O)        0.124    37.537 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=4, routed)           0.478    38.015    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_8
    SLICE_X23Y70         LUT5 (Prop_lut5_I2_O)        0.124    38.139 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=3, routed)           0.733    38.871    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_5_0
    SLICE_X25Y69         LUT6 (Prop_lut6_I2_O)        0.124    38.995 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_9/O
                         net (fo=1, routed)           0.578    39.573    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/bus_state_reg_1
    SLICE_X28Y69         LUT6 (Prop_lut6_I4_O)        0.124    39.697 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/FSM_sequential_cur_st[2]_i_5/O
                         net (fo=9, routed)           0.347    40.044    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/bus_state_reg
    SLICE_X30Y69         LUT6 (Prop_lut6_I0_O)        0.124    40.168 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_i_3__0/O
                         net (fo=4, routed)           0.417    40.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X31Y68         LUT2 (Prop_lut2_I0_O)        0.124    40.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=3, routed)           0.326    41.034    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_4
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.124    41.158 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=16, routed)          0.759    41.917    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X29Y63         LUT4 (Prop_lut4_I0_O)        0.124    42.041 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_14/O
                         net (fo=3, routed)           0.538    42.579    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_14_n_0
    SLICE_X27Y56         LUT5 (Prop_lut5_I3_O)        0.124    42.703 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s2_req_pend_tmp_i_2/O
                         net (fo=4, routed)           0.635    43.338    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_ibus_if/m3_cur_st_reg[9]
    SLICE_X28Y59         LUT5 (Prop_lut5_I0_O)        0.124    43.462 r  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_ibus_if/m3_cur_st[9]_i_2/O
                         net (fo=11, routed)          0.843    44.305    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[9]_0
    SLICE_X27Y54         LUT2 (Prop_lut2_I1_O)        0.124    44.429 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[10]_i_2/O
                         net (fo=5, routed)           0.971    45.399    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[10]_i_2_n_0
    SLICE_X28Y52         LUT4 (Prop_lut4_I2_O)        0.124    45.523 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[13]_i_4/O
                         net (fo=5, routed)           0.879    46.402    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[13]_i_4_n_0
    SLICE_X21Y50         LUT2 (Prop_lut2_I0_O)        0.124    46.526 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8/O
                         net (fo=4, routed)           0.368    46.894    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8_n_0
    SLICE_X20Y50         LUT3 (Prop_lut3_I2_O)        0.124    47.018 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3/O
                         net (fo=4, routed)           0.704    47.721    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3_n_0
    SLICE_X22Y51         LUT4 (Prop_lut4_I0_O)        0.124    47.845 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5/O
                         net (fo=3, routed)           0.728    48.574    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5_n_0
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    48.698 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hwdata_vld_i_13/O
                         net (fo=34, routed)          0.864    49.562    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_8_0
    SLICE_X29Y57         LUT4 (Prop_lut4_I1_O)        0.124    49.686 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_3/O
                         net (fo=1, routed)           0.574    50.259    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_3_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I4_O)        0.124    50.383 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.659    51.043    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_3[4]
    SLICE_X35Y63         LUT2 (Prop_lut2_I1_O)        0.124    51.167 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9/O
                         net (fo=1, routed)           0.684    51.851    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I1_O)        0.124    51.975 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_5/O
                         net (fo=3, routed)           1.019    52.994    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[31]
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.124    53.118 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_2/O
                         net (fo=6, routed)           0.312    53.430    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_2
    SLICE_X33Y62         LUT6 (Prop_lut6_I5_O)        0.124    53.554 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[40]_i_1/O
                         net (fo=24, routed)          0.859    54.413    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/p_1_in[40]
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.124    54.537 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1/O
                         net (fo=23, routed)          0.489    55.025    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1_n_0
    SLICE_X41Y66         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.797    55.886    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X41Y66         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[40]/C
                         clock pessimism              0.296    56.182    
                         clock uncertainty           -0.035    56.147    
    SLICE_X41Y66         FDCE (Setup_fdce_C_CE)      -0.205    55.942    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[40]
  -------------------------------------------------------------------
                         required time                         55.942    
                         arrival time                         -55.025    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[41]/CE
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.794ns  (logic 10.687ns (21.902%)  route 38.107ns (78.098%))
  Logic Levels:           66  (CARRY4=5 LUT2=5 LUT3=6 LUT4=10 LUT5=10 LUT6=28 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.886ns = ( 55.886 - 50.000 ) 
    Source Clock Delay      (SCD):    6.231ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.933     6.231    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X34Y62         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDCE (Prop_fdce_C_Q)         0.419     6.650 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/Q
                         net (fo=6, routed)           0.700     7.350    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[12]
    SLICE_X33Y61         LUT5 (Prop_lut5_I1_O)        0.296     7.646 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=7, routed)           0.596     8.242    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X33Y59         LUT3 (Prop_lut3_I2_O)        0.124     8.366 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/hwdata_vld_i_9/O
                         net (fo=3, routed)           0.671     9.037    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_0
    SLICE_X32Y59         LUT6 (Prop_lut6_I1_O)        0.124     9.161 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_2/O
                         net (fo=54, routed)          1.147    10.308    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X17Y50         LUT6 (Prop_lut6_I2_O)        0.124    10.432 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32/O
                         net (fo=1, routed)           0.709    11.140    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.124    11.264 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29/O
                         net (fo=1, routed)           0.343    11.607    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29_n_0
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.124    11.731 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.282    12.014    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X19Y50         LUT6 (Prop_lut6_I4_O)        0.124    12.138 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_21/O
                         net (fo=1, routed)           0.509    12.647    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_21_n_0
    SLICE_X21Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.771 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.310    13.081    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.205 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_13/O
                         net (fo=1, routed)           0.483    13.688    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_13_n_0
    SLICE_X23Y53         LUT6 (Prop_lut6_I5_O)        0.124    13.812 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.554    14.366    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X27Y53         LUT6 (Prop_lut6_I1_O)        0.124    14.490 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7/O
                         net (fo=1, routed)           0.292    14.782    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7_n_0
    SLICE_X24Y53         LUT6 (Prop_lut6_I0_O)        0.124    14.906 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.434    15.340    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X26Y54         LUT6 (Prop_lut6_I0_O)        0.124    15.464 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4/O
                         net (fo=2, routed)           0.776    16.241    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.124    16.365 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_3__0/O
                         net (fo=9, routed)           0.698    17.063    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X31Y68         LUT5 (Prop_lut5_I2_O)        0.124    17.187 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[20]_i_4/O
                         net (fo=33, routed)          1.055    18.242    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cpu_req_bus_grnt_reg[0]_0
    SLICE_X30Y71         LUT4 (Prop_lut4_I0_O)        0.124    18.366 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[3]_i_5/O
                         net (fo=1, routed)           0.410    18.776    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[3]_i_2
    SLICE_X29Y70         LUT5 (Prop_lut5_I0_O)        0.124    18.900 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[3]_i_3/O
                         net (fo=2, routed)           0.464    19.364    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[4]_i_2[2]
    SLICE_X24Y69         LUT3 (Prop_lut3_I2_O)        0.124    19.488 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[3]_i_4/O
                         net (fo=1, routed)           1.138    20.626    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[3]
    SLICE_X18Y68         LUT6 (Prop_lut6_I5_O)        0.124    20.750 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[3]_i_2/O
                         net (fo=2, routed)           0.314    21.064    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[3]
    SLICE_X18Y67         LUT4 (Prop_lut4_I0_O)        0.124    21.188 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[3]_i_1/O
                         net (fo=20, routed)          0.661    21.849    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[3]
    SLICE_X13Y62         LUT3 (Prop_lut3_I1_O)        0.124    21.973 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[3]_i_5/O
                         net (fo=5, routed)           0.731    22.704    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/iu_lsu_data[2]
    SLICE_X11Y61         LUT2 (Prop_lut2_I1_O)        0.124    22.828 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_36/O
                         net (fo=1, routed)           0.000    22.828    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_36_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.226 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_422_0[0]
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.340 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.340    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.674 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47/O[1]
                         net (fo=4, routed)           0.682    24.356    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[10]
    SLICE_X11Y63         LUT5 (Prop_lut5_I0_O)        0.331    24.687 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_299/O
                         net (fo=1, routed)           0.799    25.485    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[10]
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.332    25.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_207/O
                         net (fo=1, routed)           0.000    25.817    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_207_n_0
    SLICE_X10Y60         MUXF7 (Prop_muxf7_I0_O)      0.209    26.026 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_134/O
                         net (fo=1, routed)           0.000    26.026    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_81_0
    SLICE_X10Y60         MUXF8 (Prop_muxf8_I1_O)      0.088    26.114 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_73/O
                         net (fo=2, routed)           0.769    26.884    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_73_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I3_O)        0.319    27.203 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_34/O
                         net (fo=64, routed)          1.036    28.239    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_onehot_cur_st_reg[1]_4
    SLICE_X8Y70          LUT6 (Prop_lut6_I5_O)        0.124    28.363 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_22/O
                         net (fo=6, routed)           1.136    29.498    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[21]_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.124    29.622 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_253/O
                         net (fo=3, routed)           0.598    30.220    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_253_n_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I0_O)        0.124    30.344 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_180/O
                         net (fo=4, routed)           0.868    31.212    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_180_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124    31.336 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_10/O
                         net (fo=2, routed)           0.459    31.795    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_10_n_0
    SLICE_X4Y68          LUT5 (Prop_lut5_I0_O)        0.124    31.919 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_11/O
                         net (fo=1, routed)           0.867    32.786    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_11_n_0
    SLICE_X6Y69          LUT5 (Prop_lut5_I3_O)        0.124    32.910 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_6/O
                         net (fo=3, routed)           0.572    33.483    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_5
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.124    33.607 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_55/O
                         net (fo=1, routed)           0.000    33.607    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_55_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.139 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    34.139    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.452 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_7/O[3]
                         net (fo=10, routed)          0.730    35.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/alu_mad_adder_rst[31]
    SLICE_X9Y73          LUT4 (Prop_lut4_I3_O)        0.306    35.488 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16/O
                         net (fo=1, routed)           0.463    35.951    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16_n_0
    SLICE_X15Y73         LUT5 (Prop_lut5_I4_O)        0.124    36.075 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11/O
                         net (fo=1, routed)           0.594    36.668    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11_n_0
    SLICE_X18Y73         LUT4 (Prop_lut4_I2_O)        0.124    36.792 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_5/O
                         net (fo=4, routed)           0.335    37.128    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23_1
    SLICE_X20Y73         LUT6 (Prop_lut6_I5_O)        0.124    37.252 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33/O
                         net (fo=1, routed)           0.161    37.413    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33_n_0
    SLICE_X20Y73         LUT6 (Prop_lut6_I3_O)        0.124    37.537 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=4, routed)           0.478    38.015    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_8
    SLICE_X23Y70         LUT5 (Prop_lut5_I2_O)        0.124    38.139 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=3, routed)           0.733    38.871    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_5_0
    SLICE_X25Y69         LUT6 (Prop_lut6_I2_O)        0.124    38.995 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_9/O
                         net (fo=1, routed)           0.578    39.573    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/bus_state_reg_1
    SLICE_X28Y69         LUT6 (Prop_lut6_I4_O)        0.124    39.697 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/FSM_sequential_cur_st[2]_i_5/O
                         net (fo=9, routed)           0.347    40.044    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/bus_state_reg
    SLICE_X30Y69         LUT6 (Prop_lut6_I0_O)        0.124    40.168 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_i_3__0/O
                         net (fo=4, routed)           0.417    40.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X31Y68         LUT2 (Prop_lut2_I0_O)        0.124    40.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=3, routed)           0.326    41.034    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_4
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.124    41.158 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=16, routed)          0.759    41.917    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X29Y63         LUT4 (Prop_lut4_I0_O)        0.124    42.041 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_14/O
                         net (fo=3, routed)           0.538    42.579    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_14_n_0
    SLICE_X27Y56         LUT5 (Prop_lut5_I3_O)        0.124    42.703 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s2_req_pend_tmp_i_2/O
                         net (fo=4, routed)           0.635    43.338    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_ibus_if/m3_cur_st_reg[9]
    SLICE_X28Y59         LUT5 (Prop_lut5_I0_O)        0.124    43.462 r  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_ibus_if/m3_cur_st[9]_i_2/O
                         net (fo=11, routed)          0.843    44.305    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[9]_0
    SLICE_X27Y54         LUT2 (Prop_lut2_I1_O)        0.124    44.429 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[10]_i_2/O
                         net (fo=5, routed)           0.971    45.399    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[10]_i_2_n_0
    SLICE_X28Y52         LUT4 (Prop_lut4_I2_O)        0.124    45.523 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[13]_i_4/O
                         net (fo=5, routed)           0.879    46.402    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[13]_i_4_n_0
    SLICE_X21Y50         LUT2 (Prop_lut2_I0_O)        0.124    46.526 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8/O
                         net (fo=4, routed)           0.368    46.894    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8_n_0
    SLICE_X20Y50         LUT3 (Prop_lut3_I2_O)        0.124    47.018 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3/O
                         net (fo=4, routed)           0.704    47.721    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3_n_0
    SLICE_X22Y51         LUT4 (Prop_lut4_I0_O)        0.124    47.845 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5/O
                         net (fo=3, routed)           0.728    48.574    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5_n_0
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    48.698 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hwdata_vld_i_13/O
                         net (fo=34, routed)          0.864    49.562    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_8_0
    SLICE_X29Y57         LUT4 (Prop_lut4_I1_O)        0.124    49.686 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_3/O
                         net (fo=1, routed)           0.574    50.259    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_3_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I4_O)        0.124    50.383 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.659    51.043    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_3[4]
    SLICE_X35Y63         LUT2 (Prop_lut2_I1_O)        0.124    51.167 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9/O
                         net (fo=1, routed)           0.684    51.851    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I1_O)        0.124    51.975 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_5/O
                         net (fo=3, routed)           1.019    52.994    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[31]
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.124    53.118 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_2/O
                         net (fo=6, routed)           0.312    53.430    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_2
    SLICE_X33Y62         LUT6 (Prop_lut6_I5_O)        0.124    53.554 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[40]_i_1/O
                         net (fo=24, routed)          0.859    54.413    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/p_1_in[40]
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.124    54.537 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1/O
                         net (fo=23, routed)          0.489    55.025    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1_n_0
    SLICE_X41Y66         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.797    55.886    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X41Y66         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[41]/C
                         clock pessimism              0.296    56.182    
                         clock uncertainty           -0.035    56.147    
    SLICE_X41Y66         FDCE (Setup_fdce_C_CE)      -0.205    55.942    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[41]
  -------------------------------------------------------------------
                         required time                         55.942    
                         arrival time                         -55.025    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_psel_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        49.037ns  (logic 10.811ns (22.047%)  route 38.226ns (77.953%))
  Logic Levels:           67  (CARRY4=5 LUT2=5 LUT3=6 LUT4=10 LUT5=11 LUT6=28 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.882ns = ( 55.882 - 50.000 ) 
    Source Clock Delay      (SCD):    6.231ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.933     6.231    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X34Y62         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDCE (Prop_fdce_C_Q)         0.419     6.650 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/Q
                         net (fo=6, routed)           0.700     7.350    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[12]
    SLICE_X33Y61         LUT5 (Prop_lut5_I1_O)        0.296     7.646 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=7, routed)           0.596     8.242    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X33Y59         LUT3 (Prop_lut3_I2_O)        0.124     8.366 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/hwdata_vld_i_9/O
                         net (fo=3, routed)           0.671     9.037    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_0
    SLICE_X32Y59         LUT6 (Prop_lut6_I1_O)        0.124     9.161 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_2/O
                         net (fo=54, routed)          1.147    10.308    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X17Y50         LUT6 (Prop_lut6_I2_O)        0.124    10.432 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32/O
                         net (fo=1, routed)           0.709    11.140    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.124    11.264 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29/O
                         net (fo=1, routed)           0.343    11.607    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29_n_0
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.124    11.731 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.282    12.014    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X19Y50         LUT6 (Prop_lut6_I4_O)        0.124    12.138 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_21/O
                         net (fo=1, routed)           0.509    12.647    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_21_n_0
    SLICE_X21Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.771 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.310    13.081    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.205 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_13/O
                         net (fo=1, routed)           0.483    13.688    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_13_n_0
    SLICE_X23Y53         LUT6 (Prop_lut6_I5_O)        0.124    13.812 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.554    14.366    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X27Y53         LUT6 (Prop_lut6_I1_O)        0.124    14.490 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7/O
                         net (fo=1, routed)           0.292    14.782    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7_n_0
    SLICE_X24Y53         LUT6 (Prop_lut6_I0_O)        0.124    14.906 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.434    15.340    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X26Y54         LUT6 (Prop_lut6_I0_O)        0.124    15.464 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4/O
                         net (fo=2, routed)           0.776    16.241    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.124    16.365 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_3__0/O
                         net (fo=9, routed)           0.698    17.063    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X31Y68         LUT5 (Prop_lut5_I2_O)        0.124    17.187 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[20]_i_4/O
                         net (fo=33, routed)          1.055    18.242    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cpu_req_bus_grnt_reg[0]_0
    SLICE_X30Y71         LUT4 (Prop_lut4_I0_O)        0.124    18.366 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[3]_i_5/O
                         net (fo=1, routed)           0.410    18.776    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[3]_i_2
    SLICE_X29Y70         LUT5 (Prop_lut5_I0_O)        0.124    18.900 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[3]_i_3/O
                         net (fo=2, routed)           0.464    19.364    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[4]_i_2[2]
    SLICE_X24Y69         LUT3 (Prop_lut3_I2_O)        0.124    19.488 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[3]_i_4/O
                         net (fo=1, routed)           1.138    20.626    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[3]
    SLICE_X18Y68         LUT6 (Prop_lut6_I5_O)        0.124    20.750 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[3]_i_2/O
                         net (fo=2, routed)           0.314    21.064    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[3]
    SLICE_X18Y67         LUT4 (Prop_lut4_I0_O)        0.124    21.188 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[3]_i_1/O
                         net (fo=20, routed)          0.661    21.849    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[3]
    SLICE_X13Y62         LUT3 (Prop_lut3_I1_O)        0.124    21.973 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[3]_i_5/O
                         net (fo=5, routed)           0.731    22.704    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/iu_lsu_data[2]
    SLICE_X11Y61         LUT2 (Prop_lut2_I1_O)        0.124    22.828 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_36/O
                         net (fo=1, routed)           0.000    22.828    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_36_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.226 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_422_0[0]
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.340 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.340    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.674 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47/O[1]
                         net (fo=4, routed)           0.682    24.356    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[10]
    SLICE_X11Y63         LUT5 (Prop_lut5_I0_O)        0.331    24.687 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_299/O
                         net (fo=1, routed)           0.799    25.485    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[10]
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.332    25.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_207/O
                         net (fo=1, routed)           0.000    25.817    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_207_n_0
    SLICE_X10Y60         MUXF7 (Prop_muxf7_I0_O)      0.209    26.026 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_134/O
                         net (fo=1, routed)           0.000    26.026    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_81_0
    SLICE_X10Y60         MUXF8 (Prop_muxf8_I1_O)      0.088    26.114 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_73/O
                         net (fo=2, routed)           0.769    26.884    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_73_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I3_O)        0.319    27.203 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_34/O
                         net (fo=64, routed)          1.036    28.239    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_onehot_cur_st_reg[1]_4
    SLICE_X8Y70          LUT6 (Prop_lut6_I5_O)        0.124    28.363 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_22/O
                         net (fo=6, routed)           1.136    29.498    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[21]_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.124    29.622 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_253/O
                         net (fo=3, routed)           0.598    30.220    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_253_n_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I0_O)        0.124    30.344 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_180/O
                         net (fo=4, routed)           0.868    31.212    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_180_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124    31.336 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_10/O
                         net (fo=2, routed)           0.459    31.795    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_10_n_0
    SLICE_X4Y68          LUT5 (Prop_lut5_I0_O)        0.124    31.919 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_11/O
                         net (fo=1, routed)           0.867    32.786    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_11_n_0
    SLICE_X6Y69          LUT5 (Prop_lut5_I3_O)        0.124    32.910 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_6/O
                         net (fo=3, routed)           0.572    33.483    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_5
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.124    33.607 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_55/O
                         net (fo=1, routed)           0.000    33.607    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_55_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.139 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    34.139    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.452 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_7/O[3]
                         net (fo=10, routed)          0.730    35.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/alu_mad_adder_rst[31]
    SLICE_X9Y73          LUT4 (Prop_lut4_I3_O)        0.306    35.488 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16/O
                         net (fo=1, routed)           0.463    35.951    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16_n_0
    SLICE_X15Y73         LUT5 (Prop_lut5_I4_O)        0.124    36.075 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11/O
                         net (fo=1, routed)           0.594    36.668    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11_n_0
    SLICE_X18Y73         LUT4 (Prop_lut4_I2_O)        0.124    36.792 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_5/O
                         net (fo=4, routed)           0.335    37.128    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23_1
    SLICE_X20Y73         LUT6 (Prop_lut6_I5_O)        0.124    37.252 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33/O
                         net (fo=1, routed)           0.161    37.413    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33_n_0
    SLICE_X20Y73         LUT6 (Prop_lut6_I3_O)        0.124    37.537 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=4, routed)           0.478    38.015    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_8
    SLICE_X23Y70         LUT5 (Prop_lut5_I2_O)        0.124    38.139 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=3, routed)           0.733    38.871    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_5_0
    SLICE_X25Y69         LUT6 (Prop_lut6_I2_O)        0.124    38.995 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_9/O
                         net (fo=1, routed)           0.578    39.573    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/bus_state_reg_1
    SLICE_X28Y69         LUT6 (Prop_lut6_I4_O)        0.124    39.697 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/FSM_sequential_cur_st[2]_i_5/O
                         net (fo=9, routed)           0.347    40.044    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/bus_state_reg
    SLICE_X30Y69         LUT6 (Prop_lut6_I0_O)        0.124    40.168 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_i_3__0/O
                         net (fo=4, routed)           0.417    40.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X31Y68         LUT2 (Prop_lut2_I0_O)        0.124    40.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=3, routed)           0.326    41.034    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_4
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.124    41.158 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=16, routed)          0.759    41.917    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X29Y63         LUT4 (Prop_lut4_I0_O)        0.124    42.041 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_14/O
                         net (fo=3, routed)           0.538    42.579    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_14_n_0
    SLICE_X27Y56         LUT5 (Prop_lut5_I3_O)        0.124    42.703 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s2_req_pend_tmp_i_2/O
                         net (fo=4, routed)           0.635    43.338    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_ibus_if/m3_cur_st_reg[9]
    SLICE_X28Y59         LUT5 (Prop_lut5_I0_O)        0.124    43.462 r  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_ibus_if/m3_cur_st[9]_i_2/O
                         net (fo=11, routed)          0.843    44.305    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[9]_0
    SLICE_X27Y54         LUT2 (Prop_lut2_I1_O)        0.124    44.429 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[10]_i_2/O
                         net (fo=5, routed)           0.971    45.399    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[10]_i_2_n_0
    SLICE_X28Y52         LUT4 (Prop_lut4_I2_O)        0.124    45.523 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[13]_i_4/O
                         net (fo=5, routed)           0.879    46.402    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[13]_i_4_n_0
    SLICE_X21Y50         LUT2 (Prop_lut2_I0_O)        0.124    46.526 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8/O
                         net (fo=4, routed)           0.368    46.894    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8_n_0
    SLICE_X20Y50         LUT3 (Prop_lut3_I2_O)        0.124    47.018 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3/O
                         net (fo=4, routed)           0.704    47.721    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3_n_0
    SLICE_X22Y51         LUT4 (Prop_lut4_I0_O)        0.124    47.845 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5/O
                         net (fo=3, routed)           0.728    48.574    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5_n_0
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    48.698 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hwdata_vld_i_13/O
                         net (fo=34, routed)          0.864    49.562    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_8_0
    SLICE_X29Y57         LUT4 (Prop_lut4_I1_O)        0.124    49.686 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_3/O
                         net (fo=1, routed)           0.574    50.259    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_3_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I4_O)        0.124    50.383 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.659    51.043    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_3[4]
    SLICE_X35Y63         LUT2 (Prop_lut2_I1_O)        0.124    51.167 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9/O
                         net (fo=1, routed)           0.684    51.851    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I1_O)        0.124    51.975 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_5/O
                         net (fo=3, routed)           1.019    52.994    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[31]
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.124    53.118 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_2/O
                         net (fo=6, routed)           0.461    53.579    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_2
    SLICE_X35Y64         LUT6 (Prop_lut6_I3_O)        0.124    53.703 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_2/O
                         net (fo=6, routed)           0.813    54.516    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/lsbus_apb1_s3_htrans[0]
    SLICE_X39Y69         LUT5 (Prop_lut5_I2_O)        0.124    54.640 r  x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_psel_i_2/O
                         net (fo=1, routed)           0.505    55.144    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_psel0
    SLICE_X40Y70         LUT4 (Prop_lut4_I0_O)        0.124    55.268 r  x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_psel_i_1/O
                         net (fo=1, routed)           0.000    55.268    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_psel_i_1_n_0
    SLICE_X40Y70         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_psel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.793    55.882    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/POUT_EHS_OBUF_BUFG
    SLICE_X40Y70         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_psel_reg/C
                         clock pessimism              0.296    56.178    
                         clock uncertainty           -0.035    56.143    
    SLICE_X40Y70         FDCE (Setup_fdce_C_D)        0.079    56.222    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_psel_reg
  -------------------------------------------------------------------
                         required time                         56.222    
                         arrival time                         -55.268    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.710ns  (logic 10.687ns (21.940%)  route 38.023ns (78.060%))
  Logic Levels:           66  (CARRY4=5 LUT2=5 LUT3=6 LUT4=10 LUT5=10 LUT6=28 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.885ns = ( 55.885 - 50.000 ) 
    Source Clock Delay      (SCD):    6.231ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.933     6.231    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X34Y62         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDCE (Prop_fdce_C_Q)         0.419     6.650 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[12]/Q
                         net (fo=6, routed)           0.700     7.350    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[12]
    SLICE_X33Y61         LUT5 (Prop_lut5_I1_O)        0.296     7.646 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=7, routed)           0.596     8.242    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X33Y59         LUT3 (Prop_lut3_I2_O)        0.124     8.366 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/hwdata_vld_i_9/O
                         net (fo=3, routed)           0.671     9.037    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_0
    SLICE_X32Y59         LUT6 (Prop_lut6_I1_O)        0.124     9.161 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_2/O
                         net (fo=54, routed)          1.147    10.308    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X17Y50         LUT6 (Prop_lut6_I2_O)        0.124    10.432 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32/O
                         net (fo=1, routed)           0.709    11.140    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.124    11.264 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29/O
                         net (fo=1, routed)           0.343    11.607    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29_n_0
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.124    11.731 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.282    12.014    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X19Y50         LUT6 (Prop_lut6_I4_O)        0.124    12.138 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_21/O
                         net (fo=1, routed)           0.509    12.647    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_21_n_0
    SLICE_X21Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.771 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.310    13.081    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.205 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_13/O
                         net (fo=1, routed)           0.483    13.688    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_13_n_0
    SLICE_X23Y53         LUT6 (Prop_lut6_I5_O)        0.124    13.812 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.554    14.366    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X27Y53         LUT6 (Prop_lut6_I1_O)        0.124    14.490 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7/O
                         net (fo=1, routed)           0.292    14.782    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7_n_0
    SLICE_X24Y53         LUT6 (Prop_lut6_I0_O)        0.124    14.906 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.434    15.340    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X26Y54         LUT6 (Prop_lut6_I0_O)        0.124    15.464 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4/O
                         net (fo=2, routed)           0.776    16.241    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.124    16.365 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_3__0/O
                         net (fo=9, routed)           0.698    17.063    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X31Y68         LUT5 (Prop_lut5_I2_O)        0.124    17.187 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[20]_i_4/O
                         net (fo=33, routed)          1.055    18.242    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cpu_req_bus_grnt_reg[0]_0
    SLICE_X30Y71         LUT4 (Prop_lut4_I0_O)        0.124    18.366 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[3]_i_5/O
                         net (fo=1, routed)           0.410    18.776    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[3]_i_2
    SLICE_X29Y70         LUT5 (Prop_lut5_I0_O)        0.124    18.900 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[3]_i_3/O
                         net (fo=2, routed)           0.464    19.364    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[4]_i_2[2]
    SLICE_X24Y69         LUT3 (Prop_lut3_I2_O)        0.124    19.488 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[3]_i_4/O
                         net (fo=1, routed)           1.138    20.626    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[3]
    SLICE_X18Y68         LUT6 (Prop_lut6_I5_O)        0.124    20.750 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[3]_i_2/O
                         net (fo=2, routed)           0.314    21.064    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[3]
    SLICE_X18Y67         LUT4 (Prop_lut4_I0_O)        0.124    21.188 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[3]_i_1/O
                         net (fo=20, routed)          0.661    21.849    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[3]
    SLICE_X13Y62         LUT3 (Prop_lut3_I1_O)        0.124    21.973 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[3]_i_5/O
                         net (fo=5, routed)           0.731    22.704    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/iu_lsu_data[2]
    SLICE_X11Y61         LUT2 (Prop_lut2_I1_O)        0.124    22.828 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_36/O
                         net (fo=1, routed)           0.000    22.828    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_36_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.226 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_422_0[0]
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.340 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.340    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.674 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47/O[1]
                         net (fo=4, routed)           0.682    24.356    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[10]
    SLICE_X11Y63         LUT5 (Prop_lut5_I0_O)        0.331    24.687 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_299/O
                         net (fo=1, routed)           0.799    25.485    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[10]
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.332    25.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_207/O
                         net (fo=1, routed)           0.000    25.817    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_207_n_0
    SLICE_X10Y60         MUXF7 (Prop_muxf7_I0_O)      0.209    26.026 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_134/O
                         net (fo=1, routed)           0.000    26.026    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_81_0
    SLICE_X10Y60         MUXF8 (Prop_muxf8_I1_O)      0.088    26.114 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_73/O
                         net (fo=2, routed)           0.769    26.884    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_73_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I3_O)        0.319    27.203 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_34/O
                         net (fo=64, routed)          1.036    28.239    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_onehot_cur_st_reg[1]_4
    SLICE_X8Y70          LUT6 (Prop_lut6_I5_O)        0.124    28.363 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_22/O
                         net (fo=6, routed)           1.136    29.498    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[21]_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.124    29.622 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_253/O
                         net (fo=3, routed)           0.598    30.220    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_253_n_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I0_O)        0.124    30.344 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_180/O
                         net (fo=4, routed)           0.868    31.212    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_180_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124    31.336 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_10/O
                         net (fo=2, routed)           0.459    31.795    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_10_n_0
    SLICE_X4Y68          LUT5 (Prop_lut5_I0_O)        0.124    31.919 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_11/O
                         net (fo=1, routed)           0.867    32.786    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_11_n_0
    SLICE_X6Y69          LUT5 (Prop_lut5_I3_O)        0.124    32.910 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_6/O
                         net (fo=3, routed)           0.572    33.483    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_5
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.124    33.607 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_55/O
                         net (fo=1, routed)           0.000    33.607    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_55_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.139 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    34.139    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.452 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_7/O[3]
                         net (fo=10, routed)          0.730    35.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/alu_mad_adder_rst[31]
    SLICE_X9Y73          LUT4 (Prop_lut4_I3_O)        0.306    35.488 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16/O
                         net (fo=1, routed)           0.463    35.951    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16_n_0
    SLICE_X15Y73         LUT5 (Prop_lut5_I4_O)        0.124    36.075 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11/O
                         net (fo=1, routed)           0.594    36.668    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11_n_0
    SLICE_X18Y73         LUT4 (Prop_lut4_I2_O)        0.124    36.792 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_5/O
                         net (fo=4, routed)           0.335    37.128    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23_1
    SLICE_X20Y73         LUT6 (Prop_lut6_I5_O)        0.124    37.252 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33/O
                         net (fo=1, routed)           0.161    37.413    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33_n_0
    SLICE_X20Y73         LUT6 (Prop_lut6_I3_O)        0.124    37.537 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=4, routed)           0.478    38.015    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_8
    SLICE_X23Y70         LUT5 (Prop_lut5_I2_O)        0.124    38.139 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=3, routed)           0.733    38.871    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_5_0
    SLICE_X25Y69         LUT6 (Prop_lut6_I2_O)        0.124    38.995 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_9/O
                         net (fo=1, routed)           0.578    39.573    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/bus_state_reg_1
    SLICE_X28Y69         LUT6 (Prop_lut6_I4_O)        0.124    39.697 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/FSM_sequential_cur_st[2]_i_5/O
                         net (fo=9, routed)           0.347    40.044    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/bus_state_reg
    SLICE_X30Y69         LUT6 (Prop_lut6_I0_O)        0.124    40.168 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_i_3__0/O
                         net (fo=4, routed)           0.417    40.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X31Y68         LUT2 (Prop_lut2_I0_O)        0.124    40.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=3, routed)           0.326    41.034    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_4
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.124    41.158 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=16, routed)          0.759    41.917    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X29Y63         LUT4 (Prop_lut4_I0_O)        0.124    42.041 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_14/O
                         net (fo=3, routed)           0.538    42.579    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_14_n_0
    SLICE_X27Y56         LUT5 (Prop_lut5_I3_O)        0.124    42.703 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s2_req_pend_tmp_i_2/O
                         net (fo=4, routed)           0.635    43.338    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_ibus_if/m3_cur_st_reg[9]
    SLICE_X28Y59         LUT5 (Prop_lut5_I0_O)        0.124    43.462 r  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_ibus_if/m3_cur_st[9]_i_2/O
                         net (fo=11, routed)          0.843    44.305    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[9]_0
    SLICE_X27Y54         LUT2 (Prop_lut2_I1_O)        0.124    44.429 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[10]_i_2/O
                         net (fo=5, routed)           0.971    45.399    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[10]_i_2_n_0
    SLICE_X28Y52         LUT4 (Prop_lut4_I2_O)        0.124    45.523 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[13]_i_4/O
                         net (fo=5, routed)           0.879    46.402    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[13]_i_4_n_0
    SLICE_X21Y50         LUT2 (Prop_lut2_I0_O)        0.124    46.526 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8/O
                         net (fo=4, routed)           0.368    46.894    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8_n_0
    SLICE_X20Y50         LUT3 (Prop_lut3_I2_O)        0.124    47.018 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3/O
                         net (fo=4, routed)           0.704    47.721    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3_n_0
    SLICE_X22Y51         LUT4 (Prop_lut4_I0_O)        0.124    47.845 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5/O
                         net (fo=3, routed)           0.728    48.574    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5_n_0
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    48.698 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hwdata_vld_i_13/O
                         net (fo=34, routed)          0.864    49.562    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_8_0
    SLICE_X29Y57         LUT4 (Prop_lut4_I1_O)        0.124    49.686 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_3/O
                         net (fo=1, routed)           0.574    50.259    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_3_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I4_O)        0.124    50.383 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.659    51.043    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_3[4]
    SLICE_X35Y63         LUT2 (Prop_lut2_I1_O)        0.124    51.167 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9/O
                         net (fo=1, routed)           0.684    51.851    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I1_O)        0.124    51.975 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_5/O
                         net (fo=3, routed)           1.019    52.994    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[31]
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.124    53.118 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_2/O
                         net (fo=6, routed)           0.312    53.430    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_2
    SLICE_X33Y62         LUT6 (Prop_lut6_I5_O)        0.124    53.554 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[40]_i_1/O
                         net (fo=24, routed)          0.859    54.413    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/p_1_in[40]
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.124    54.537 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1/O
                         net (fo=23, routed)          0.404    54.941    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1_n_0
    SLICE_X38Y67         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.796    55.885    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X38Y67         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[11]/C
                         clock pessimism              0.296    56.181    
                         clock uncertainty           -0.035    56.146    
    SLICE_X38Y67         FDCE (Setup_fdce_C_CE)      -0.205    55.941    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[11]
  -------------------------------------------------------------------
                         required time                         55.941    
                         arrival time                         -54.941    
  -------------------------------------------------------------------
                         slack                                  1.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.696     1.897    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X11Y98         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDCE (Prop_fdce_C_Q)         0.141     2.038 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.145     2.183    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/ADDRD3
    SLICE_X10Y98         RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.973     2.443    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/WCLK
    SLICE_X10Y98         RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.533     1.910    
    SLICE_X10Y98         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.150    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.696     1.897    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X11Y98         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDCE (Prop_fdce_C_Q)         0.141     2.038 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.145     2.183    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/ADDRD3
    SLICE_X10Y98         RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.973     2.443    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/WCLK
    SLICE_X10Y98         RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.533     1.910    
    SLICE_X10Y98         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.150    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.696     1.897    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X11Y98         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDCE (Prop_fdce_C_Q)         0.141     2.038 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.145     2.183    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/ADDRD3
    SLICE_X10Y98         RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.973     2.443    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/WCLK
    SLICE_X10Y98         RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.533     1.910    
    SLICE_X10Y98         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.150    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.696     1.897    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X11Y98         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDCE (Prop_fdce_C_Q)         0.141     2.038 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.145     2.183    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/ADDRD3
    SLICE_X10Y98         RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.973     2.443    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/WCLK
    SLICE_X10Y98         RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.533     1.910    
    SLICE_X10Y98         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.150    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.696     1.897    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X11Y98         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDCE (Prop_fdce_C_Q)         0.141     2.038 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.145     2.183    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/ADDRD3
    SLICE_X10Y98         RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.973     2.443    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/WCLK
    SLICE_X10Y98         RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC/CLK
                         clock pessimism             -0.533     1.910    
    SLICE_X10Y98         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.150    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.696     1.897    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X11Y98         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDCE (Prop_fdce_C_Q)         0.141     2.038 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.145     2.183    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/ADDRD3
    SLICE_X10Y98         RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.973     2.443    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/WCLK
    SLICE_X10Y98         RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism             -0.533     1.910    
    SLICE_X10Y98         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.150    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.696     1.897    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X11Y98         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDCE (Prop_fdce_C_Q)         0.141     2.038 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.145     2.183    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/ADDRD3
    SLICE_X10Y98         RAMS32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.973     2.443    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/WCLK
    SLICE_X10Y98         RAMS32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD/CLK
                         clock pessimism             -0.533     1.910    
    SLICE_X10Y98         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.150    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.696     1.897    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X11Y98         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDCE (Prop_fdce_C_Q)         0.141     2.038 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.145     2.183    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/ADDRD3
    SLICE_X10Y98         RAMS32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.973     2.443    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/WCLK
    SLICE_X10Y98         RAMS32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD_D1/CLK
                         clock pessimism             -0.533     1.910    
    SLICE_X10Y98         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.150    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.722     1.923    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X7Y95          FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDCE (Prop_fdce_C_Q)         0.141     2.064 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.145     2.210    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/ADDRD3
    SLICE_X6Y95          RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.000     2.470    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/WCLK
    SLICE_X6Y95          RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.534     1.936    
    SLICE_X6Y95          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.176    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.722     1.923    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X7Y95          FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDCE (Prop_fdce_C_Q)         0.141     2.064 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.145     2.210    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/ADDRD3
    SLICE_X6Y95          RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.000     2.470    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/WCLK
    SLICE_X6Y95          RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.534     1.936    
    SLICE_X6Y95          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.176    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EHS
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { PIN_EHS }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X6Y11  x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y5   x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X5Y16  x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X4Y10  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y13  x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X6Y12  x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X4Y12  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X3Y18  x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X3Y13  x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X6Y10  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_2/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y98  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y98  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y98  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y98  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y98  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y98  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y98  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y98  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y97  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y97  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y96  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y96  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y96  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y96  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y96  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y96  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y96  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y96  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y94   x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y94   x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  JTAG_CLK
  To Clock:  JTAG_CLK

Setup :            0  Failing Endpoints,  Worst Slack      497.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             497.374ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/D
                            (falling edge-triggered cell FDPE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (JTAG_CLK fall@500.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.642ns (24.775%)  route 1.949ns (75.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.940ns = ( 506.940 - 500.000 ) 
    Source Clock Delay      (SCD):    7.700ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          2.014     7.700    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X6Y82          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.518     8.218 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/Q
                         net (fo=15, routed)          1.949    10.167    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[0]
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.124    10.291 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_i_1/O
                         net (fo=1, routed)           0.000    10.291    x_cpu_top/CPU/x_cr_had_top/A15d/A5b3_out
    SLICE_X1Y86          FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK fall edge)
                                                    500.000   500.000 f  
    AA15                                              0.000   500.000 f  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000   500.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445   501.445 f  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511   504.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   505.047 f  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.893   506.940    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X1Y86          FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/C  (IS_INVERTED)
                         clock pessimism              0.727   507.667    
                         clock uncertainty           -0.035   507.632    
    SLICE_X1Y86          FDPE (Setup_fdpe_C_D)        0.034   507.666    x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg
  -------------------------------------------------------------------
                         required time                        507.666    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                497.374    

Slack (MET) :             989.201ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        10.726ns  (logic 1.378ns (12.848%)  route 9.348ns (87.152%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.860ns = ( 1006.860 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.706ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          2.020     7.706    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X2Y85          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.478     8.184 r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=14, routed)          0.909     9.093    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]_0
    SLICE_X4Y84          LUT4 (Prop_lut4_I0_O)        0.326     9.419 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_11/O
                         net (fo=23, routed)          2.100    11.520    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[3]
    SLICE_X8Y84          LUT6 (Prop_lut6_I1_O)        0.326    11.846 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[30]_i_2/O
                         net (fo=32, routed)          3.679    15.525    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[30]_i_2_n_0
    SLICE_X15Y81         LUT6 (Prop_lut6_I5_O)        0.124    15.649 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_3/O
                         net (fo=1, routed)           2.659    18.308    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_3_n_0
    SLICE_X14Y86         LUT5 (Prop_lut5_I1_O)        0.124    18.432 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_1/O
                         net (fo=1, routed)           0.000    18.432    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[21]
    SLICE_X14Y86         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.813  1006.860    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X14Y86         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/C
                         clock pessimism              0.727  1007.587    
                         clock uncertainty           -0.035  1007.552    
    SLICE_X14Y86         FDRE (Setup_fdre_C_D)        0.081  1007.633    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]
  -------------------------------------------------------------------
                         required time                       1007.633    
                         arrival time                         -18.432    
  -------------------------------------------------------------------
                         slack                                989.201    

Slack (MET) :             989.208ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        10.711ns  (logic 1.014ns (9.467%)  route 9.697ns (90.533%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.856ns = ( 1006.856 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.706ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          2.020     7.706    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X2Y85          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     8.224 r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/Q
                         net (fo=14, routed)          1.044     9.268    x_cpu_top/CPU/x_cr_had_top/A15d/A59[0]
    SLICE_X4Y83          LUT6 (Prop_lut6_I2_O)        0.124     9.392 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_12/O
                         net (fo=1, routed)           1.063    10.456    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_2_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I0_O)        0.124    10.580 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8/O
                         net (fo=32, routed)          4.727    15.306    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8_n_0
    SLICE_X15Y81         LUT6 (Prop_lut6_I2_O)        0.124    15.430 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[12]_i_3/O
                         net (fo=1, routed)           2.863    18.293    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[12]_i_3_n_0
    SLICE_X10Y81         LUT5 (Prop_lut5_I3_O)        0.124    18.417 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[12]_i_1/O
                         net (fo=1, routed)           0.000    18.417    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[12]
    SLICE_X10Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.809  1006.856    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X10Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/C
                         clock pessimism              0.727  1007.583    
                         clock uncertainty           -0.035  1007.548    
    SLICE_X10Y81         FDRE (Setup_fdre_C_D)        0.077  1007.625    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]
  -------------------------------------------------------------------
                         required time                       1007.625    
                         arrival time                         -18.417    
  -------------------------------------------------------------------
                         slack                                989.208    

Slack (MET) :             989.599ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        10.324ns  (logic 1.502ns (14.549%)  route 8.822ns (85.451%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.858ns = ( 1006.858 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.706ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          2.020     7.706    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X2Y85          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.478     8.184 r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=14, routed)          0.909     9.093    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]_0
    SLICE_X4Y84          LUT4 (Prop_lut4_I0_O)        0.326     9.419 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_11/O
                         net (fo=23, routed)          1.158    10.577    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[3]
    SLICE_X6Y83          LUT6 (Prop_lut6_I3_O)        0.326    10.903 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_10/O
                         net (fo=32, routed)          1.894    12.798    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_10_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I2_O)        0.124    12.922 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_4/O
                         net (fo=1, routed)           2.105    15.026    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_4_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.124    15.150 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_2/O
                         net (fo=1, routed)           2.756    17.906    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_2_n_0
    SLICE_X8Y83          LUT6 (Prop_lut6_I0_O)        0.124    18.030 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_1/O
                         net (fo=1, routed)           0.000    18.030    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[4]
    SLICE_X8Y83          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.811  1006.858    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X8Y83          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/C
                         clock pessimism              0.727  1007.585    
                         clock uncertainty           -0.035  1007.550    
    SLICE_X8Y83          FDRE (Setup_fdre_C_D)        0.079  1007.629    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]
  -------------------------------------------------------------------
                         required time                       1007.629    
                         arrival time                         -18.030    
  -------------------------------------------------------------------
                         slack                                989.599    

Slack (MET) :             989.688ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        10.230ns  (logic 1.014ns (9.912%)  route 9.216ns (90.088%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.855ns = ( 1006.855 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.706ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          2.020     7.706    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X2Y85          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     8.224 r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/Q
                         net (fo=14, routed)          1.044     9.268    x_cpu_top/CPU/x_cr_had_top/A15d/A59[0]
    SLICE_X4Y83          LUT6 (Prop_lut6_I2_O)        0.124     9.392 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_12/O
                         net (fo=1, routed)           1.063    10.456    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_2_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I0_O)        0.124    10.580 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8/O
                         net (fo=32, routed)          4.564    15.144    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8_n_0
    SLICE_X19Y81         LUT6 (Prop_lut6_I5_O)        0.124    15.268 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_2/O
                         net (fo=1, routed)           2.544    17.812    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_2_n_0
    SLICE_X16Y81         LUT3 (Prop_lut3_I0_O)        0.124    17.936 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_1/O
                         net (fo=1, routed)           0.000    17.936    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[13]
    SLICE_X16Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.808  1006.855    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X16Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/C
                         clock pessimism              0.727  1007.582    
                         clock uncertainty           -0.035  1007.547    
    SLICE_X16Y81         FDRE (Setup_fdre_C_D)        0.077  1007.624    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]
  -------------------------------------------------------------------
                         required time                       1007.624    
                         arrival time                         -17.936    
  -------------------------------------------------------------------
                         slack                                989.688    

Slack (MET) :             989.740ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        10.130ns  (logic 1.014ns (10.010%)  route 9.116ns (89.990%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.855ns = ( 1006.855 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.706ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          2.020     7.706    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X2Y85          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     8.224 r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/Q
                         net (fo=14, routed)          1.044     9.268    x_cpu_top/CPU/x_cr_had_top/A15d/A59[0]
    SLICE_X4Y83          LUT6 (Prop_lut6_I2_O)        0.124     9.392 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_12/O
                         net (fo=1, routed)           1.063    10.456    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_2_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I0_O)        0.124    10.580 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8/O
                         net (fo=32, routed)          4.468    15.047    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I2_O)        0.124    15.171 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[11]_i_3/O
                         net (fo=1, routed)           2.540    17.712    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[11]_i_3_n_0
    SLICE_X13Y81         LUT5 (Prop_lut5_I3_O)        0.124    17.836 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[11]_i_1/O
                         net (fo=1, routed)           0.000    17.836    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[11]
    SLICE_X13Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.808  1006.855    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X13Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/C
                         clock pessimism              0.727  1007.582    
                         clock uncertainty           -0.035  1007.547    
    SLICE_X13Y81         FDRE (Setup_fdre_C_D)        0.029  1007.576    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]
  -------------------------------------------------------------------
                         required time                       1007.576    
                         arrival time                         -17.836    
  -------------------------------------------------------------------
                         slack                                989.740    

Slack (MET) :             989.754ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        10.122ns  (logic 1.014ns (10.018%)  route 9.108ns (89.982%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.861ns = ( 1006.861 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.706ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          2.020     7.706    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X2Y85          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     8.224 r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/Q
                         net (fo=14, routed)          1.044     9.268    x_cpu_top/CPU/x_cr_had_top/A15d/A59[0]
    SLICE_X4Y83          LUT6 (Prop_lut6_I2_O)        0.124     9.392 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_12/O
                         net (fo=1, routed)           1.063    10.456    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_2_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I0_O)        0.124    10.580 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8/O
                         net (fo=32, routed)          4.411    14.991    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8_n_0
    SLICE_X15Y86         LUT6 (Prop_lut6_I2_O)        0.124    15.115 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[26]_i_2/O
                         net (fo=1, routed)           2.589    17.704    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[26]_i_2_n_0
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124    17.828 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[26]_i_1/O
                         net (fo=1, routed)           0.000    17.828    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[26]
    SLICE_X15Y87         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.814  1006.861    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X15Y87         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]/C
                         clock pessimism              0.727  1007.588    
                         clock uncertainty           -0.035  1007.553    
    SLICE_X15Y87         FDRE (Setup_fdre_C_D)        0.029  1007.582    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]
  -------------------------------------------------------------------
                         required time                       1007.582    
                         arrival time                         -17.828    
  -------------------------------------------------------------------
                         slack                                989.754    

Slack (MET) :             989.756ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        10.121ns  (logic 1.014ns (10.019%)  route 9.107ns (89.981%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.860ns = ( 1006.860 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.706ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          2.020     7.706    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X2Y85          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     8.224 r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/Q
                         net (fo=14, routed)          1.044     9.268    x_cpu_top/CPU/x_cr_had_top/A15d/A59[0]
    SLICE_X4Y83          LUT6 (Prop_lut6_I2_O)        0.124     9.392 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_12/O
                         net (fo=1, routed)           1.063    10.456    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_2_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I0_O)        0.124    10.580 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8/O
                         net (fo=32, routed)          4.041    14.621    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I2_O)        0.124    14.745 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[25]_i_2/O
                         net (fo=1, routed)           2.958    17.703    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[25]_i_2_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I4_O)        0.124    17.827 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[25]_i_1/O
                         net (fo=1, routed)           0.000    17.827    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[25]
    SLICE_X9Y85          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.813  1006.860    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X9Y85          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/C
                         clock pessimism              0.727  1007.587    
                         clock uncertainty           -0.035  1007.552    
    SLICE_X9Y85          FDRE (Setup_fdre_C_D)        0.031  1007.583    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]
  -------------------------------------------------------------------
                         required time                       1007.583    
                         arrival time                         -17.827    
  -------------------------------------------------------------------
                         slack                                989.756    

Slack (MET) :             989.865ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        10.012ns  (logic 1.014ns (10.127%)  route 8.998ns (89.873%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.861ns = ( 1006.861 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.706ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          2.020     7.706    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X2Y85          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     8.224 r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/Q
                         net (fo=14, routed)          1.044     9.268    x_cpu_top/CPU/x_cr_had_top/A15d/A59[0]
    SLICE_X4Y83          LUT6 (Prop_lut6_I2_O)        0.124     9.392 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_12/O
                         net (fo=1, routed)           1.063    10.456    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_2_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I0_O)        0.124    10.580 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8/O
                         net (fo=32, routed)          4.413    14.993    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8_n_0
    SLICE_X15Y86         LUT6 (Prop_lut6_I0_O)        0.124    15.117 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_5/O
                         net (fo=1, routed)           2.477    17.594    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_5_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I3_O)        0.124    17.718 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_2/O
                         net (fo=1, routed)           0.000    17.718    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[31]
    SLICE_X15Y87         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.814  1006.861    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X15Y87         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/C
                         clock pessimism              0.727  1007.588    
                         clock uncertainty           -0.035  1007.553    
    SLICE_X15Y87         FDRE (Setup_fdre_C_D)        0.031  1007.584    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]
  -------------------------------------------------------------------
                         required time                       1007.584    
                         arrival time                         -17.718    
  -------------------------------------------------------------------
                         slack                                989.865    

Slack (MET) :             990.003ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        9.917ns  (logic 1.014ns (10.225%)  route 8.903ns (89.775%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.855ns = ( 1006.855 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.706ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          2.020     7.706    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X2Y85          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     8.224 r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/Q
                         net (fo=14, routed)          1.044     9.268    x_cpu_top/CPU/x_cr_had_top/A15d/A59[0]
    SLICE_X4Y83          LUT6 (Prop_lut6_I2_O)        0.124     9.392 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_12/O
                         net (fo=1, routed)           1.063    10.456    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_2_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I0_O)        0.124    10.580 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8/O
                         net (fo=32, routed)          4.062    14.642    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8_n_0
    SLICE_X19Y81         LUT6 (Prop_lut6_I5_O)        0.124    14.766 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[15]_i_2/O
                         net (fo=1, routed)           2.733    17.499    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[15]_i_2_n_0
    SLICE_X16Y81         LUT3 (Prop_lut3_I0_O)        0.124    17.623 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[15]_i_1/O
                         net (fo=1, routed)           0.000    17.623    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[15]
    SLICE_X16Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.808  1006.855    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X16Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/C
                         clock pessimism              0.727  1007.582    
                         clock uncertainty           -0.035  1007.547    
    SLICE_X16Y81         FDRE (Setup_fdre_C_D)        0.079  1007.626    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]
  -------------------------------------------------------------------
                         required time                       1007.626    
                         arrival time                         -17.623    
  -------------------------------------------------------------------
                         slack                                990.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.458%)  route 0.082ns (30.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.713ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.719     2.835    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X1Y85          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.141     2.976 f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/Q
                         net (fo=7, routed)           0.082     3.058    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[5]
    SLICE_X0Y85          LUT6 (Prop_lut6_I4_O)        0.045     3.103 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[0]_i_1/O
                         net (fo=1, routed)           0.000     3.103    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[0]_i_1_n_0
    SLICE_X0Y85          FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.995     3.561    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X0Y85          FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/C
                         clock pessimism             -0.713     2.848    
    SLICE_X0Y85          FDPE (Hold_fdpe_C_D)         0.091     2.939    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.678%)  route 0.097ns (34.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.713ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.719     2.835    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X0Y85          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.141     2.976 f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/Q
                         net (fo=10, routed)          0.097     3.074    x_cpu_top/CPU/x_cr_had_top/A15d/Q[0]
    SLICE_X1Y85          LUT6 (Prop_lut6_I2_O)        0.045     3.119 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[5]_i_1/O
                         net (fo=1, routed)           0.000     3.119    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[5]_i_1_n_0
    SLICE_X1Y85          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.995     3.561    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X1Y85          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/C
                         clock pessimism             -0.713     2.848    
    SLICE_X1Y85          FDCE (Hold_fdce_C_D)         0.092     2.940    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.940    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.604%)  route 0.168ns (47.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.711ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.719     2.835    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X0Y85          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.141     2.976 f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/Q
                         net (fo=10, routed)          0.168     3.144    x_cpu_top/CPU/x_cr_had_top/A15d/A18648_0
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.045     3.189 r  x_cpu_top/CPU/x_cr_had_top/A15d/A18648_i_1/O
                         net (fo=1, routed)           0.000     3.189    x_cpu_top/CPU/x_cr_had_top/A15d/A18648_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.995     3.561    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X2Y85          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/C
                         clock pessimism             -0.711     2.850    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.121     2.971    x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           3.189    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.190ns (55.001%)  route 0.155ns (44.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.564ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.721     2.837    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X1Y88          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.141     2.978 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/Q
                         net (fo=11, routed)          0.155     3.134    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg_n_0_[0]
    SLICE_X0Y88          LUT5 (Prop_lut5_I4_O)        0.049     3.183 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a[3]_i_1/O
                         net (fo=1, routed)           0.000     3.183    x_cpu_top/CPU/x_cr_had_top/A15d/A5a[3]_i_1_n_0
    SLICE_X0Y88          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.998     3.564    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X0Y88          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/C
                         clock pessimism             -0.714     2.850    
    SLICE_X0Y88          FDCE (Hold_fdce_C_D)         0.107     2.957    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.957    
                         arrival time                           3.183    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.849%)  route 0.124ns (37.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.711ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.719     2.835    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X2Y85          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     2.999 f  x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/Q
                         net (fo=3, routed)           0.124     3.123    x_cpu_top/CPU/x_cr_had_top/A15d/A18648
    SLICE_X0Y85          LUT6 (Prop_lut6_I4_O)        0.045     3.168 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[4]_i_1/O
                         net (fo=1, routed)           0.000     3.168    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[4]_i_1_n_0
    SLICE_X0Y85          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.995     3.561    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X0Y85          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                         clock pessimism             -0.711     2.850    
    SLICE_X0Y85          FDCE (Hold_fdce_C_D)         0.092     2.942    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           3.168    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.632%)  route 0.125ns (37.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.711ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.719     2.835    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X2Y85          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     2.999 r  x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/Q
                         net (fo=3, routed)           0.125     3.124    x_cpu_top/CPU/x_cr_had_top/A15d/A18648
    SLICE_X0Y85          LUT6 (Prop_lut6_I3_O)        0.045     3.169 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[3]_i_1/O
                         net (fo=1, routed)           0.000     3.169    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[3]_i_1_n_0
    SLICE_X0Y85          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.995     3.561    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X0Y85          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/C
                         clock pessimism             -0.711     2.850    
    SLICE_X0Y85          FDCE (Hold_fdce_C_D)         0.092     2.942    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.314%)  route 0.133ns (41.686%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.726ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.719     2.835    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X3Y86          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     2.976 r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[4]/Q
                         net (fo=3, routed)           0.133     3.109    x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg_n_0_[4]
    SLICE_X3Y86          LUT5 (Prop_lut5_I0_O)        0.045     3.154 r  x_cpu_top/CPU/x_cr_had_top/A15d/A57[4]_i_1/O
                         net (fo=1, routed)           0.000     3.154    x_cpu_top/CPU/x_cr_had_top/A15d/A57[4]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.995     3.561    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X3Y86          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[4]/C
                         clock pessimism             -0.726     2.835    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.092     2.927    x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           3.154    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.541%)  route 0.131ns (38.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.711ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.719     2.835    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X2Y85          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     2.999 f  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/Q
                         net (fo=14, routed)          0.131     3.130    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A59[0]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.045     3.175 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_i_1__0/O
                         net (fo=1, routed)           0.000     3.175    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A6c
    SLICE_X1Y85          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.995     3.561    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X1Y85          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/C
                         clock pessimism             -0.711     2.850    
    SLICE_X1Y85          FDCE (Hold_fdce_C_D)         0.091     2.941    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg
  -------------------------------------------------------------------
                         required time                         -2.941    
                         arrival time                           3.175    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.474%)  route 0.155ns (45.526%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.564ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.721     2.837    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X1Y88          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.141     2.978 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/Q
                         net (fo=11, routed)          0.155     3.134    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg_n_0_[0]
    SLICE_X0Y88          LUT4 (Prop_lut4_I3_O)        0.045     3.179 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a[2]_i_1/O
                         net (fo=1, routed)           0.000     3.179    x_cpu_top/CPU/x_cr_had_top/A15d/A5a[2]_i_1_n_0
    SLICE_X0Y88          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.998     3.564    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X0Y88          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/C
                         clock pessimism             -0.714     2.850    
    SLICE_X0Y88          FDCE (Hold_fdce_C_D)         0.092     2.942    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           3.179    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A58_reg/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.696%)  route 0.188ns (50.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.711ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.719     2.835    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X0Y85          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.141     2.976 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/Q
                         net (fo=10, routed)          0.188     3.165    x_cpu_top/CPU_n_170
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.045     3.210 r  x_cpu_top/A58_i_1/O
                         net (fo=1, routed)           0.000     3.210    x_cpu_top/CPU/x_cr_had_top/A15d/A58_reg_0
    SLICE_X2Y85          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A58_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.995     3.561    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X2Y85          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A58_reg/C
                         clock pessimism             -0.711     2.850    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.120     2.970    x_cpu_top/CPU/x_cr_had_top/A15d/A58_reg
  -------------------------------------------------------------------
                         required time                         -2.970    
                         arrival time                           3.210    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         JTAG_CLK
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { PAD_JTAG_TCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y0  padmux_cpu_jtg_tclk_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X1Y85    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         1000.000    999.000    SLICE_X0Y87    x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X2Y85    x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X3Y86    x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X6Y82    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X16Y81   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X13Y81   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X10Y81   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X16Y81   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X10Y82   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X10Y81   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X8Y83    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X13Y85   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X14Y86   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X9Y85    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X14Y86   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X16Y85   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X12Y86   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X13Y86   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X16Y81   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X13Y81   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X16Y81   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X16Y81   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X9Y85    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X10Y86   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X10Y86   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X9Y85    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X15Y87   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X8Y85    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[27]/C



---------------------------------------------------------------------------------------------------
From Clock:  JTAG_CLK
  To Clock:  EHS

Setup :            0  Failing Endpoints,  Worst Slack       41.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.510ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.757ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        6.006ns  (logic 0.795ns (13.236%)  route 5.211ns (86.764%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.908ns = ( 55.908 - 50.000 ) 
    Source Clock Delay      (SCD):    7.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          2.015     7.701    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X6Y83          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     8.219 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          2.492    10.711    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X24Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.835 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          0.763    11.599    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[0]_1
    SLICE_X25Y64         LUT3 (Prop_lut3_I0_O)        0.153    11.752 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst[15]_i_1__4/O
                         net (fo=18, routed)          1.956    13.707    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst[15]_i_1__4_n_0
    SLICE_X21Y58         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.819    55.908    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/POUT_EHS_OBUF_BUFG
    SLICE_X21Y58         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[10]/C
                         clock pessimism              0.000    55.908    
                         clock uncertainty           -0.035    55.873    
    SLICE_X21Y58         FDRE (Setup_fdre_C_CE)      -0.408    55.465    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[10]
  -------------------------------------------------------------------
                         required time                         55.465    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                 41.757    

Slack (MET) :             41.838ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 0.766ns (12.428%)  route 5.397ns (87.572%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 55.907 - 50.000 ) 
    Source Clock Delay      (SCD):    7.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          2.015     7.701    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X6Y83          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     8.219 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          2.492    10.711    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X24Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.835 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          0.766    11.602    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[0]_2
    SLICE_X25Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.726 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst[15]_i_1__3/O
                         net (fo=18, routed)          2.139    13.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst[15]_i_1__3_n_0
    SLICE_X22Y55         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.818    55.907    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/POUT_EHS_OBUF_BUFG
    SLICE_X22Y55         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[11]/C
                         clock pessimism              0.000    55.907    
                         clock uncertainty           -0.035    55.872    
    SLICE_X22Y55         FDRE (Setup_fdre_C_CE)      -0.169    55.703    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[11]
  -------------------------------------------------------------------
                         required time                         55.703    
                         arrival time                         -13.864    
  -------------------------------------------------------------------
                         slack                                 41.838    

Slack (MET) :             41.838ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 0.766ns (12.428%)  route 5.397ns (87.572%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 55.907 - 50.000 ) 
    Source Clock Delay      (SCD):    7.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          2.015     7.701    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X6Y83          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     8.219 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          2.492    10.711    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X24Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.835 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          0.766    11.602    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[0]_2
    SLICE_X25Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.726 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst[15]_i_1__3/O
                         net (fo=18, routed)          2.139    13.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst[15]_i_1__3_n_0
    SLICE_X22Y55         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.818    55.907    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/POUT_EHS_OBUF_BUFG
    SLICE_X22Y55         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[9]/C
                         clock pessimism              0.000    55.907    
                         clock uncertainty           -0.035    55.872    
    SLICE_X22Y55         FDRE (Setup_fdre_C_CE)      -0.169    55.703    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[9]
  -------------------------------------------------------------------
                         required time                         55.703    
                         arrival time                         -13.864    
  -------------------------------------------------------------------
                         slack                                 41.838    

Slack (MET) :             41.887ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 0.795ns (13.555%)  route 5.070ns (86.445%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.897ns = ( 55.897 - 50.000 ) 
    Source Clock Delay      (SCD):    7.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          2.015     7.701    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X6Y83          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     8.219 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          2.492    10.711    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X24Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.835 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          0.763    11.599    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[0]_1
    SLICE_X25Y64         LUT3 (Prop_lut3_I0_O)        0.153    11.752 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst[15]_i_1__4/O
                         net (fo=18, routed)          1.815    13.566    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst[15]_i_1__4_n_0
    SLICE_X29Y62         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.808    55.897    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/POUT_EHS_OBUF_BUFG
    SLICE_X29Y62         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[13]/C
                         clock pessimism              0.000    55.897    
                         clock uncertainty           -0.035    55.862    
    SLICE_X29Y62         FDRE (Setup_fdre_C_CE)      -0.408    55.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[13]
  -------------------------------------------------------------------
                         required time                         55.454    
                         arrival time                         -13.566    
  -------------------------------------------------------------------
                         slack                                 41.887    

Slack (MET) :             41.951ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        5.804ns  (logic 0.795ns (13.698%)  route 5.009ns (86.302%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.899ns = ( 55.899 - 50.000 ) 
    Source Clock Delay      (SCD):    7.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          2.015     7.701    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X6Y83          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     8.219 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          2.492    10.711    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X24Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.835 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          0.763    11.599    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[0]_1
    SLICE_X25Y64         LUT3 (Prop_lut3_I0_O)        0.153    11.752 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst[15]_i_1__4/O
                         net (fo=18, routed)          1.753    13.505    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst[15]_i_1__4_n_0
    SLICE_X27Y61         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.810    55.899    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/POUT_EHS_OBUF_BUFG
    SLICE_X27Y61         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[2]/C
                         clock pessimism              0.000    55.899    
                         clock uncertainty           -0.035    55.864    
    SLICE_X27Y61         FDRE (Setup_fdre_C_CE)      -0.408    55.456    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[2]
  -------------------------------------------------------------------
                         required time                         55.456    
                         arrival time                         -13.505    
  -------------------------------------------------------------------
                         slack                                 41.951    

Slack (MET) :             41.951ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        5.804ns  (logic 0.795ns (13.698%)  route 5.009ns (86.302%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.899ns = ( 55.899 - 50.000 ) 
    Source Clock Delay      (SCD):    7.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          2.015     7.701    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X6Y83          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     8.219 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          2.492    10.711    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X24Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.835 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          0.763    11.599    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[0]_1
    SLICE_X25Y64         LUT3 (Prop_lut3_I0_O)        0.153    11.752 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst[15]_i_1__4/O
                         net (fo=18, routed)          1.753    13.505    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst[15]_i_1__4_n_0
    SLICE_X27Y61         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.810    55.899    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/POUT_EHS_OBUF_BUFG
    SLICE_X27Y61         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[4]/C
                         clock pessimism              0.000    55.899    
                         clock uncertainty           -0.035    55.864    
    SLICE_X27Y61         FDRE (Setup_fdre_C_CE)      -0.408    55.456    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[4]
  -------------------------------------------------------------------
                         required time                         55.456    
                         arrival time                         -13.505    
  -------------------------------------------------------------------
                         slack                                 41.951    

Slack (MET) :             41.968ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        5.991ns  (logic 0.766ns (12.787%)  route 5.225ns (87.213%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.900ns = ( 55.900 - 50.000 ) 
    Source Clock Delay      (SCD):    7.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          2.015     7.701    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X6Y83          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     8.219 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          2.492    10.711    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X24Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.835 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          0.766    11.602    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[0]_2
    SLICE_X25Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.726 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst[15]_i_1__3/O
                         net (fo=18, routed)          1.966    13.692    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst[15]_i_1__3_n_0
    SLICE_X24Y60         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.811    55.900    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/POUT_EHS_OBUF_BUFG
    SLICE_X24Y60         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[4]/C
                         clock pessimism              0.000    55.900    
                         clock uncertainty           -0.035    55.865    
    SLICE_X24Y60         FDRE (Setup_fdre_C_CE)      -0.205    55.660    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[4]
  -------------------------------------------------------------------
                         required time                         55.660    
                         arrival time                         -13.692    
  -------------------------------------------------------------------
                         slack                                 41.968    

Slack (MET) :             42.037ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 0.795ns (13.880%)  route 4.933ns (86.120%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 55.909 - 50.000 ) 
    Source Clock Delay      (SCD):    7.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          2.015     7.701    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X6Y83          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     8.219 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          2.492    10.711    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X24Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.835 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          0.763    11.599    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[0]_1
    SLICE_X25Y64         LUT3 (Prop_lut3_I0_O)        0.153    11.752 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst[15]_i_1__4/O
                         net (fo=18, routed)          1.677    13.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst[15]_i_1__4_n_0
    SLICE_X21Y56         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.820    55.909    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/POUT_EHS_OBUF_BUFG
    SLICE_X21Y56         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[9]/C
                         clock pessimism              0.000    55.909    
                         clock uncertainty           -0.035    55.874    
    SLICE_X21Y56         FDRE (Setup_fdre_C_CE)      -0.408    55.466    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[9]
  -------------------------------------------------------------------
                         required time                         55.466    
                         arrival time                         -13.429    
  -------------------------------------------------------------------
                         slack                                 42.037    

Slack (MET) :             42.062ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        5.898ns  (logic 0.766ns (12.987%)  route 5.132ns (87.013%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.902ns = ( 55.902 - 50.000 ) 
    Source Clock Delay      (SCD):    7.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          2.015     7.701    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X6Y83          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     8.219 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          2.492    10.711    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X24Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.835 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          0.766    11.602    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[0]_2
    SLICE_X25Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.726 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst[15]_i_1__3/O
                         net (fo=18, routed)          1.874    13.599    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst[15]_i_1__3_n_0
    SLICE_X27Y55         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.813    55.902    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/POUT_EHS_OBUF_BUFG
    SLICE_X27Y55         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[8]/C
                         clock pessimism              0.000    55.902    
                         clock uncertainty           -0.035    55.867    
    SLICE_X27Y55         FDRE (Setup_fdre_C_CE)      -0.205    55.662    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[8]
  -------------------------------------------------------------------
                         required time                         55.662    
                         arrival time                         -13.599    
  -------------------------------------------------------------------
                         slack                                 42.062    

Slack (MET) :             42.066ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        5.937ns  (logic 0.766ns (12.903%)  route 5.171ns (87.097%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.908ns = ( 55.908 - 50.000 ) 
    Source Clock Delay      (SCD):    7.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          2.015     7.701    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X6Y83          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     8.219 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          2.492    10.711    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X24Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.835 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          0.766    11.602    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[0]_2
    SLICE_X25Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.726 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst[15]_i_1__3/O
                         net (fo=18, routed)          1.912    13.638    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst[15]_i_1__3_n_0
    SLICE_X20Y58         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.819    55.908    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/POUT_EHS_OBUF_BUFG
    SLICE_X20Y58         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[10]/C
                         clock pessimism              0.000    55.908    
                         clock uncertainty           -0.035    55.873    
    SLICE_X20Y58         FDRE (Setup_fdre_C_CE)      -0.169    55.704    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[10]
  -------------------------------------------------------------------
                         required time                         55.704    
                         arrival time                         -13.638    
  -------------------------------------------------------------------
                         slack                                 42.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A18597_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.719     2.835    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X1Y85          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.141     2.976 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/Q
                         net (fo=1, routed)           0.110     3.086    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg_n_0
    SLICE_X1Y84          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A18597_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.996     2.466    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/POUT_EHS_OBUF_BUFG
    SLICE_X1Y84          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A18597_reg/C
                         clock pessimism              0.000     2.466    
                         clock uncertainty            0.035     2.502    
    SLICE_X1Y84          FDCE (Hold_fdce_C_D)         0.075     2.577    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A18597_reg
  -------------------------------------------------------------------
                         required time                         -2.577    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A75/A18597_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.718     2.834    x_cpu_top/CPU/x_cr_had_top/A15d/A75/padmux_cpu_jtg_tclk_BUFG
    SLICE_X1Y83          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.141     2.975 r  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/Q
                         net (fo=1, routed)           0.110     3.085    x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg_n_0
    SLICE_X1Y82          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A18597_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.994     2.464    x_cpu_top/CPU/x_cr_had_top/A15d/A75/POUT_EHS_OBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A18597_reg/C
                         clock pessimism              0.000     2.464    
                         clock uncertainty            0.035     2.500    
    SLICE_X1Y82          FDCE (Hold_fdce_C_D)         0.075     2.575    x_cpu_top/CPU/x_cr_had_top/A15d/A75/A18597_reg
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.689     2.805    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X11Y86         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.141     2.946 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/Q
                         net (fo=10, routed)          0.120     3.066    x_cpu_top/CPU/x_cr_had_top/A18545/D[28]
    SLICE_X11Y85         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.967     2.437    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X11Y85         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[28]/C
                         clock pessimism              0.000     2.437    
                         clock uncertainty            0.035     2.473    
    SLICE_X11Y85         FDRE (Hold_fdre_C_D)         0.075     2.548    x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.548    
                         arrival time                           3.066    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A18621_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.712%)  route 0.122ns (46.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    2.831ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.715     2.831    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X7Y83          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     2.972 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]/Q
                         net (fo=13, routed)          0.122     3.094    x_cpu_top/CPU/x_cr_had_top/A18545/D[6]
    SLICE_X5Y82          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18621_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.992     2.462    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18621_reg[6]/C
                         clock pessimism              0.000     2.462    
                         clock uncertainty            0.035     2.498    
    SLICE_X5Y82          FDRE (Hold_fdre_C_D)         0.075     2.573    x_cpu_top/CPU/x_cr_had_top/A18545/A18621_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.573    
                         arrival time                           3.094    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.890%)  route 0.129ns (44.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    2.830ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.714     2.830    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X6Y82          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164     2.994 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/Q
                         net (fo=15, routed)          0.129     3.124    x_cpu_top/CPU/x_cr_had_top/A18545/D[0]
    SLICE_X4Y81          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.991     2.461    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[0]/C
                         clock pessimism              0.000     2.461    
                         clock uncertainty            0.035     2.497    
    SLICE_X4Y81          FDRE (Hold_fdre_C_D)         0.070     2.567    x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.567    
                         arrival time                           3.124    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.544%)  route 0.149ns (51.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.689     2.805    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X9Y85          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.141     2.946 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[29]/Q
                         net (fo=10, routed)          0.149     3.096    x_cpu_top/CPU/x_cr_had_top/A18545/D[29]
    SLICE_X10Y84         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.966     2.436    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[29]/C
                         clock pessimism              0.000     2.436    
                         clock uncertainty            0.035     2.472    
    SLICE_X10Y84         FDRE (Hold_fdre_C_D)         0.064     2.536    x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           3.096    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.628%)  route 0.136ns (45.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.686     2.802    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X16Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y81         FDRE (Prop_fdre_C_Q)         0.164     2.966 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/Q
                         net (fo=10, routed)          0.136     3.103    x_cpu_top/CPU/x_cr_had_top/A18545/D[15]
    SLICE_X19Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.962     2.432    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X19Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[15]/C
                         clock pessimism              0.000     2.432    
                         clock uncertainty            0.035     2.468    
    SLICE_X19Y81         FDRE (Hold_fdre_C_D)         0.072     2.540    x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.540    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A18617_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.402%)  route 0.163ns (53.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.689     2.805    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X13Y86         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141     2.946 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]/Q
                         net (fo=10, routed)          0.163     3.109    x_cpu_top/CPU/x_cr_had_top/A18545/D[24]
    SLICE_X13Y87         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18617_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.967     2.437    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X13Y87         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18617_reg/C
                         clock pessimism              0.000     2.437    
                         clock uncertainty            0.035     2.473    
    SLICE_X13Y87         FDCE (Hold_fdce_C_D)         0.070     2.543    x_cpu_top/CPU/x_cr_had_top/A18545/A18617_reg
  -------------------------------------------------------------------
                         required time                         -2.543    
                         arrival time                           3.109    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (54.024%)  route 0.140ns (45.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.686     2.802    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X16Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y81         FDRE (Prop_fdre_C_Q)         0.164     2.966 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/Q
                         net (fo=10, routed)          0.140     3.106    x_cpu_top/CPU/x_cr_had_top/A18545/D[13]
    SLICE_X15Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.961     2.431    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X15Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[13]/C
                         clock pessimism              0.000     2.431    
                         clock uncertainty            0.035     2.467    
    SLICE_X15Y80         FDRE (Hold_fdre_C_D)         0.070     2.537    x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.537    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A18619_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.210%)  route 0.139ns (45.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.686     2.802    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X10Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164     2.966 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[2]/Q
                         net (fo=13, routed)          0.139     3.105    x_cpu_top/CPU/x_cr_had_top/A18545/D[2]
    SLICE_X9Y81          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18619_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.963     2.433    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X9Y81          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18619_reg[2]/C
                         clock pessimism              0.000     2.433    
                         clock uncertainty            0.035     2.469    
    SLICE_X9Y81          FDCE (Hold_fdce_C_D)         0.066     2.535    x_cpu_top/CPU/x_cr_had_top/A18545/A18619_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           3.105    
  -------------------------------------------------------------------
                         slack                                  0.570    





---------------------------------------------------------------------------------------------------
From Clock:  EHS
  To Clock:  JTAG_CLK

Setup :            0  Failing Endpoints,  Worst Slack       37.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.385ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        13.205ns  (logic 0.952ns (7.210%)  route 12.253ns (92.790%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.856ns = ( 1006.856 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.308ns = ( 956.308 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       2.010   956.308    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X1Y72          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.456   956.764 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/Q
                         net (fo=28, routed)          3.600   960.364    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_8[1]
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.124   960.488 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_12/O
                         net (fo=1, routed)           1.063   961.551    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_2_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I0_O)        0.124   961.675 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8/O
                         net (fo=32, routed)          4.727   966.402    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8_n_0
    SLICE_X15Y81         LUT6 (Prop_lut6_I2_O)        0.124   966.526 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[12]_i_3/O
                         net (fo=1, routed)           2.863   969.389    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[12]_i_3_n_0
    SLICE_X10Y81         LUT5 (Prop_lut5_I3_O)        0.124   969.513 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[12]_i_1/O
                         net (fo=1, routed)           0.000   969.513    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[12]
    SLICE_X10Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.809  1006.856    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X10Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/C
                         clock pessimism              0.000  1006.856    
                         clock uncertainty           -0.035  1006.820    
    SLICE_X10Y81         FDRE (Setup_fdre_C_D)        0.077  1006.897    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]
  -------------------------------------------------------------------
                         required time                       1006.897    
                         arrival time                        -969.513    
  -------------------------------------------------------------------
                         slack                                 37.385    

Slack (MET) :             37.825ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        12.769ns  (logic 1.076ns (8.427%)  route 11.693ns (91.573%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.858ns = ( 1006.858 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.308ns = ( 956.308 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       2.010   956.308    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X1Y72          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.456   956.764 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/Q
                         net (fo=28, routed)          3.406   960.170    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[0]
    SLICE_X5Y83          LUT2 (Prop_lut2_I0_O)        0.124   960.294 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]_i_3/O
                         net (fo=5, routed)           1.532   961.826    x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]_i_3_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I5_O)        0.124   961.950 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_10/O
                         net (fo=32, routed)          1.894   963.844    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_10_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I2_O)        0.124   963.968 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_4/O
                         net (fo=1, routed)           2.105   966.073    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_4_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.124   966.197 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_2/O
                         net (fo=1, routed)           2.756   968.953    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_2_n_0
    SLICE_X8Y83          LUT6 (Prop_lut6_I0_O)        0.124   969.077 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_1/O
                         net (fo=1, routed)           0.000   969.077    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[4]
    SLICE_X8Y83          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.811  1006.858    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X8Y83          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/C
                         clock pessimism              0.000  1006.858    
                         clock uncertainty           -0.035  1006.822    
    SLICE_X8Y83          FDRE (Setup_fdre_C_D)        0.079  1006.901    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]
  -------------------------------------------------------------------
                         required time                       1006.901    
                         arrival time                        -969.076    
  -------------------------------------------------------------------
                         slack                                 37.825    

Slack (MET) :             37.849ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        12.748ns  (logic 1.182ns (9.272%)  route 11.566ns (90.728%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.860ns = ( 1006.860 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.308ns = ( 956.308 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       2.010   956.308    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X1Y72          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.456   956.764 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/Q
                         net (fo=28, routed)          3.406   960.170    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[0]
    SLICE_X5Y83          LUT2 (Prop_lut2_I0_O)        0.152   960.322 f  x_cpu_top/CPU/x_cr_had_top/A18545/A86[7]_i_2/O
                         net (fo=10, routed)          1.822   962.144    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]_1
    SLICE_X8Y84          LUT6 (Prop_lut6_I4_O)        0.326   962.470 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[30]_i_2/O
                         net (fo=32, routed)          3.679   966.149    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[30]_i_2_n_0
    SLICE_X15Y81         LUT6 (Prop_lut6_I5_O)        0.124   966.273 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_3/O
                         net (fo=1, routed)           2.659   968.932    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_3_n_0
    SLICE_X14Y86         LUT5 (Prop_lut5_I1_O)        0.124   969.056 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_1/O
                         net (fo=1, routed)           0.000   969.056    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[21]
    SLICE_X14Y86         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.813  1006.860    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X14Y86         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/C
                         clock pessimism              0.000  1006.860    
                         clock uncertainty           -0.035  1006.824    
    SLICE_X14Y86         FDRE (Setup_fdre_C_D)        0.081  1006.905    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]
  -------------------------------------------------------------------
                         required time                       1006.905    
                         arrival time                        -969.056    
  -------------------------------------------------------------------
                         slack                                 37.849    

Slack (MET) :             37.865ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        12.723ns  (logic 0.952ns (7.482%)  route 11.771ns (92.518%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.855ns = ( 1006.855 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.308ns = ( 956.308 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       2.010   956.308    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X1Y72          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.456   956.764 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/Q
                         net (fo=28, routed)          3.600   960.364    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_8[1]
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.124   960.488 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_12/O
                         net (fo=1, routed)           1.063   961.551    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_2_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I0_O)        0.124   961.675 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8/O
                         net (fo=32, routed)          4.564   966.240    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8_n_0
    SLICE_X19Y81         LUT6 (Prop_lut6_I5_O)        0.124   966.364 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_2/O
                         net (fo=1, routed)           2.544   968.907    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_2_n_0
    SLICE_X16Y81         LUT3 (Prop_lut3_I0_O)        0.124   969.031 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_1/O
                         net (fo=1, routed)           0.000   969.031    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[13]
    SLICE_X16Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.808  1006.855    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X16Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/C
                         clock pessimism              0.000  1006.855    
                         clock uncertainty           -0.035  1006.819    
    SLICE_X16Y81         FDRE (Setup_fdre_C_D)        0.077  1006.896    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]
  -------------------------------------------------------------------
                         required time                       1006.896    
                         arrival time                        -969.031    
  -------------------------------------------------------------------
                         slack                                 37.865    

Slack (MET) :             37.917ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        12.623ns  (logic 0.952ns (7.542%)  route 11.671ns (92.458%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.855ns = ( 1006.855 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.308ns = ( 956.308 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       2.010   956.308    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X1Y72          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.456   956.764 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/Q
                         net (fo=28, routed)          3.600   960.364    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_8[1]
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.124   960.488 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_12/O
                         net (fo=1, routed)           1.063   961.551    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_2_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I0_O)        0.124   961.675 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8/O
                         net (fo=32, routed)          4.468   966.143    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I2_O)        0.124   966.267 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[11]_i_3/O
                         net (fo=1, routed)           2.540   968.807    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[11]_i_3_n_0
    SLICE_X13Y81         LUT5 (Prop_lut5_I3_O)        0.124   968.931 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[11]_i_1/O
                         net (fo=1, routed)           0.000   968.931    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[11]
    SLICE_X13Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.808  1006.855    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X13Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/C
                         clock pessimism              0.000  1006.855    
                         clock uncertainty           -0.035  1006.819    
    SLICE_X13Y81         FDRE (Setup_fdre_C_D)        0.029  1006.848    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]
  -------------------------------------------------------------------
                         required time                       1006.848    
                         arrival time                        -968.931    
  -------------------------------------------------------------------
                         slack                                 37.917    

Slack (MET) :             37.931ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        12.616ns  (logic 0.952ns (7.546%)  route 11.664ns (92.454%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.861ns = ( 1006.861 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.308ns = ( 956.308 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       2.010   956.308    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X1Y72          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.456   956.764 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/Q
                         net (fo=28, routed)          3.600   960.364    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_8[1]
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.124   960.488 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_12/O
                         net (fo=1, routed)           1.063   961.551    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_2_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I0_O)        0.124   961.675 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8/O
                         net (fo=32, routed)          4.411   966.087    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8_n_0
    SLICE_X15Y86         LUT6 (Prop_lut6_I2_O)        0.124   966.211 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[26]_i_2/O
                         net (fo=1, routed)           2.589   968.800    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[26]_i_2_n_0
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.124   968.924 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[26]_i_1/O
                         net (fo=1, routed)           0.000   968.924    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[26]
    SLICE_X15Y87         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.814  1006.861    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X15Y87         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]/C
                         clock pessimism              0.000  1006.861    
                         clock uncertainty           -0.035  1006.825    
    SLICE_X15Y87         FDRE (Setup_fdre_C_D)        0.029  1006.854    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]
  -------------------------------------------------------------------
                         required time                       1006.854    
                         arrival time                        -968.924    
  -------------------------------------------------------------------
                         slack                                 37.931    

Slack (MET) :             37.933ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        12.615ns  (logic 0.952ns (7.547%)  route 11.663ns (92.453%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.860ns = ( 1006.860 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.308ns = ( 956.308 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       2.010   956.308    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X1Y72          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.456   956.764 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/Q
                         net (fo=28, routed)          3.600   960.364    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_8[1]
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.124   960.488 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_12/O
                         net (fo=1, routed)           1.063   961.551    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_2_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I0_O)        0.124   961.675 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8/O
                         net (fo=32, routed)          4.041   965.717    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I2_O)        0.124   965.841 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[25]_i_2/O
                         net (fo=1, routed)           2.958   968.799    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[25]_i_2_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I4_O)        0.124   968.923 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[25]_i_1/O
                         net (fo=1, routed)           0.000   968.923    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[25]
    SLICE_X9Y85          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.813  1006.860    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X9Y85          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/C
                         clock pessimism              0.000  1006.860    
                         clock uncertainty           -0.035  1006.824    
    SLICE_X9Y85          FDRE (Setup_fdre_C_D)        0.031  1006.855    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]
  -------------------------------------------------------------------
                         required time                       1006.855    
                         arrival time                        -968.923    
  -------------------------------------------------------------------
                         slack                                 37.933    

Slack (MET) :             38.042ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        12.506ns  (logic 0.952ns (7.612%)  route 11.554ns (92.388%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.861ns = ( 1006.861 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.308ns = ( 956.308 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       2.010   956.308    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X1Y72          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.456   956.764 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/Q
                         net (fo=28, routed)          3.600   960.364    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_8[1]
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.124   960.488 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_12/O
                         net (fo=1, routed)           1.063   961.551    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_2_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I0_O)        0.124   961.675 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8/O
                         net (fo=32, routed)          4.413   966.089    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8_n_0
    SLICE_X15Y86         LUT6 (Prop_lut6_I0_O)        0.124   966.213 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_5/O
                         net (fo=1, routed)           2.477   968.690    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_5_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I3_O)        0.124   968.814 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_2/O
                         net (fo=1, routed)           0.000   968.814    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[31]
    SLICE_X15Y87         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.814  1006.861    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X15Y87         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/C
                         clock pessimism              0.000  1006.861    
                         clock uncertainty           -0.035  1006.825    
    SLICE_X15Y87         FDRE (Setup_fdre_C_D)        0.031  1006.856    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]
  -------------------------------------------------------------------
                         required time                       1006.856    
                         arrival time                        -968.814    
  -------------------------------------------------------------------
                         slack                                 38.042    

Slack (MET) :             38.151ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        12.397ns  (logic 1.182ns (9.535%)  route 11.215ns (90.465%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.861ns = ( 1006.861 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.308ns = ( 956.308 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       2.010   956.308    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X1Y72          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.456   956.764 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/Q
                         net (fo=28, routed)          3.406   960.170    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[0]
    SLICE_X5Y83          LUT2 (Prop_lut2_I0_O)        0.152   960.322 r  x_cpu_top/CPU/x_cr_had_top/A18545/A86[7]_i_2/O
                         net (fo=10, routed)          1.585   961.907    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]_1
    SLICE_X6Y84          LUT6 (Prop_lut6_I0_O)        0.326   962.233 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[6]_i_3/O
                         net (fo=32, routed)          3.326   965.560    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[6]_i_3_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.124   965.684 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[9]_i_2/O
                         net (fo=1, routed)           2.897   968.581    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[9]_i_2_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I0_O)        0.124   968.705 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[9]_i_1/O
                         net (fo=1, routed)           0.000   968.705    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[9]
    SLICE_X11Y86         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.814  1006.861    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X11Y86         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]/C
                         clock pessimism              0.000  1006.861    
                         clock uncertainty           -0.035  1006.825    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.031  1006.856    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]
  -------------------------------------------------------------------
                         required time                       1006.856    
                         arrival time                        -968.705    
  -------------------------------------------------------------------
                         slack                                 38.151    

Slack (MET) :             38.180ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        12.411ns  (logic 0.952ns (7.671%)  route 11.459ns (92.329%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.855ns = ( 1006.855 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.308ns = ( 956.308 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       2.010   956.308    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X1Y72          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.456   956.764 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/Q
                         net (fo=28, routed)          3.600   960.364    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_8[1]
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.124   960.488 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_12/O
                         net (fo=1, routed)           1.063   961.551    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_2_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I0_O)        0.124   961.675 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8/O
                         net (fo=32, routed)          4.062   965.738    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8_n_0
    SLICE_X19Y81         LUT6 (Prop_lut6_I5_O)        0.124   965.862 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[15]_i_2/O
                         net (fo=1, routed)           2.733   968.595    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[15]_i_2_n_0
    SLICE_X16Y81         LUT3 (Prop_lut3_I0_O)        0.124   968.719 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[15]_i_1/O
                         net (fo=1, routed)           0.000   968.719    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[15]
    SLICE_X16Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.808  1006.855    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X16Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/C
                         clock pessimism              0.000  1006.855    
                         clock uncertainty           -0.035  1006.819    
    SLICE_X16Y81         FDRE (Setup_fdre_C_D)        0.079  1006.898    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]
  -------------------------------------------------------------------
                         required time                       1006.898    
                         arrival time                        -968.719    
  -------------------------------------------------------------------
                         slack                                 38.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 0.209ns (10.725%)  route 1.740ns (89.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.688     1.889    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X8Y81          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.164     2.053 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[8]/Q
                         net (fo=3, routed)           1.740     3.793    x_cpu_top/CPU/x_cr_had_top/A18545/A18620[8]
    SLICE_X10Y82         LUT6 (Prop_lut6_I5_O)        0.045     3.838 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[8]_i_1/O
                         net (fo=1, routed)           0.000     3.838    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[8]
    SLICE_X10Y82         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.962     3.528    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X10Y82         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[8]/C
                         clock pessimism              0.000     3.528    
                         clock uncertainty            0.035     3.563    
    SLICE_X10Y82         FDRE (Hold_fdre_C_D)         0.121     3.684    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.684    
                         arrival time                           3.838    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.209ns (10.733%)  route 1.738ns (89.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.692     1.893    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X14Y87         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y87         FDRE (Prop_fdre_C_Q)         0.164     2.057 r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[21]/Q
                         net (fo=3, routed)           1.738     3.795    x_cpu_top/CPU/x_cr_had_top/A18545/A82[21]
    SLICE_X14Y86         LUT5 (Prop_lut5_I4_O)        0.045     3.840 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_1/O
                         net (fo=1, routed)           0.000     3.840    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[21]
    SLICE_X14Y86         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.964     3.530    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X14Y86         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/C
                         clock pessimism              0.000     3.530    
                         clock uncertainty            0.035     3.565    
    SLICE_X14Y86         FDRE (Hold_fdre_C_D)         0.121     3.686    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.686    
                         arrival time                           3.840    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.209ns (10.635%)  route 1.756ns (89.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.556ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.715     1.916    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.164     2.080 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[0]/Q
                         net (fo=3, routed)           1.756     3.836    x_cpu_top/CPU/x_cr_had_top/A18545/A18620[0]
    SLICE_X6Y82          LUT6 (Prop_lut6_I3_O)        0.045     3.881 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_1/O
                         net (fo=1, routed)           0.000     3.881    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[0]
    SLICE_X6Y82          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.990     3.556    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X6Y82          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
                         clock pessimism              0.000     3.556    
                         clock uncertainty            0.035     3.591    
    SLICE_X6Y82          FDRE (Hold_fdre_C_D)         0.120     3.711    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.711    
                         arrival time                           3.881    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.209ns (10.630%)  route 1.757ns (89.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.529ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.689     1.890    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.164     2.054 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[14]/Q
                         net (fo=3, routed)           1.757     3.811    x_cpu_top/CPU/x_cr_had_top/A18545/A18620[14]
    SLICE_X8Y83          LUT5 (Prop_lut5_I1_O)        0.045     3.856 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[14]_i_1/O
                         net (fo=1, routed)           0.000     3.856    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[14]
    SLICE_X8Y83          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.963     3.529    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X8Y83          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]/C
                         clock pessimism              0.000     3.529    
                         clock uncertainty            0.035     3.564    
    SLICE_X8Y83          FDRE (Hold_fdre_C_D)         0.120     3.684    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.684    
                         arrival time                           3.856    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.209ns (10.684%)  route 1.747ns (89.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.689     1.890    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X12Y82         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.164     2.054 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[28]/Q
                         net (fo=3, routed)           1.747     3.801    x_cpu_top/CPU/x_cr_had_top/A18545/A18620[28]
    SLICE_X11Y86         LUT6 (Prop_lut6_I5_O)        0.045     3.846 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_1/O
                         net (fo=1, routed)           0.000     3.846    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[28]
    SLICE_X11Y86         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.965     3.531    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X11Y86         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/C
                         clock pessimism              0.000     3.531    
                         clock uncertainty            0.035     3.566    
    SLICE_X11Y86         FDRE (Hold_fdre_C_D)         0.091     3.657    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.657    
                         arrival time                           3.846    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.186ns (9.621%)  route 1.747ns (90.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.718     1.919    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     2.060 r  x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[25]/Q
                         net (fo=3, routed)           1.747     3.807    x_cpu_top/CPU/x_cr_had_top/A18545/A81[25]
    SLICE_X9Y85          LUT6 (Prop_lut6_I1_O)        0.045     3.852 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[25]_i_1/O
                         net (fo=1, routed)           0.000     3.852    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[25]
    SLICE_X9Y85          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.965     3.531    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X9Y85          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/C
                         clock pessimism              0.000     3.531    
                         clock uncertainty            0.035     3.566    
    SLICE_X9Y85          FDRE (Hold_fdre_C_D)         0.092     3.658    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.658    
                         arrival time                           3.852    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.209ns (10.661%)  route 1.751ns (89.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.692     1.893    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X14Y87         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y87         FDRE (Prop_fdre_C_Q)         0.164     2.057 r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[31]/Q
                         net (fo=3, routed)           1.751     3.809    x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[31]_1[1]
    SLICE_X15Y87         LUT6 (Prop_lut6_I5_O)        0.045     3.854 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_2/O
                         net (fo=1, routed)           0.000     3.854    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[31]
    SLICE_X15Y87         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.965     3.531    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X15Y87         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/C
                         clock pessimism              0.000     3.531    
                         clock uncertainty            0.035     3.566    
    SLICE_X15Y87         FDRE (Hold_fdre_C_D)         0.092     3.658    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.658    
                         arrival time                           3.854    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.186ns (9.347%)  route 1.804ns (90.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.689     1.890    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X15Y82         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.141     2.031 r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[10]/Q
                         net (fo=3, routed)           1.804     3.835    x_cpu_top/CPU/x_cr_had_top/A18545/A82[10]
    SLICE_X16Y81         LUT6 (Prop_lut6_I3_O)        0.045     3.880 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[10]_i_1/O
                         net (fo=1, routed)           0.000     3.880    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[10]
    SLICE_X16Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.960     3.526    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X16Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[10]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty            0.035     3.561    
    SLICE_X16Y81         FDRE (Hold_fdre_C_D)         0.121     3.682    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.682    
                         arrival time                           3.880    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.186ns (9.331%)  route 1.807ns (90.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.529ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.690     1.891    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.141     2.032 r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[3]/Q
                         net (fo=3, routed)           1.807     3.839    x_cpu_top/CPU/x_cr_had_top/A18545/A82[3]
    SLICE_X8Y83          LUT5 (Prop_lut5_I4_O)        0.045     3.884 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[3]_i_1/O
                         net (fo=1, routed)           0.000     3.884    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[3]
    SLICE_X8Y83          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.963     3.529    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X8Y83          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[3]/C
                         clock pessimism              0.000     3.529    
                         clock uncertainty            0.035     3.564    
    SLICE_X8Y83          FDRE (Hold_fdre_C_D)         0.121     3.685    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.685    
                         arrival time                           3.884    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.186ns (9.312%)  route 1.811ns (90.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.529ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.690     1.891    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.141     2.032 r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[4]/Q
                         net (fo=3, routed)           1.811     3.844    x_cpu_top/CPU/x_cr_had_top/A18545/A82[4]
    SLICE_X8Y83          LUT6 (Prop_lut6_I3_O)        0.045     3.889 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_1/O
                         net (fo=1, routed)           0.000     3.889    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[4]
    SLICE_X8Y83          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.963     3.529    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X8Y83          FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/C
                         clock pessimism              0.000     3.529    
                         clock uncertainty            0.035     3.564    
    SLICE_X8Y83          FDRE (Hold_fdre_C_D)         0.121     3.685    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.685    
                         arrival time                           3.889    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  EHS
  To Clock:  EHS

Setup :            0  Failing Endpoints,  Worst Slack       33.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.412ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.020ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st_reg[14]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        16.804ns  (logic 0.580ns (3.452%)  route 16.224ns (96.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.086ns = ( 56.086 - 50.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.834     6.132    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.456     6.588 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          2.101     8.689    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.124     8.813 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)       14.124    22.936    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[48]_1
    SLICE_X12Y44         FDCE                                         f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.998    56.086    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/POUT_EHS_OBUF_BUFG
    SLICE_X12Y44         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st_reg[14]/C
                         clock pessimism              0.224    56.311    
                         clock uncertainty           -0.035    56.275    
    SLICE_X12Y44         FDCE (Recov_fdce_C_CLR)     -0.319    55.956    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st_reg[14]
  -------------------------------------------------------------------
                         required time                         55.956    
                         arrival time                         -22.936    
  -------------------------------------------------------------------
                         slack                                 33.020    

Slack (MET) :             33.020ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[14]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        16.804ns  (logic 0.580ns (3.452%)  route 16.224ns (96.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.086ns = ( 56.086 - 50.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.834     6.132    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.456     6.588 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          2.101     8.689    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.124     8.813 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)       14.124    22.936    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[48]_1
    SLICE_X12Y44         FDCE                                         f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.998    56.086    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/POUT_EHS_OBUF_BUFG
    SLICE_X12Y44         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[14]/C
                         clock pessimism              0.224    56.311    
                         clock uncertainty           -0.035    56.275    
    SLICE_X12Y44         FDCE (Recov_fdce_C_CLR)     -0.319    55.956    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[14]
  -------------------------------------------------------------------
                         required time                         55.956    
                         arrival time                         -22.936    
  -------------------------------------------------------------------
                         slack                                 33.020    

Slack (MET) :             33.020ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[16]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        16.804ns  (logic 0.580ns (3.452%)  route 16.224ns (96.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.086ns = ( 56.086 - 50.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.834     6.132    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.456     6.588 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          2.101     8.689    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.124     8.813 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)       14.124    22.936    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[48]_1
    SLICE_X12Y44         FDCE                                         f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.998    56.086    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/POUT_EHS_OBUF_BUFG
    SLICE_X12Y44         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[16]/C
                         clock pessimism              0.224    56.311    
                         clock uncertainty           -0.035    56.275    
    SLICE_X12Y44         FDCE (Recov_fdce_C_CLR)     -0.319    55.956    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[16]
  -------------------------------------------------------------------
                         required time                         55.956    
                         arrival time                         -22.936    
  -------------------------------------------------------------------
                         slack                                 33.020    

Slack (MET) :             33.072ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[13]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        16.666ns  (logic 0.580ns (3.480%)  route 16.086ns (96.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.086ns = ( 56.086 - 50.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.834     6.132    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.456     6.588 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          2.101     8.689    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.124     8.813 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)       13.985    22.798    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[48]_1
    SLICE_X13Y43         FDCE                                         f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.998    56.086    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/POUT_EHS_OBUF_BUFG
    SLICE_X13Y43         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[13]/C
                         clock pessimism              0.224    56.311    
                         clock uncertainty           -0.035    56.275    
    SLICE_X13Y43         FDCE (Recov_fdce_C_CLR)     -0.405    55.870    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[13]
  -------------------------------------------------------------------
                         required time                         55.870    
                         arrival time                         -22.798    
  -------------------------------------------------------------------
                         slack                                 33.072    

Slack (MET) :             33.116ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[19]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        16.666ns  (logic 0.580ns (3.480%)  route 16.086ns (96.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.086ns = ( 56.086 - 50.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.834     6.132    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.456     6.588 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          2.101     8.689    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.124     8.813 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)       13.985    22.798    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[48]_1
    SLICE_X12Y43         FDCE                                         f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.998    56.086    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/POUT_EHS_OBUF_BUFG
    SLICE_X12Y43         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[19]/C
                         clock pessimism              0.224    56.311    
                         clock uncertainty           -0.035    56.275    
    SLICE_X12Y43         FDCE (Recov_fdce_C_CLR)     -0.361    55.914    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[19]
  -------------------------------------------------------------------
                         required time                         55.914    
                         arrival time                         -22.798    
  -------------------------------------------------------------------
                         slack                                 33.116    

Slack (MET) :             33.158ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[15]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        16.666ns  (logic 0.580ns (3.480%)  route 16.086ns (96.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.086ns = ( 56.086 - 50.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.834     6.132    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.456     6.588 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          2.101     8.689    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.124     8.813 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)       13.985    22.798    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[48]_1
    SLICE_X12Y43         FDCE                                         f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.998    56.086    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/POUT_EHS_OBUF_BUFG
    SLICE_X12Y43         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[15]/C
                         clock pessimism              0.224    56.311    
                         clock uncertainty           -0.035    56.275    
    SLICE_X12Y43         FDCE (Recov_fdce_C_CLR)     -0.319    55.956    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[15]
  -------------------------------------------------------------------
                         required time                         55.956    
                         arrival time                         -22.798    
  -------------------------------------------------------------------
                         slack                                 33.158    

Slack (MET) :             33.221ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s2_req_pend_tmp_reg/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        16.515ns  (logic 0.580ns (3.512%)  route 15.935ns (96.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.084ns = ( 56.084 - 50.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.834     6.132    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.456     6.588 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          2.101     8.689    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.124     8.813 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)       13.834    22.647    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[48]_1
    SLICE_X15Y40         FDCE                                         f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s2_req_pend_tmp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.996    56.084    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/POUT_EHS_OBUF_BUFG
    SLICE_X15Y40         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s2_req_pend_tmp_reg/C
                         clock pessimism              0.224    56.309    
                         clock uncertainty           -0.035    56.273    
    SLICE_X15Y40         FDCE (Recov_fdce_C_CLR)     -0.405    55.868    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s2_req_pend_tmp_reg
  -------------------------------------------------------------------
                         required time                         55.868    
                         arrival time                         -22.647    
  -------------------------------------------------------------------
                         slack                                 33.221    

Slack (MET) :             33.257ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[22]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        16.479ns  (logic 0.580ns (3.520%)  route 15.899ns (96.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.084ns = ( 56.084 - 50.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.834     6.132    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.456     6.588 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          2.101     8.689    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.124     8.813 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)       13.798    22.611    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[48]_1
    SLICE_X11Y39         FDCE                                         f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.996    56.084    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/POUT_EHS_OBUF_BUFG
    SLICE_X11Y39         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[22]/C
                         clock pessimism              0.224    56.309    
                         clock uncertainty           -0.035    56.273    
    SLICE_X11Y39         FDCE (Recov_fdce_C_CLR)     -0.405    55.868    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[22]
  -------------------------------------------------------------------
                         required time                         55.868    
                         arrival time                         -22.611    
  -------------------------------------------------------------------
                         slack                                 33.257    

Slack (MET) :             33.307ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_req_pend_tmp_reg/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        16.515ns  (logic 0.580ns (3.512%)  route 15.935ns (96.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.084ns = ( 56.084 - 50.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.834     6.132    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.456     6.588 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          2.101     8.689    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.124     8.813 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)       13.834    22.647    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[48]_1
    SLICE_X14Y40         FDCE                                         f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_req_pend_tmp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.996    56.084    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/POUT_EHS_OBUF_BUFG
    SLICE_X14Y40         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_req_pend_tmp_reg/C
                         clock pessimism              0.224    56.309    
                         clock uncertainty           -0.035    56.273    
    SLICE_X14Y40         FDCE (Recov_fdce_C_CLR)     -0.319    55.954    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_req_pend_tmp_reg
  -------------------------------------------------------------------
                         required time                         55.954    
                         arrival time                         -22.647    
  -------------------------------------------------------------------
                         slack                                 33.307    

Slack (MET) :             33.307ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_req_pend_tmp_reg/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        16.515ns  (logic 0.580ns (3.512%)  route 15.935ns (96.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.084ns = ( 56.084 - 50.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.834     6.132    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.456     6.588 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          2.101     8.689    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.124     8.813 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)       13.834    22.647    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[48]_1
    SLICE_X14Y40         FDCE                                         f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_req_pend_tmp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.996    56.084    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/POUT_EHS_OBUF_BUFG
    SLICE_X14Y40         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_req_pend_tmp_reg/C
                         clock pessimism              0.224    56.309    
                         clock uncertainty           -0.035    56.273    
    SLICE_X14Y40         FDCE (Recov_fdce_C_CLR)     -0.319    55.954    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_req_pend_tmp_reg
  -------------------------------------------------------------------
                         required time                         55.954    
                         arrival time                         -22.647    
  -------------------------------------------------------------------
                         slack                                 33.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.412ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[25].x_cr_clic_kid/int_pending_reg/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.186ns (13.419%)  route 1.200ns (86.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.644     1.845    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.141     1.986 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          0.900     2.886    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.045     2.931 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        0.300     3.231    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[25].x_cr_clic_kid/int_pending_reg_8
    SLICE_X62Y91         FDCE                                         f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[25].x_cr_clic_kid/int_pending_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.923     2.393    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[25].x_cr_clic_kid/POUT_EHS_OBUF_BUFG
    SLICE_X62Y91         FDCE                                         r  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[25].x_cr_clic_kid/int_pending_reg/C
                         clock pessimism             -0.507     1.886    
    SLICE_X62Y91         FDCE (Remov_fdce_C_CLR)     -0.067     1.819    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[25].x_cr_clic_kid/int_pending_reg
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           3.231    
  -------------------------------------------------------------------
                         slack                                  1.412    

Slack (MET) :             1.526ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[37].x_cr_clic_kid/int_pending_reg/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.186ns (12.557%)  route 1.295ns (87.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.644     1.845    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.141     1.986 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          0.900     2.886    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.045     2.931 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        0.396     3.326    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[37].x_cr_clic_kid/int_pending_reg_10
    SLICE_X74Y77         FDCE                                         f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[37].x_cr_clic_kid/int_pending_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.904     2.374    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[37].x_cr_clic_kid/POUT_EHS_OBUF_BUFG
    SLICE_X74Y77         FDCE                                         r  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[37].x_cr_clic_kid/int_pending_reg/C
                         clock pessimism             -0.507     1.867    
    SLICE_X74Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.800    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[37].x_cr_clic_kid/int_pending_reg
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           3.326    
  -------------------------------------------------------------------
                         slack                                  1.526    

Slack (MET) :             1.706ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[26].x_cr_clic_kid/int_priority_reg[1]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.186ns (11.214%)  route 1.473ns (88.786%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.644     1.845    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.141     1.986 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          0.900     2.886    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.045     2.931 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        0.573     3.504    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[26].x_cr_clic_kid/int_pending_reg_8
    SLICE_X55Y91         FDCE                                         f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[26].x_cr_clic_kid/int_priority_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.927     2.397    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[26].x_cr_clic_kid/POUT_EHS_OBUF_BUFG
    SLICE_X55Y91         FDCE                                         r  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[26].x_cr_clic_kid/int_priority_reg[1]/C
                         clock pessimism             -0.507     1.890    
    SLICE_X55Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.798    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[26].x_cr_clic_kid/int_priority_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           3.504    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.706ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[26].x_cr_clic_kid/int_priority_reg[2]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.186ns (11.214%)  route 1.473ns (88.786%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.644     1.845    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.141     1.986 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          0.900     2.886    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.045     2.931 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        0.573     3.504    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[26].x_cr_clic_kid/int_pending_reg_8
    SLICE_X55Y91         FDCE                                         f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[26].x_cr_clic_kid/int_priority_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.927     2.397    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[26].x_cr_clic_kid/POUT_EHS_OBUF_BUFG
    SLICE_X55Y91         FDCE                                         r  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[26].x_cr_clic_kid/int_priority_reg[2]/C
                         clock pessimism             -0.507     1.890    
    SLICE_X55Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.798    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[26].x_cr_clic_kid/int_priority_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           3.504    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.730ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[34].x_cr_clic_kid/int_priority_reg[0]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.186ns (10.899%)  route 1.521ns (89.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.644     1.845    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.141     1.986 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          0.900     2.886    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.045     2.931 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        0.621     3.552    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[34].x_cr_clic_kid/int_pending_reg_8
    SLICE_X56Y89         FDCE                                         f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[34].x_cr_clic_kid/int_priority_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.926     2.396    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[34].x_cr_clic_kid/POUT_EHS_OBUF_BUFG
    SLICE_X56Y89         FDCE                                         r  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[34].x_cr_clic_kid/int_priority_reg[0]/C
                         clock pessimism             -0.507     1.889    
    SLICE_X56Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.822    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[34].x_cr_clic_kid/int_priority_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           3.552    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.730ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[34].x_cr_clic_kid/int_priority_reg[1]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.186ns (10.899%)  route 1.521ns (89.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.644     1.845    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.141     1.986 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          0.900     2.886    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.045     2.931 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        0.621     3.552    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[34].x_cr_clic_kid/int_pending_reg_8
    SLICE_X56Y89         FDCE                                         f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[34].x_cr_clic_kid/int_priority_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.926     2.396    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[34].x_cr_clic_kid/POUT_EHS_OBUF_BUFG
    SLICE_X56Y89         FDCE                                         r  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[34].x_cr_clic_kid/int_priority_reg[1]/C
                         clock pessimism             -0.507     1.889    
    SLICE_X56Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.822    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[34].x_cr_clic_kid/int_priority_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           3.552    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.764ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[21].x_cr_clic_kid/int_priority_reg[0]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.186ns (10.831%)  route 1.531ns (89.169%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.644     1.845    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.141     1.986 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          0.900     2.886    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.045     2.931 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        0.632     3.562    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[21].x_cr_clic_kid/int_pending_reg_8
    SLICE_X54Y90         FDCE                                         f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[21].x_cr_clic_kid/int_priority_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.927     2.397    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[21].x_cr_clic_kid/POUT_EHS_OBUF_BUFG
    SLICE_X54Y90         FDCE                                         r  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[21].x_cr_clic_kid/int_priority_reg[0]/C
                         clock pessimism             -0.507     1.890    
    SLICE_X54Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.798    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[21].x_cr_clic_kid/int_priority_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           3.562    
  -------------------------------------------------------------------
                         slack                                  1.764    

Slack (MET) :             1.764ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[21].x_cr_clic_kid/int_priority_reg[1]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.186ns (10.831%)  route 1.531ns (89.169%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.644     1.845    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.141     1.986 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          0.900     2.886    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.045     2.931 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        0.632     3.562    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[21].x_cr_clic_kid/int_pending_reg_8
    SLICE_X54Y90         FDCE                                         f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[21].x_cr_clic_kid/int_priority_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.927     2.397    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[21].x_cr_clic_kid/POUT_EHS_OBUF_BUFG
    SLICE_X54Y90         FDCE                                         r  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[21].x_cr_clic_kid/int_priority_reg[1]/C
                         clock pessimism             -0.507     1.890    
    SLICE_X54Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.798    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[21].x_cr_clic_kid/int_priority_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           3.562    
  -------------------------------------------------------------------
                         slack                                  1.764    

Slack (MET) :             1.764ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[26].x_cr_clic_kid/int_priority_reg[0]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.186ns (10.831%)  route 1.531ns (89.169%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.644     1.845    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.141     1.986 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          0.900     2.886    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.045     2.931 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        0.632     3.562    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[26].x_cr_clic_kid/int_pending_reg_8
    SLICE_X54Y90         FDCE                                         f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[26].x_cr_clic_kid/int_priority_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.927     2.397    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[26].x_cr_clic_kid/POUT_EHS_OBUF_BUFG
    SLICE_X54Y90         FDCE                                         r  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[26].x_cr_clic_kid/int_priority_reg[0]/C
                         clock pessimism             -0.507     1.890    
    SLICE_X54Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.798    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/INT_KID[26].x_cr_clic_kid/int_priority_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           3.562    
  -------------------------------------------------------------------
                         slack                                  1.764    

Slack (MET) :             1.776ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/atzero_reg/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.186ns (10.809%)  route 1.535ns (89.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.644     1.845    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.141     1.986 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          1.206     3.192    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X59Y85         LUT2 (Prop_lut2_I0_O)        0.045     3.237 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=19519, routed)       0.329     3.566    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/atzero_reg_0
    SLICE_X59Y83         FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/atzero_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.919     2.389    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/POUT_EHS_OBUF_BUFG
    SLICE_X59Y83         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/atzero_reg/C
                         clock pessimism             -0.507     1.882    
    SLICE_X59Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.790    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/atzero_reg
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           3.566    
  -------------------------------------------------------------------
                         slack                                  1.776    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  EHS
  To Clock:  JTAG_CLK

Setup :            0  Failing Endpoints,  Worst Slack       39.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.907ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.820ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        10.550ns  (logic 0.580ns (5.498%)  route 9.970ns (94.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.942ns = ( 1006.942 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.132ns = ( 956.132 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.834   956.132    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.456   956.588 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          2.101   958.689    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.124   958.813 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        7.869   966.682    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X0Y88          FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.895  1006.942    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X0Y88          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/C
                         clock pessimism              0.000  1006.942    
                         clock uncertainty           -0.035  1006.906    
    SLICE_X0Y88          FDCE (Recov_fdce_C_CLR)     -0.405  1006.501    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]
  -------------------------------------------------------------------
                         required time                       1006.501    
                         arrival time                        -966.682    
  -------------------------------------------------------------------
                         slack                                 39.820    

Slack (MET) :             39.820ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        10.550ns  (logic 0.580ns (5.498%)  route 9.970ns (94.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.942ns = ( 1006.942 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.132ns = ( 956.132 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.834   956.132    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.456   956.588 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          2.101   958.689    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.124   958.813 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        7.869   966.682    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X0Y88          FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.895  1006.942    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X0Y88          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/C
                         clock pessimism              0.000  1006.942    
                         clock uncertainty           -0.035  1006.906    
    SLICE_X0Y88          FDCE (Recov_fdce_C_CLR)     -0.405  1006.501    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]
  -------------------------------------------------------------------
                         required time                       1006.501    
                         arrival time                        -966.682    
  -------------------------------------------------------------------
                         slack                                 39.820    

Slack (MET) :             39.820ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        10.550ns  (logic 0.580ns (5.498%)  route 9.970ns (94.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.942ns = ( 1006.942 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.132ns = ( 956.132 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.834   956.132    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.456   956.588 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          2.101   958.689    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.124   958.813 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        7.869   966.682    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X0Y88          FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.895  1006.942    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X0Y88          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/C
                         clock pessimism              0.000  1006.942    
                         clock uncertainty           -0.035  1006.906    
    SLICE_X0Y88          FDCE (Recov_fdce_C_CLR)     -0.405  1006.501    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]
  -------------------------------------------------------------------
                         required time                       1006.501    
                         arrival time                        -966.682    
  -------------------------------------------------------------------
                         slack                                 39.820    

Slack (MET) :             39.824ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        10.545ns  (logic 0.580ns (5.500%)  route 9.965ns (94.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.942ns = ( 1006.942 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.132ns = ( 956.132 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.834   956.132    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.456   956.588 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          2.101   958.689    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.124   958.813 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        7.865   966.677    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X1Y88          FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.895  1006.942    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X1Y88          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/C
                         clock pessimism              0.000  1006.942    
                         clock uncertainty           -0.035  1006.906    
    SLICE_X1Y88          FDCE (Recov_fdce_C_CLR)     -0.405  1006.501    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]
  -------------------------------------------------------------------
                         required time                       1006.501    
                         arrival time                        -966.677    
  -------------------------------------------------------------------
                         slack                                 39.824    

Slack (MET) :             39.824ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        10.545ns  (logic 0.580ns (5.500%)  route 9.965ns (94.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.942ns = ( 1006.942 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.132ns = ( 956.132 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.834   956.132    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.456   956.588 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          2.101   958.689    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.124   958.813 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        7.865   966.677    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X1Y88          FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.895  1006.942    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X1Y88          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/C
                         clock pessimism              0.000  1006.942    
                         clock uncertainty           -0.035  1006.906    
    SLICE_X1Y88          FDCE (Recov_fdce_C_CLR)     -0.405  1006.501    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]
  -------------------------------------------------------------------
                         required time                       1006.501    
                         arrival time                        -966.677    
  -------------------------------------------------------------------
                         slack                                 39.824    

Slack (MET) :             39.866ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]/PRE
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        10.550ns  (logic 0.580ns (5.498%)  route 9.970ns (94.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.942ns = ( 1006.942 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.132ns = ( 956.132 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.834   956.132    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.456   956.588 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          2.101   958.689    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.124   958.813 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        7.869   966.682    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X0Y88          FDPE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.895  1006.942    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X0Y88          FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]/C
                         clock pessimism              0.000  1006.942    
                         clock uncertainty           -0.035  1006.906    
    SLICE_X0Y88          FDPE (Recov_fdpe_C_PRE)     -0.359  1006.547    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]
  -------------------------------------------------------------------
                         required time                       1006.547    
                         arrival time                        -966.682    
  -------------------------------------------------------------------
                         slack                                 39.866    

Slack (MET) :             39.870ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]/PRE
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        10.545ns  (logic 0.580ns (5.500%)  route 9.965ns (94.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.942ns = ( 1006.942 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.132ns = ( 956.132 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.834   956.132    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.456   956.588 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          2.101   958.689    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.124   958.813 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        7.865   966.677    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X1Y88          FDPE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.895  1006.942    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X1Y88          FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]/C
                         clock pessimism              0.000  1006.942    
                         clock uncertainty           -0.035  1006.906    
    SLICE_X1Y88          FDPE (Recov_fdpe_C_PRE)     -0.359  1006.547    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]
  -------------------------------------------------------------------
                         required time                       1006.547    
                         arrival time                        -966.677    
  -------------------------------------------------------------------
                         slack                                 39.870    

Slack (MET) :             39.964ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        10.403ns  (logic 0.580ns (5.575%)  route 9.823ns (94.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.940ns = ( 1006.940 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.132ns = ( 956.132 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.834   956.132    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.456   956.588 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          2.101   958.689    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.124   958.813 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        7.722   966.535    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X0Y85          FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.893  1006.940    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X0Y85          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/C
                         clock pessimism              0.000  1006.940    
                         clock uncertainty           -0.035  1006.904    
    SLICE_X0Y85          FDCE (Recov_fdce_C_CLR)     -0.405  1006.499    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]
  -------------------------------------------------------------------
                         required time                       1006.499    
                         arrival time                        -966.535    
  -------------------------------------------------------------------
                         slack                                 39.964    

Slack (MET) :             39.964ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        10.403ns  (logic 0.580ns (5.575%)  route 9.823ns (94.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.940ns = ( 1006.940 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.132ns = ( 956.132 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.834   956.132    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.456   956.588 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          2.101   958.689    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.124   958.813 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        7.722   966.535    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X0Y85          FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.893  1006.940    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X0Y85          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/C
                         clock pessimism              0.000  1006.940    
                         clock uncertainty           -0.035  1006.904    
    SLICE_X0Y85          FDCE (Recov_fdce_C_CLR)     -0.405  1006.499    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]
  -------------------------------------------------------------------
                         required time                       1006.499    
                         arrival time                        -966.535    
  -------------------------------------------------------------------
                         slack                                 39.964    

Slack (MET) :             39.964ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        10.403ns  (logic 0.580ns (5.575%)  route 9.823ns (94.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.940ns = ( 1006.940 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.132ns = ( 956.132 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       1.834   956.132    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.456   956.588 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          2.101   958.689    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.124   958.813 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        7.722   966.535    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X0Y85          FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.893  1006.940    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X0Y85          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                         clock pessimism              0.000  1006.940    
                         clock uncertainty           -0.035  1006.904    
    SLICE_X0Y85          FDCE (Recov_fdce_C_CLR)     -0.405  1006.499    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]
  -------------------------------------------------------------------
                         required time                       1006.499    
                         arrival time                        -966.535    
  -------------------------------------------------------------------
                         slack                                 39.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.907ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/PRE
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK fall@500.000ns - EHS rise@500.000ns)
  Data Path Delay:        4.571ns  (logic 0.186ns (4.070%)  route 4.385ns (95.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns = ( 503.561 - 500.000 ) 
    Source Clock Delay      (SCD):    1.845ns = ( 501.845 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      500.000   500.000 r  
    D17                                               0.000   500.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   500.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239   500.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936   501.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   501.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.644   501.845    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.141   501.986 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          0.900   502.886    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.045   502.931 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        3.485   506.416    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X1Y86          FDPE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK fall edge)
                                                    500.000   500.000 f  
    AA15                                              0.000   500.000 f  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000   500.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472   500.472 f  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066   502.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   502.566 f  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.995   503.561    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X1Y86          FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/C  (IS_INVERTED)
                         clock pessimism              0.000   503.561    
                         clock uncertainty            0.035   503.596    
    SLICE_X1Y86          FDPE (Remov_fdpe_C_PRE)     -0.088   503.508    x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg
  -------------------------------------------------------------------
                         required time                       -503.508    
                         arrival time                         506.416    
  -------------------------------------------------------------------
                         slack                                  2.907    

Slack (MET) :             2.916ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 0.186ns (4.066%)  route 4.389ns (95.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.644     1.845    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.141     1.986 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          0.900     2.886    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.045     2.931 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        3.489     6.420    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X0Y86          FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.995     3.561    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X0Y86          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/C
                         clock pessimism              0.000     3.561    
                         clock uncertainty            0.035     3.596    
    SLICE_X0Y86          FDCE (Remov_fdce_C_CLR)     -0.092     3.504    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.504    
                         arrival time                           6.420    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             2.916ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 0.186ns (4.066%)  route 4.389ns (95.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.644     1.845    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.141     1.986 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          0.900     2.886    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.045     2.931 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        3.489     6.420    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X0Y86          FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.995     3.561    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X0Y86          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]/C
                         clock pessimism              0.000     3.561    
                         clock uncertainty            0.035     3.596    
    SLICE_X0Y86          FDCE (Remov_fdce_C_CLR)     -0.092     3.504    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.504    
                         arrival time                           6.420    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             2.916ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 0.186ns (4.066%)  route 4.389ns (95.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.644     1.845    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.141     1.986 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          0.900     2.886    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.045     2.931 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        3.489     6.420    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X0Y86          FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.995     3.561    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X0Y86          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]/C
                         clock pessimism              0.000     3.561    
                         clock uncertainty            0.035     3.596    
    SLICE_X0Y86          FDCE (Remov_fdce_C_CLR)     -0.092     3.504    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.504    
                         arrival time                           6.420    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             2.930ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 0.186ns (4.055%)  route 4.401ns (95.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.559ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.644     1.845    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.141     1.986 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          0.900     2.886    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.045     2.931 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        3.502     6.432    x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg_0
    SLICE_X1Y83          FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.993     3.559    x_cpu_top/CPU/x_cr_had_top/A15d/A75/padmux_cpu_jtg_tclk_BUFG
    SLICE_X1Y83          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/C
                         clock pessimism              0.000     3.559    
                         clock uncertainty            0.035     3.594    
    SLICE_X1Y83          FDCE (Remov_fdce_C_CLR)     -0.092     3.502    x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg
  -------------------------------------------------------------------
                         required time                         -3.502    
                         arrival time                           6.432    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             3.007ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 0.186ns (3.986%)  route 4.481ns (96.014%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.644     1.845    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.141     1.986 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          0.900     2.886    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.045     2.931 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        3.581     6.512    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg_0
    SLICE_X1Y85          FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.995     3.561    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X1Y85          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/C
                         clock pessimism              0.000     3.561    
                         clock uncertainty            0.035     3.596    
    SLICE_X1Y85          FDCE (Remov_fdce_C_CLR)     -0.092     3.504    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg
  -------------------------------------------------------------------
                         required time                         -3.504    
                         arrival time                           6.512    
  -------------------------------------------------------------------
                         slack                                  3.007    

Slack (MET) :             3.007ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 0.186ns (3.986%)  route 4.481ns (96.014%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.644     1.845    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.141     1.986 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          0.900     2.886    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.045     2.931 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        3.581     6.512    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X1Y85          FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.995     3.561    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X1Y85          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/C
                         clock pessimism              0.000     3.561    
                         clock uncertainty            0.035     3.596    
    SLICE_X1Y85          FDCE (Remov_fdce_C_CLR)     -0.092     3.504    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.504    
                         arrival time                           6.512    
  -------------------------------------------------------------------
                         slack                                  3.007    

Slack (MET) :             3.007ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 0.186ns (3.986%)  route 4.481ns (96.014%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.644     1.845    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.141     1.986 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          0.900     2.886    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.045     2.931 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        3.581     6.512    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X1Y85          FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.995     3.561    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X1Y85          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]/C
                         clock pessimism              0.000     3.561    
                         clock uncertainty            0.035     3.596    
    SLICE_X1Y85          FDCE (Remov_fdce_C_CLR)     -0.092     3.504    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.504    
                         arrival time                           6.512    
  -------------------------------------------------------------------
                         slack                                  3.007    

Slack (MET) :             3.012ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 0.186ns (3.982%)  route 4.485ns (96.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.644     1.845    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.141     1.986 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          0.900     2.886    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.045     2.931 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        3.585     6.516    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X0Y85          FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.995     3.561    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X0Y85          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/C
                         clock pessimism              0.000     3.561    
                         clock uncertainty            0.035     3.596    
    SLICE_X0Y85          FDCE (Remov_fdce_C_CLR)     -0.092     3.504    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.504    
                         arrival time                           6.516    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.012ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 0.186ns (3.982%)  route 4.485ns (96.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22392, routed)       0.644     1.845    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X67Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDCE (Prop_fdce_C_Q)         0.141     1.986 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          0.900     2.886    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X67Y88         LUT2 (Prop_lut2_I0_O)        0.045     2.931 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        3.585     6.516    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X0Y85          FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.995     3.561    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X0Y85          FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/C
                         clock pessimism              0.000     3.561    
                         clock uncertainty            0.035     3.596    
    SLICE_X0Y85          FDCE (Remov_fdce_C_CLR)     -0.092     3.504    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.504    
                         arrival time                           6.516    
  -------------------------------------------------------------------
                         slack                                  3.012    





