#include <assert.h>
#include <common-ee.h>
#include "encoding.h"
#include "ops.h"
#include "types.h"

namespace VU {

// Opcode values - shifted into place based on type.
// These are in different enums by type for typesafety reasons.

enum UpperType0Opcode {
	OP_ADDbc =   0x0, // 0b0000
	OP_SUBbc =   0x1, // 0b0001
	OP_MADDbc =  0x2, // 0b0010
	OP_MSUBbc =  0x3, // 0b0011
	OP_MAXbc =   0x4, // 0b0100
	OP_MINIbc =  0x5, // 0b0101
	OP_MULbc =   0x6, // 0b0110
};

enum UpperType1Opcode {
	OP_MULq =    0x1C, // 0b011100
	OP_MAXi =    0x1D, // 0b011101
	OP_MULi =    0x1E, // 0b011110
	OP_MINIi =   0x1F, // 0b011111
	OP_ADDq =    0x20, // 0b100000
	OP_MADDq =   0x21, // 0b100001
	OP_ADDi =    0x22, // 0b100010
	OP_MADDi =   0x23, // 0b100011
	OP_SUBq =    0x24, // 0b100100
	OP_MSUBq =   0x25, // 0b100101
	OP_SUBi =    0x26, // 0b100110
	OP_MSUBi =   0x27, // 0b100111
	OP_ADD =     0x28, // 0b101000
	OP_MADD =    0x29, // 0b101001
	OP_MUL =     0x2A, // 0b101010
	OP_MAX =     0x2B, // 0b101011
	OP_SUB =     0x2C, // 0b101100
	OP_MSUB =    0x2D, // 0b101101
	OP_OPMSUB =  0x2E, // 0b101110
	OP_MINI =    0x2F, // 0b101111
};

enum UpperType2Opcode {
	OP_ADDAbc =  0x0F, // 0b00000_1111
	OP_SUBAbc =  0x1F, // 0b00001_1111
	OP_MADDAbc = 0x2F, // 0b00010_1111
	OP_MSUBAbc = 0x3F, // 0b00011_1111
	OP_MULAbc =  0x6F, // 0b00110_1111
};

enum UpperType3Opcode {
	OP_ITOF0 =   0x13C, // 0b00100_1111_00
	OP_ITOF4 =   0x13D, // 0b00100_1111_01
	OP_ITOF12 =  0x13E, // 0b00100_1111_10
	OP_ITOF15 =  0x13F, // 0b00100_1111_11
	OP_FTOI0 =   0x17C, // 0b00101_1111_00
	OP_FTOI4 =   0x17D, // 0b00101_1111_01
	OP_FTOI12 =  0x17E, // 0b00101_1111_10
	OP_FTOI15 =  0x17F, // 0b00101_1111_11
	OP_MULAq =   0x1FC, // 0b00111_1111_00
	OP_ABS =     0x1FD, // 0b00111_1111_01
	OP_MULAi =   0x1FE, // 0b00111_1111_10
	OP_CLIP =    0x1FF, // 0b00111_1111_11
	OP_ADDAq =   0x23C, // 0b01000_1111_00
	OP_MADDAq =  0x23D, // 0b01000_1111_01
	OP_ADDAi =   0x23E, // 0b01000_1111_10
	OP_MADDAi =  0x23F, // 0b01000_1111_11
	OP_SUBAq =   0x27C, // 0b01001v1111_00
	OP_MSUBAq =  0x27D, // 0b01001_1111_01
	OP_SUBAi =   0x27E, // 0b01001_1111_10
	OP_MSUBAi =  0x27F, // 0b01001_1111_11
	OP_ADDA =    0x2BC, // 0b01010_1111_00
	OP_MADDA =   0x2BD, // 0b01010_1111_01
	OP_MULA =    0x2BE, // 0b01010_1111_10
	OP_SUBA =    0x2FC, // 0b01011_1111_00
	OP_MSUBA =   0x2FD, // 0b01011_1111_01
	OP_OPMULA =  0x2FE, // 0b01011_1111_10
	OP_NOP =     0x2FF, // 0b01011_1111_11
};

enum LowerType1Opcode {
	OP_IADD =    0x30, // 0b110000
	OP_ISUB =    0x31, // 0b110001
	OP_IAND =    0x34, // 0b110100
	OP_IOR =     0x35, // 0b110101
};

enum LowerType3Opcode {
	OP_MOVE =    0x33C, // 0b01100_1111_00
	OP_MR32 =    0x33D, // 0b01100_1111_01
	OP_LQI =     0x37C, // 0b01101_1111_00
	OP_SQI =     0x37D, // 0b01101_1111_01
	OP_LQD =     0x37E, // 0b01101_1111_10
	OP_SQD =     0x37F, // 0b01101_1111_11
	OP_WAITQ =   0x3BF, // 0b01110_1111_11
	OP_MFIR =    0x3FD, // 0b01111_1111_01
	OP_ILWR =    0x3FE, // 0b01111_1111_10
	OP_ISWR =    0x3FF, // 0b01111_1111_11
	OP_RNEXT =   0x43C, // 0b10000_1111_00
	OP_RGET =    0x43D, // 0b10000_1111_01
	OP_MFP =     0x67C, // 0b11001_1111_00
	OP_XTOP =    0x6BC, // 0b11010_1111_00
	OP_XITOP =   0x6BD, // 0b11010_1111_01
	OP_XGKICK =  0x6FC, // 0b11011_1111_00
	OP_ESADD =   0x73C, // 0b11100_1111_00
	OP_ERSADD =  0x73D, // 0b11100_1111_01
	OP_ELENG =   0x73E, // 0b11100_1111_10
	OP_ERLENG =  0x73F, // 0b11100_1111_11
	OP_EATANxy = 0x77C, // 0b11101_1111_00
	OP_EATANxz = 0x77D, // 0b11101_1111_01
	OP_ESUM =    0x77E, // 0b11101_1111_10
	OP_WAITP =   0x7BF, // 0b11110_1111_11
};

enum LowerType4Opcode {
	OP_DIV =     0x3BC, // 0b01110_1111_00
	OP_SQRT =    0x3BD, // 0b01110_1111_01
	OP_RSQRT =   0x3BE, // 0b01110_1111_10
	OP_MTIR =    0x3FC, // 0b01111_1111_00
	OP_RINIT =   0x43E, // 0b10000_1111_10
	OP_RXOR =    0x43F, // 0b10000_1111_11
	OP_ESQRT =   0x7BC, // 0b11110_1111_00
	OP_ERSQRT =  0x7BD, // 0b11110_1111_01
	OP_ERCPR =   0x7BE, // 0b11110_1111_10
	OP_ESIN =    0x7FC, // 0b11111_1111_00
	OP_EATAN =   0x7FD, // 0b11111_1111_01
	OP_EEXP =    0x7FE, // 0b11111_1111_10
};

enum LowerType5Opcode {
	OP_IADDI =   0x32, // 0b110010
};

enum LowerType7Opcode {
	OP_LQ =      0x00, // 0b0000000
	OP_SQ =      0x01, // 0b0000001
	OP_ILW =     0x04, // 0b0000100
	OP_ISW =     0x05, // 0b0000101
	OP_B =       0x20, // 0b0100000
	OP_BAL =     0x21, // 0b0100001
	OP_JR =      0x24, // 0b0100100
	OP_JALR =    0x25, // 0b0100101
	OP_IBEQ =    0x28, // 0b0101000
	OP_IBNE =    0x29, // 0b0101001
	OP_IBLTZ =   0x2C, // 0b0101100
	OP_IBGTZ =   0x2D, // 0b0101101
	OP_IBLEZ =   0x2E, // 0b0101110
	OP_IBGEZ =   0x2F, // 0b0101111
};

enum LowerType8Opcode {
	OP_IADDIU =  0x08, // 0b0001000
	OP_ISUBIU =  0x09, // 0b0001001
	OP_FSEQ =    0x14, // 0b0010100
	OP_FSSET =   0x15, // 0b0010101
	OP_FSAND =   0x16, // 0b0010110
	OP_FSOR =    0x17, // 0b0010111
	OP_FMEQ =    0x18, // 0b0011000
	OP_FMAND =   0x1A, // 0b0011010
	OP_FMOR =    0x1B, // 0b0011011
	OP_FCGET =   0x1C, // 0b0011100
};

enum LowerType9Opcode {
	OP_FCEQ =    0x10, // 0b0010000
	OP_FCSET =   0x11, // 0b0010001
	OP_FCAND =   0x12, // 0b0010010
	OP_FCOR =    0x13, // 0b0010011
};

// Helpers for each of the encoding types.

UpperOp UpperType0(UpperType0Opcode op, Dest dest, Field bc, Reg fd, Reg fs, Reg ft, Flags f) {
	return UpperOp(f | DEST(dest) | VT(ft) | VS(fs) | VD(fd) | (op << 2) | BC(bc));
}

UpperOp UpperType1(UpperType1Opcode op, Dest dest, Reg fd, Reg fs, Reg ft, Flags f) {
	return UpperOp(f | DEST(dest) | VT(ft) | VS(fs) | VD(fd) | op);
}

UpperOp UpperType2(UpperType2Opcode op, Dest dest, Field bc, Reg fs, Reg ft, Flags f) {
	return UpperOp(f | DEST(dest) | VT(ft) | VS(fs) | (op << 2) | BC(bc));
}

UpperOp UpperType3(UpperType3Opcode op, Dest dest, Reg fs, Reg ft, Flags f) {
	return UpperOp(f | DEST(dest) | VT(ft) | VS(fs) | op);
}

// This bit is set for all lower instructions of types 1, 3, 4, and 5.
static const u32 LOWER_TYPE1345 = 0x80000000;

LowerOp LowerType1(LowerType1Opcode op, Dest dest, Reg fd, Reg fs, Reg ft) {
	return LowerOp(LOWER_TYPE1345 | DEST(dest) | VT(ft) | VS(fs) | VD(fd) | op);
}

LowerOp LowerType3(LowerType3Opcode op, Dest dest, Reg fs, Reg ft) {
	return LowerOp(LOWER_TYPE1345 | DEST(dest) | VT(ft) | VS(fs) | op);
}

LowerOp LowerType4(LowerType4Opcode op, Field fsf, Reg fs, Field ftf, Reg ft) {
	return LowerOp(LOWER_TYPE1345 | FTF(ftf) | FSF(fsf) | VT(ft) | VS(fs) | op);
}

LowerOp LowerType5(LowerType5Opcode op, Reg fs, Reg ft, u8 imm5) {
	return LowerOp(LOWER_TYPE1345 | DEST(DEST_NONE) | VT(ft) | VS(fs) | IMM5(imm5) | op);
}

LowerOp LowerType7(LowerType7Opcode op, Dest dest, Reg fs, Reg ft, u16 imm11) {
	return LowerOp((op << 25) | DEST(dest) | VT(ft) | VS(fs) | IMM11(imm11));
}

LowerOp LowerType8(LowerType8Opcode op, Reg fs, Reg ft, u16 imm15) {
	return LowerOp((op << 25) | VT(ft) | VS(fs) | IMM15(imm15));
}

LowerOp LowerType9(LowerType9Opcode op, u32 imm24) {
	return LowerOp((op << 25) | IMM24(imm24));
}

// And now the upper instructions.

UpperOp ABS(Dest dest, Reg t, Reg s, Flags f) {
	return UpperType3(OP_ABS, dest, s, t, f);
}

UpperOp ADD(Dest dest, Reg d, Reg s, Reg t, Flags f) {
	return UpperType1(OP_ADD, dest, d, s, t, f);
}

UpperOp ADDbc(Dest dest, Field bc, Reg d, Reg s, Reg t, Flags f) {
	return UpperType0(OP_ADDbc, dest, bc, d, s, t, f);
}

UpperOp ADDi(Dest dest, Reg d, Reg s, Flags f) {
	return UpperType1(OP_ADDi, dest, d, s, VF00, f);
}

UpperOp ADDq(Dest dest, Reg d, Reg s, Flags f) {
	return UpperType1(OP_ADDq, dest, d, s, VF00, f);
}

UpperOp ADDA(Dest dest, Reg s, Reg t, Flags f) {
	return UpperType3(OP_ADDA, dest, s, t, f);
}

UpperOp ADDAbc(Dest dest, Field bc, Reg s, Reg t, Flags f) {
	return UpperType2(OP_ADDAbc, dest, bc, s, t, f);
}

UpperOp ADDAi(Dest dest, Reg s, Flags f) {
	return UpperType3(OP_ADDAi, dest, s, VF00, f);
}

UpperOp ADDAq(Dest dest, Reg s, Flags f) {
	return UpperType3(OP_ADDAq, dest, s, VF00, f);
}

UpperOp CLIP(Reg s, Reg t, Flags f) {
	return UpperType3(OP_CLIP, DEST_XYZ, s, t, f);
}

UpperOp FTOI0(Dest dest, Reg t, Reg s, Flags f) {
	return UpperType3(OP_FTOI0, dest, s, t, f);
}

UpperOp FTOI4(Dest dest, Reg t, Reg s, Flags f) {
	return UpperType3(OP_FTOI4, dest, s, t, f);
}

UpperOp FTOI12(Dest dest, Reg t, Reg s, Flags f) {
	return UpperType3(OP_FTOI12, dest, s, t, f);
}

UpperOp FTOI15(Dest dest, Reg t, Reg s, Flags f) {
	return UpperType3(OP_FTOI15, dest, s, t, f);
}

UpperOp ITOF0(Dest dest, Reg t, Reg s, Flags f) {
	return UpperType3(OP_ITOF0, dest, s, t, f);
}

UpperOp ITOF4(Dest dest, Reg t, Reg s, Flags f) {
	return UpperType3(OP_ITOF4, dest, s, t, f);
}

UpperOp ITOF12(Dest dest, Reg t, Reg s, Flags f) {
	return UpperType3(OP_ITOF12, dest, s, t, f);
}

UpperOp ITOF15(Dest dest, Reg t, Reg s, Flags f) {
	return UpperType3(OP_ITOF15, dest, s, t, f);
}

UpperOp MADD(Dest dest, Reg d, Reg s, Reg t, Flags f) {
	return UpperType1(OP_MADD, dest, d, s, t, f);
}

UpperOp MADDbc(Dest dest, Field bc, Reg d, Reg s, Reg t, Flags f) {
	return UpperType0(OP_MADDbc, dest, bc, d, s, t, f);
}

UpperOp MADDi(Dest dest, Reg d, Reg s, Flags f) {
	return UpperType1(OP_MADDi, dest, d, s, VF00, f);
}

UpperOp MADDq(Dest dest, Reg d, Reg s, Flags f) {
	return UpperType1(OP_MADDq, dest, d, s, VF00, f);
}

UpperOp MADDA(Dest dest, Reg s, Reg t, Flags f) {
	return UpperType3(OP_MADDA, dest, s, t, f);
}

UpperOp MADDAbc(Dest dest, Field bc, Reg s, Reg t, Flags f) {
	return UpperType2(OP_MADDAbc, dest, bc, s, t, f);
}

UpperOp MADDAi(Dest dest, Reg s, Flags f) {
	return UpperType3(OP_MADDAi, dest, s, VF00, f);
}

UpperOp MADDAq(Dest dest, Reg s, Flags f) {
	return UpperType3(OP_MADDAq, dest, s, VF00, f);
}

UpperOp MAX(Dest dest, Reg d, Reg s, Reg t, Flags f) {
	return UpperType1(OP_MAX, dest, d, s, t, f);
}

UpperOp MAXbc(Dest dest, Field bc, Reg d, Reg s, Reg t, Flags f) {
	return UpperType0(OP_MAXbc, dest, bc, d, s, t, f);
}

UpperOp MAXi(Dest dest, Reg d, Reg s, Flags f) {
	return UpperType1(OP_MAXi, dest, d, s, VF00, f);
}

UpperOp MINI(Dest dest, Reg d, Reg s, Reg t, Flags f) {
	return UpperType1(OP_MINI, dest, d, s, t, f);
}

UpperOp MINIbc(Dest dest, Field bc, Reg d, Reg s, Reg t, Flags f) {
	return UpperType0(OP_MINIbc, dest, bc, d, s, t, f);
}

UpperOp MINIi(Dest dest, Reg d, Reg s, Flags f) {
	return UpperType1(OP_MINIi, dest, d, s, VF00, f);
}

UpperOp MSUB(Dest dest, Reg d, Reg s, Reg t, Flags f) {
	return UpperType1(OP_MSUB, dest, d, s, t, f);
}

UpperOp MSUBbc(Dest dest, Field bc, Reg d, Reg s, Reg t, Flags f) {
	return UpperType0(OP_MSUBbc, dest, bc, d, s, t, f);
}

UpperOp MSUBi(Dest dest, Reg d, Reg s, Flags f) {
	return UpperType1(OP_MSUBi, dest, d, s, VF00, f);
}

UpperOp MSUBq(Dest dest, Reg d, Reg s, Flags f) {
	return UpperType1(OP_MSUBq, dest, d, s, VF00, f);
}

UpperOp MSUBA(Dest dest, Reg s, Reg t, Flags f) {
	return UpperType3(OP_MSUBA, dest, s, t, f);
}

UpperOp MSUBAbc(Dest dest, Field bc, Reg s, Reg t, Flags f) {
	return UpperType2(OP_MSUBAbc, dest, bc, s, t, f);
}

UpperOp MSUBAi(Dest dest, Reg s, Flags f) {
	return UpperType3(OP_MSUBAi, dest, s, VF00, f);
}

UpperOp MSUBAq(Dest dest, Reg s, Flags f) {
	return UpperType3(OP_MSUBAq, dest, s, VF00, f);
}

UpperOp MUL(Dest dest, Reg d, Reg s, Reg t, Flags f) {
	return UpperType1(OP_MUL, dest, d, s, t, f);
}

UpperOp MULbc(Dest dest, Field bc, Reg d, Reg s, Reg t, Flags f) {
	return UpperType0(OP_MULbc, dest, bc, d, s, t, f);
}

UpperOp MULi(Dest dest, Reg d, Reg s, Flags f) {
	return UpperType1(OP_MULi, dest, d, s, VF00, f);
}

UpperOp MULq(Dest dest, Reg d, Reg s, Flags f) {
	return UpperType1(OP_MULq, dest, d, s, VF00, f);
}

UpperOp MULA(Dest dest, Reg s, Reg t, Flags f) {
	return UpperType3(OP_MULA, dest, s, t, f);
}

UpperOp MULAbc(Dest dest, Field bc, Reg s, Reg t, Flags f) {
	return UpperType2(OP_MULAbc, dest, bc, s, t, f);
}

UpperOp MULAi(Dest dest, Reg s, Flags f) {
	return UpperType3(OP_MULAi, dest, s, VF00, f);
}

UpperOp MULAq(Dest dest, Reg s, Flags f) {
	return UpperType3(OP_MULAq, dest, s, VF00, f);
}

UpperOp NOP(Flags f) {
	return UpperType3(OP_NOP, DEST_NONE, VF00, VF00, f);
}

UpperOp OPMULA(Reg s, Reg t, Flags f) {
	return UpperType3(OP_OPMULA, DEST_XYZ, s, t, f);
}

UpperOp OPMSUB(Reg d, Reg s, Reg t, Flags f) {
	return UpperType1(OP_OPMSUB, DEST_XYZ, d, s, t, f);
}

UpperOp SUB(Dest dest, Reg d, Reg s, Reg t, Flags f) {
	return UpperType1(OP_SUB, dest, d, s, t, f);
}

UpperOp SUBbc(Dest dest, Field bc, Reg d, Reg s, Reg t, Flags f) {
	return UpperType0(OP_SUBbc, dest, bc, d, s, t, f);
}

UpperOp SUBi(Dest dest, Reg d, Reg s, Flags f) {
	return UpperType1(OP_SUBi, dest, d, s, VF00, f);
}

UpperOp SUBq(Dest dest, Reg d, Reg s, Flags f) {
	return UpperType1(OP_SUBq, dest, d, s, VF00, f);
}

UpperOp SUBA(Dest dest, Reg s, Reg t, Flags f) {
	return UpperType3(OP_SUBA, dest, s, t, f);
}

UpperOp SUBAbc(Dest dest, Field bc, Reg s, Reg t, Flags f) {
	return UpperType2(OP_SUBAbc, dest, bc, s, t, f);
}

UpperOp SUBAi(Dest dest, Reg s, Flags f) {
	return UpperType3(OP_SUBAi, dest, s, VF00, f);
}

UpperOp SUBAq(Dest dest, Reg s, Flags f) {
	return UpperType3(OP_SUBAq, dest, s, VF00, f);
}

// And now the lower instructions.

LowerOp LowerImm(float imm) {
	union {
		float f;
		u32 u;
	} v;
	v.f = imm;
	return LowerImm(v.u);
}

LowerOp LowerImm(u32 imm) {
	return LowerOp(imm);
}

LowerOp LowerImm(s32 imm) {
	return LowerImm((u32)imm);
}

LowerOp B(s16 imm11) {
	return LowerType7(OP_B, DEST_NONE, VF00, VF00, SIMM11(imm11));
}

LowerOp BAL(Reg t, s16 imm11) {
	return LowerType7(OP_BAL, DEST_NONE, VF00, VI(t), SIMM11(imm11));
}

LowerOp DIV(Field fsf, Reg s, Field ftf, Reg t) {
	return LowerType4(OP_DIV, fsf, s, ftf, t);
}

LowerOp EATAN(Field fsf, Reg s) {
	return LowerType4(OP_EATAN, fsf, s, FIELD_X, VF00);
}

LowerOp EATANxy(Reg s) {
	return LowerType3(OP_EATANxy, DEST_XY, s, VF00);
}

LowerOp EATANxz(Reg s) {
	return LowerType3(OP_EATANxz, DEST_X | DEST_Z, s, VF00);
}

LowerOp EEXP(Field fsf, Reg s) {
	return LowerType4(OP_EEXP, fsf, s, FIELD_X, VF00);
}

LowerOp ELENG(Reg s) {
	return LowerType3(OP_ELENG, DEST_XYZ, s, VF00);
}

LowerOp ERCPR(Field fsf, Reg s) {
	return LowerType4(OP_ERCPR, fsf, s, FIELD_X, VF00);
}

LowerOp ERLENG(Reg s) {
	return LowerType3(OP_ERLENG, DEST_XYZ, s, VF00);
}

LowerOp ERSADD(Reg s) {
	return LowerType3(OP_ERSADD, DEST_XYZ, s, VF00);
}

LowerOp ERSQRT(Field fsf, Reg s) {
	return LowerType4(OP_ERSQRT, fsf, s, FIELD_X, VF00);
}

LowerOp ESADD(Reg s) {
	return LowerType3(OP_ESADD, DEST_XYZ, s, VF00);
}

LowerOp ESIN(Field fsf, Reg s) {
	return LowerType4(OP_ESIN, fsf, s, FIELD_X, VF00);
}

LowerOp ESQRT(Field fsf, Reg s) {
	return LowerType4(OP_ESQRT, fsf, s, FIELD_X, VF00);
}

LowerOp ESUM(Reg s) {
	return LowerType3(OP_ESUM, DEST_XYZW, s, VF00);
}

LowerOp FCAND(Reg d, u32 imm24) {
	// Not a real param - just for clarity in api.
	assert(d == VI01);
	return LowerType9(OP_FCAND, imm24);
}

LowerOp FCEQ(Reg d, u32 imm24) {
	// Not a real param - just for clarity in api.
	assert(d == VI01);
	return LowerType9(OP_FCEQ, imm24);
}

LowerOp FCGET(Reg t) {
	return LowerType8(OP_FCGET, VF00, VI(t), 0);
}

LowerOp FCOR(Reg d, u32 imm24) {
	assert(d == VI01);
	return LowerType9(OP_FCOR, imm24);
}

LowerOp FCSET(u32 imm24) {
	return LowerType9(OP_FCSET, imm24);
}

LowerOp FMAND(Reg t, Reg s) {
	return LowerType8(OP_FMAND, VI(s), VI(t), 0);
}

LowerOp FMEQ(Reg t, Reg s) {
	return LowerType8(OP_FMEQ, VI(s), VI(t), 0);
}

LowerOp FMOR(Reg t, Reg s) {
	return LowerType8(OP_FMOR, VI(s), VI(t), 0);
}

LowerOp FSAND(Reg t, u16 imm12) {
	return LowerType8(OP_FSAND, VF00, VI(t), imm12);
}

LowerOp FSEQ(Reg t, u16 imm12) {
	return LowerType8(OP_FSEQ, VF00, VI(t), imm12);
}

LowerOp FSOR(Reg t, u16 imm12) {
	return LowerType8(OP_FSOR, VF00, VI(t), imm12);
}

LowerOp FSSET(u16 imm12) {
	return LowerType8(OP_FSSET, VF00, VF00, imm12);
}

LowerOp IADD(Reg d, Reg s, Reg t) {
	return LowerType1(OP_IADD, DEST_NONE, VI(d), VI(s), VI(t));
}

LowerOp IADDI(Reg t, Reg s, s8 imm5) {
	return LowerType5(OP_IADDI, VI(s), VI(t), SIMM5(imm5));
}

LowerOp IADDIU(Reg t, Reg s, u16 imm15) {
	return LowerType8(OP_IADDIU, VI(s), VI(t), imm15);
}

LowerOp IAND(Reg d, Reg s, Reg t) {
	return LowerType1(OP_IAND, DEST_NONE, VI(d), VI(s), VI(t));
}

LowerOp IBEQ(Reg t, Reg s, s16 imm11) {
	return LowerType7(OP_IBEQ, DEST_NONE, VI(s), VI(t), SIMM11(imm11));
}

LowerOp IBGEZ(Reg s, s16 imm11) {
	return LowerType7(OP_IBGEZ, DEST_NONE, VI(s), VF00, SIMM11(imm11));
}

LowerOp IBGTZ(Reg s, s16 imm11) {
	return LowerType7(OP_IBGTZ, DEST_NONE, VI(s), VF00, SIMM11(imm11));
}

LowerOp IBLEZ(Reg s, s16 imm11) {
	return LowerType7(OP_IBLEZ, DEST_NONE, VI(s), VF00, SIMM11(imm11));
}

LowerOp IBLTZ(Reg s, s16 imm11) {
	return LowerType7(OP_IBLTZ, DEST_NONE, VI(s), VF00, SIMM11(imm11));
}

LowerOp IBNE(Reg t, Reg s, s16 imm11) {
	return LowerType7(OP_IBNE, DEST_NONE, VI(s), VI(t), SIMM11(imm11));
}

LowerOp ILW(Dest dest, Reg t, Reg s, s16 imm11) {
	return LowerType7(OP_ILW, dest, VI(s), VI(t), SIMM11(imm11));
}

LowerOp ILWR(Dest dest, Reg t, Reg s) {
	return LowerType3(OP_ILWR, dest, VI(s), VI(t));
}

LowerOp ISW(Dest dest, Reg t, Reg s, s16 imm11) {
	return LowerType7(OP_ISW, dest, VI(s), VI(t), SIMM11(imm11));
}

LowerOp ISWR(Dest dest, Reg t, Reg s) {
	return LowerType3(OP_ISWR, dest, VI(s), VI(t));
}

LowerOp IOR(Reg d, Reg s, Reg t) {
	return LowerType1(OP_IOR, DEST_NONE, VI(d), VI(s), VI(t));
}

LowerOp ISUB(Reg d, Reg s, Reg t) {
	return LowerType1(OP_ISUB, DEST_NONE, VI(d), VI(s), VI(t));
}

LowerOp ISUBIU(Reg t, Reg s, u16 imm15) {
	return LowerType8(OP_ISUBIU, VI(s), VI(t), imm15);
}

LowerOp JALR(Reg t, Reg s) {
	return LowerType7(OP_JALR, DEST_NONE, VI(s), VI(t), 0);
}

LowerOp JR(Reg s) {
	return LowerType7(OP_JR, DEST_NONE, VI(s), VF00, 0);
}

LowerOp LQ(Dest dest, Reg t, Reg s, s16 imm11) {
	return LowerType7(OP_LQ, dest, VI(s), t, SIMM11(imm11));
}

LowerOp LQD(Dest dest, Reg t, Reg s) {
	return LowerType3(OP_LQD, dest, VI(s), t);
}

LowerOp LQI(Dest dest, Reg t, Reg s) {
	return LowerType3(OP_LQI, dest, VI(s), t);
}

LowerOp MFIR(Dest dest, Reg t, Reg s) {
	return LowerType3(OP_MFIR, dest, VI(s), t);
}

LowerOp MFP(Dest dest, Reg t) {
	return LowerType3(OP_MFP, dest, VF00, t);
}

LowerOp MOVE(Dest dest, Reg t, Reg s) {
	return LowerType3(OP_MOVE, dest, s, t);
}

LowerOp MR32(Dest dest, Reg t, Reg s) {
	return LowerType3(OP_MR32, dest, s, t);
}

LowerOp MTIR(Dest dest, Reg t, Field fsf, Reg s) {
	return LowerType4(OP_MTIR, fsf, s, FIELD_X, VI(t));
}

LowerOp RGET(Dest dest, Reg t) {
	return LowerType3(OP_RGET, dest, VF00, t);
}

LowerOp RINIT(Field fsf, Reg s) {
	return LowerType4(OP_RINIT, fsf, s, FIELD_X, VF00);
}

LowerOp RNEXT(Dest dest, Reg t) {
	return LowerType3(OP_RNEXT, dest, VF00, t);
}

LowerOp RSQRT(Field fsf, Reg s, Field ftf, Reg t) {
	return LowerType4(OP_RSQRT, fsf, s, ftf, t);
}

LowerOp RXOR(Field fsf, Reg s) {
	return LowerType4(OP_RXOR, fsf, s, FIELD_X, VF00);
}

LowerOp SQ(Dest dest, Reg s, Reg t, s16 imm11) {
	return LowerType7(OP_SQ, dest, s, VI(t), SIMM11(imm11));
}

LowerOp SQD(Dest dest, Reg s, Reg t) {
	return LowerType3(OP_SQD, dest, s, VI(t));
}

LowerOp SQI(Dest dest, Reg s, Reg t) {
	return LowerType3(OP_SQI, dest, s, VI(t));
}

LowerOp SQRT(Field ftf, Reg t) {
	return LowerType4(OP_SQRT, FIELD_X, VF00, ftf, t);
}

LowerOp WAITP() {
	return LowerType3(OP_WAITP, DEST_NONE, VF00, VF00);
}

LowerOp WAITQ() {
	return LowerType3(OP_WAITQ, DEST_NONE, VF00, VF00);
}

LowerOp XGKICK(Reg s) {
	return LowerType3(OP_XGKICK, DEST_NONE, VI(s), VF00);
}

LowerOp XITOP(Reg t) {
	return LowerType3(OP_XITOP, DEST_NONE, VF00, VI(t));
}

LowerOp XTOP(Reg t) {
	return LowerType3(OP_XTOP, DEST_NONE, VF00, VI(t));
}

}
