INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fluctlights/VivadoProjects/tfm_freertos/tfm_freertos.sim/sim_1/synth/func/xsim/tb_pipeline_blockdesign_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axis2fifo_0_0
INFO: [VRFC 10-311] analyzing module design_1_axis2fifo_0_0_axis2fifo
INFO: [VRFC 10-311] analyzing module design_1_bit_reverse_accel_0_0
INFO: [VRFC 10-311] analyzing module design_1_bit_reverse_accel_0_0_bit_reverse_accel
INFO: [VRFC 10-311] analyzing module design_1_bit_reverse_accel_0_0_bit_reverse_accel_regslice_both
INFO: [VRFC 10-311] analyzing module design_1_bit_reverse_accel_0_0_bit_reverse_accel_regslice_both_0
INFO: [VRFC 10-311] analyzing module design_1_bit_reverse_accel_0_0_bit_reverse_accel_regslice_both__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_fifo2axis_0_0
INFO: [VRFC 10-311] analyzing module design_1_fifo2axis_0_0_fifo2axis
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fluctlights/VivadoProjects/tfm_freertos/tfm_freertos.srcs/sim_1/new/tb_pipeline_blockdesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pipeline_blockdesign
