{"container_type": "Author", "filled": ["basics", "indices", "counts", "coauthors", "publications", "public_access"], "source": "SEARCH_AUTHOR_SNIPPETS", "scholar_id": "FfYm0ggAAAAJ", "url_picture": "https://scholar.google.com/citations?view_op=medium_photo&user=FfYm0ggAAAAJ", "name": "Ulf Schlichtmann", "affiliation": "Professor for Electronic Design Automation, Technical University of Munich", "email_domain": "@tum.de", "interests": ["Electronic Design Automation", "Reliability/Robustness/Resilience", "Embedded Systems", "Microfluidic Biochips", "Photonic Interconnect"], "citedby": 4716, "organization": 1384714062669582586, "homepage": "http://www.eda.ei.tum.de/personen/ulf-schlichtmann/", "citedby5y": 2768, "hindex": 33, "hindex5y": 26, "i10index": 126, "i10index5y": 82, "cites_per_year": {"1995": 20, "1996": 22, "1997": 19, "1998": 12, "1999": 20, "2000": 16, "2001": 19, "2002": 12, "2003": 12, "2004": 25, "2005": 13, "2006": 20, "2007": 32, "2008": 50, "2009": 82, "2010": 95, "2011": 132, "2012": 177, "2013": 204, "2014": 239, "2015": 315, "2016": 330, "2017": 399, "2018": 535, "2019": 456, "2020": 457, "2021": 517, "2022": 399}, "coauthors": [], "publications": [{"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "The bistable ring PUF: A new architecture for strong physical unclonable functions", "pub_year": "2011", "citation": "2011 IEEE International Symposium on Hardware-Oriented Security and Trust \u2026, 2011"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:UeHWp8X0CEIC", "num_citations": 230, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12092634002656378350", "cites_id": ["12092634002656378350"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Kraftwerk2\u2014A fast force-directed quadratic placement approach using an accurate net model", "pub_year": "2008", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2008"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:u5HHmVD_uO8C", "num_citations": 196, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6486109239546963266", "cites_id": ["6486109239546963266"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Aging analysis of circuit timing considering NBTI and HCI", "pub_year": "2009", "citation": "2009 15th IEEE International On-Line Testing Symposium, 3-8, 2009"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:d1gkVwhDpl0C", "num_citations": 157, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13475815796389205516", "cites_id": ["13475815796389205516"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "The sizing rules method for CMOS and bipolar analog integrated circuit synthesis", "pub_year": "2008", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2008"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:u-x6o8ySG0sC", "num_citations": 155, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10011169025392540688", "cites_id": ["10011169025392540688"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A successive approach to compute the bounded Pareto front of practical multiobjective optimization problems", "pub_year": "2009", "citation": "SIAM Journal on Optimization 20 (2), 915-934, 2009"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:2osOgNQ5qMEC", "num_citations": 150, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9847285337690223577", "cites_id": ["9847285337690223577"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Abacus: Fast legalization of standard cell circuits with minimal movement", "pub_year": "2008", "citation": "Proceedings of the 2008 international symposium on Physical design, 47-53, 2008"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:YsMSGLbcyi4C", "num_citations": 140, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6450638614374908412", "cites_id": ["6450638614374908412"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Design and architectures for dependable embedded systems", "pub_year": "2011", "citation": "Proceedings of the seventh IEEE/ACM/IFIP international conference on \u2026, 2011"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:UebtZRa9Y70C", "num_citations": 109, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18134399531807767984", "cites_id": ["18134399531807767984"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Deterministic analog circuit placement using hierarchically bounded enumeration and enhanced shape functions", "pub_year": "2008", "citation": "2008 IEEE/ACM International Conference on Computer-Aided Design, 306-313, 2008"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:zYLM7Y9cAGgC", "num_citations": 72, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1467817303790281350", "cites_id": ["1467817303790281350"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Safety evaluation of automotive electronics using virtual prototypes: State of the art and research challenges", "pub_year": "2014", "citation": "2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC), 1-6, 2014"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:pqnbT2bcN3wC", "num_citations": 70, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5932840038714570941", "cites_id": ["5932840038714570941"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "DFM/DFY design for manufacturability and yield-influence of process variations in digital, analog and mixed-signal circuit design", "pub_year": "2006", "citation": "Proceedings of the conference on Design, automation and test in Europe \u2026, 2006"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:ufrVoPGSRksC", "num_citations": 70, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18120572373883413555,10863254604356988797", "cites_id": ["18120572373883413555", "10863254604356988797"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Aging analysis at gate and macro cell level", "pub_year": "2010", "citation": "2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 77-84, 2010"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:Y0pCki6q_DkC", "num_citations": 66, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1698935828018590903", "cites_id": ["1698935828018590903"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Comprehensive generation of hierarchical placement rules for analog integrated circuits", "pub_year": "2011", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2011"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:Zph67rFs4hoC", "num_citations": 58, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16670134488581386811", "cites_id": ["16670134488581386811"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Decomposition of boolean functions for low power based on a new power estimation technique", "pub_year": "1994", "citation": "Proceedings of the 1994 International Workshop on Low Power Design, 123-128, 1994"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:9yKSN-GCB0IC", "num_citations": 58, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14118476398035460789", "cites_id": ["14118476398035460789"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Predicting future product performance: Modeling and evaluation of standard cells in FinFET technologies", "pub_year": "2013", "citation": "Proceedings of the 50th Annual Design Automation Conference, 1-6, 2013"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:ZeXyd9-uunAC", "num_citations": 56, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=320892821082092172", "cites_id": ["320892821082092172"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Fast power estimation of large circuits", "pub_year": "1996", "citation": "IEEE Design & Test of Computers 13 (1), 70-78, 1996"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:qjMakFHDy7sC", "num_citations": 54, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1203892333762720994", "cites_id": ["1203892333762720994"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Columba: Co-layout synthesis for continuous-flow microfluidic biochips", "pub_year": "2016", "citation": "Proceedings of the 53rd Annual Design Automation Conference, 1-6, 2016"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:uJ-U7cs_P_0C", "num_citations": 51, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9897329144811487645", "cites_id": ["9897329144811487645"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Columba 2.0: A co-layout synthesis tool for continuous-flow microfluidic biochips", "pub_year": "2017", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2017"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:kuK5TVdYjLIC", "num_citations": 50, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2120494835765434140", "cites_id": ["2120494835765434140"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Testing microfluidic fully programmable valve arrays (FPVAs)", "pub_year": "2017", "citation": "Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, 91-96, 2017"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:p__nRnzSRKYC", "num_citations": 50, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1297089977438356636", "cites_id": ["1297089977438356636"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A compact model for NBTI degradation and recovery under use-profile variations and its application to aging analysis of digital integrated circuits", "pub_year": "2014", "citation": "Microelectronics Reliability 54 (6-7), 1083-1089, 2014"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:YFjsv_pBGBYC", "num_citations": 47, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7929241613393428124", "cites_id": ["7929241613393428124"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Proton: An automatic place-and-route tool for optical networks-on-chip", "pub_year": "2013", "citation": "2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 138-145, 2013"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:k_IJM867U9cC", "num_citations": 47, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17243675101102605807", "cites_id": ["17243675101102605807"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "TimingCamouflage: Improving circuit security against counterfeiting by unconventional timing", "pub_year": "2018", "citation": "2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), 91-96, 2018"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:WZBGuue-350C", "num_citations": 45, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5859570925584647637", "cites_id": ["5859570925584647637"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Reliability-aware synthesis for flow-based microfluidic biochips by dynamic-device mapping", "pub_year": "2015", "citation": "Proceedings of the 52nd Annual Design Automation Conference, 1-6, 2015"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:5awf1xo2G04C", "num_citations": 45, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14018546147529775700", "cites_id": ["14018546147529775700"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Characterization of the bistable ring PUF", "pub_year": "2012", "citation": "2012 Design, Automation & Test in Europe Conference & Exhibition (DATE \u2026, 2012"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:Wp0gIr-vW9MC", "num_citations": 44, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9395734271302886302", "cites_id": ["9395734271302886302"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Characterization of Boolean functions for rapid matching in EPGA technology mapping", "pub_year": "1992", "citation": "[1992] Proceedings 29th ACM/IEEE Design Automation Conference, 374-379, 1992"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:Tyk-4Ss8FVUC", "num_citations": 41, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11728928697368355882", "cites_id": ["11728928697368355882"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Efficiently analyzing the impact of aging effects on large integrated circuits", "pub_year": "2012", "citation": "Microelectronics Reliability 52 (8), 1546-1552, 2012"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:4TOpqqG69KYC", "num_citations": 40, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15416185123901768737", "cites_id": ["15416185123901768737"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Pareto optimization of analog circuits considering variability", "pub_year": "2009", "citation": "International journal of circuit theory and applications 37 (2), 283-299, 2009"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:eQOLeE2rZwMC", "num_citations": 40, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14878081722763697631", "cites_id": ["14878081722763697631"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A CPPLL hierarchical optimization methodology considering jitter, power and locking time", "pub_year": "2006", "citation": "Proceedings of the 43rd annual Design Automation Conference, 19-24, 2006"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:IjCSPb-OGe4C", "num_citations": 40, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9027139286209200778", "cites_id": ["9027139286209200778"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Storage and caching: Synthesis of flow-based microfluidic biochips", "pub_year": "2015", "citation": "IEEE Design & Test 32 (6), 69-75, 2015"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:hkOj_22Ku90C", "num_citations": 39, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=206837609009591194", "cites_id": ["206837609009591194"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Functional multiple-output decomposition with application to technology mapping for lookup table-based FPGAs", "pub_year": "1999", "citation": "ACM Transactions on Design Automation of Electronic Systems (TODAES) 4 (3 \u2026, 1999"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:W7OEmFMy1HYC", "num_citations": 39, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4901572678905538253", "cites_id": ["4901572678905538253"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Towards electrical, integrated implementations of SIMPL systems", "pub_year": "2010", "citation": "IFIP International Workshop on Information Security Theory and Practices \u2026, 2010"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:5nxA0vEk-isC", "num_citations": 37, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18410394152903653589", "cites_id": ["18410394152903653589"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Resilience Articulation Point (RAP): Cross-layer dependability modeling for nanometer system-on-chip resilience", "pub_year": "2014", "citation": "Microelectronics Reliability 54 (6-7), 1066-1074, 2014"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:_Qo2XoVZTnwC", "num_citations": 36, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17460564035276050959", "cites_id": ["17460564035276050959"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Reliability challenges for electric vehicles: From devices to architecture and systems software", "pub_year": "2013", "citation": "Proceedings of the 50th Annual Design Automation Conference, 1-9, 2013"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:maZDTaKrznsC", "num_citations": 36, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=191643018741576277", "cites_id": ["191643018741576277"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Aging-aware lifetime enhancement for memristor-based neuromorphic computing", "pub_year": "2019", "citation": "2019 Design, Automation & Test in Europe Conference & Exhibition (DATE \u2026, 2019"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:3htObqc8RwsC", "num_citations": 35, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8044520072859248407", "cites_id": ["8044520072859248407"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Transport or store? Synthesizing flow-based microfluidic biochips using distributed channel storage", "pub_year": "2017", "citation": "2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC), 1-6, 2017"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:ML0RJ9NH7IQC", "num_citations": 33, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11930143717923033315", "cites_id": ["11930143717923033315"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A cross-layer technology-based study of how memory errors impact system resilience", "pub_year": "2013", "citation": "IEEE Micro 33 (4), 46-55, 2013"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:j3f4tGmQtD8C", "num_citations": 33, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=274858277050594908", "cites_id": ["274858277050594908"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Towards reliable and secure post-quantum co-processors based on RISC-V", "pub_year": "2019", "citation": "2019 Design, Automation & Test in Europe Conference & Exhibition (DATE \u2026, 2019"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:OcBU2YAGkTUC", "num_citations": 31, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=558576259100096134", "cites_id": ["558576259100096134"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Reliability-aware synthesis with dynamic device mapping and fluid routing for flow-based microfluidic biochips", "pub_year": "2016", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2016"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:7T2F9Uy0os0C", "num_citations": 31, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10530614810237329925", "cites_id": ["10530614810237329925"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Hamming-distance-based valve-switching optimization for control-layer multiplexing in flow-based microfluidic biochips", "pub_year": "2017", "citation": "2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), 524-529, 2017"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:BUYA1_V_uYcC", "num_citations": 29, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16560170472246990006", "cites_id": ["16560170472246990006"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Control-flow-driven source level timing annotation for embedded software models on transaction level", "pub_year": "2011", "citation": "2011 14th Euromicro Conference on Digital System Design, 600-607, 2011"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:hC7cP41nSMkC", "num_citations": 29, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8031015623899175910", "cites_id": ["8031015623899175910"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Application of mismatched cellular nonlinear networks for physical cryptography", "pub_year": "2010", "citation": "2010 12th International Workshop on Cellular Nanoscale Networks and their \u2026, 2010"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:Se3iqnhoufwC", "num_citations": 29, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15540282461194643203", "cites_id": ["15540282461194643203"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Deterministic approaches to analog performance space exploration (PSE)", "pub_year": "2005", "citation": "Proceedings of the 42nd annual Design Automation Conference, 869-874, 2005"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:WF5omc3nYNoC", "num_citations": 29, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14634937372765665612", "cites_id": ["14634937372765665612"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Control-fluidic codesign for paper-based digital microfluidic biochips", "pub_year": "2016", "citation": "2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-8, 2016"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:yB1At4FlUx8C", "num_citations": 27, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2402165204860188850", "cites_id": ["2402165204860188850"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Sieve-valve-aware synthesis of flow-based microfluidic biochips considering specific biological execution limitations", "pub_year": "2016", "citation": "2016 Design, Automation & Test in Europe Conference & Exhibition (DATE), 624-629, 2016"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:2KloaMYe4IUC", "num_citations": 27, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13828540633665422865", "cites_id": ["13828540633665422865"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Automatic ILP-based firewall insertion for secure application-specific networks-on-chip", "pub_year": "2015", "citation": "2015 Ninth International Workshop on Interconnection Network Architectures \u2026, 2015"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:eMMeJKvmdy0C", "num_citations": 26, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5421368480388084911", "cites_id": ["5421368480388084911"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Monitoring of aging in integrated circuits by identifying possible critical paths", "pub_year": "2014", "citation": "Microelectronics Reliability 54 (6-7), 1075-1082, 2014"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:08ZZubdj9fEC", "num_citations": 26, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10718259542475729037", "cites_id": ["10718259542475729037"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Workload-and instruction-aware timing analysis-the missing link between technology and system-level resilience", "pub_year": "2014", "citation": "2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC), 1-6, 2014"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:BqipwSGYUEgC", "num_citations": 26, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10308928706036879081", "cites_id": ["10308928706036879081"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "On hierarchical statistical static timing analysis", "pub_year": "2009", "citation": "2009 Design, Automation & Test in Europe Conference & Exhibition, 1320-1325, 2009"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:YOwf2qJgpHMC", "num_citations": 26, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2150878326363372795", "cites_id": ["2150878326363372795"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Trade-off design of analog circuits using goal attainment and\" wave front\" sequential quadratic programming", "pub_year": "2007", "citation": "2007 Design, Automation & Test in Europe Conference & Exhibition, 1-6, 2007"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:LkGwnXOMwfcC", "num_citations": 26, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8097137229570232714", "cites_id": ["8097137229570232714"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Statistical training for neuromorphic computing using memristor-based crossbars considering process variations and noise", "pub_year": "2020", "citation": "2020 Design, Automation & Test in Europe Conference & Exhibition (DATE \u2026, 2020"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:NyGDZy8z5eUC", "num_citations": 25, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4916752113478111420", "cites_id": ["4916752113478111420"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "EffiTest: Efficient delay test and statistical prediction for configuring post-silicon tunable buffers", "pub_year": "2016", "citation": "2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC), 1-6, 2016"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:fEOibwPWpKIC", "num_citations": 25, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16031841139064891287", "cites_id": ["16031841139064891287"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "PROTON+ A Placement and Routing Tool for 3D Optical Networks-on-Chip with a Single Optical Layer", "pub_year": "2015", "citation": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 12 (4), 1-28, 2015"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:JQOojiI6XY0C", "num_citations": 25, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10924139353581251969", "cites_id": ["10924139353581251969"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Statistical Timing Analysis and Criticality Computation for Circuits with Post-Silicon Clock Tuning Elements", "pub_year": "2015", "citation": "Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions \u2026, 2015"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:JoZmwDi-zQgC", "num_citations": 25, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16638422304717104648", "cites_id": ["16638422304717104648"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "On timing model extraction and hierarchical statistical timing analysis", "pub_year": "2013", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2013"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:u9iWguZQMMsC", "num_citations": 25, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7969037495462052783", "cites_id": ["7969037495462052783"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Design-phase buffer allocation for post-silicon clock binning by iterative learning", "pub_year": "2017", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2017"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:4MWp96NkSFoC", "num_citations": 24, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5648265961456938738", "cites_id": ["5648265961456938738"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Iterative timing analysis based on nonlinear and interdependent flipflop modelling", "pub_year": "2012", "citation": "IET Circuits, Devices & Systems 6 (5), 330-337, 2012"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:4OULZ7Gr8RgC", "num_citations": 24, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15024375503678535798", "cites_id": ["15024375503678535798"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Fully distributed deep learning inference on resource-constrained edge devices", "pub_year": "2019", "citation": "International Conference on Embedded Computer Systems, 77-90, 2019"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:F9fV5C73w3QC", "num_citations": 23, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10089107503322053090", "cites_id": ["10089107503322053090"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "CoSyn: Efficient single-cell analysis using a hybrid microfluidic platform", "pub_year": "2017", "citation": "Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017 \u2026, 2017"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:vDijr-p_gm4C", "num_citations": 23, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3072193273684994430", "cites_id": ["3072193273684994430"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Sampling-based buffer insertion for post-silicon yield improvement under process variability", "pub_year": "2016", "citation": "2016 Design, Automation & Test in Europe Conference & Exhibition (DATE \u2026, 2016"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:evX43VCCuoAC", "num_citations": 23, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10051166488596067308", "cites_id": ["10051166488596067308"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Schedulability analysis for processors with aging-aware autonomic frequency scaling", "pub_year": "2012", "citation": "2012 IEEE International Conference on Embedded and Real-Time Computing \u2026, 2012"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:-f6ydRqryjwC", "num_citations": 23, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8096189196416634917", "cites_id": ["8096189196416634917"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Fast statistical timing analysis for circuits with post-silicon tunable clock buffers", "pub_year": "2011", "citation": "2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 111-117, 2011"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:35N4QoGY0k4C", "num_citations": 23, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2247088509267498324", "cites_id": ["2247088509267498324"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Goldilocks failures: Not too soft, not too hard", "pub_year": "2012", "citation": "2012 IEEE international reliability physics symposium (IRPS), 2F. 1.1-2F. 1.5, 2012"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:3fE2CSJIrl8C", "num_citations": 22, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4255910034853131203", "cites_id": ["4255910034853131203"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Analog circuits for physical cryptography", "pub_year": "2009", "citation": "Proceedings of the 2009 12th International symposium on integrated circuits \u2026, 2009"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:qxL8FJ1GzNcC", "num_citations": 22, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2998604296235871566", "cites_id": ["2998604296235871566"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Efficient Boolean matching based on unique variable ordering", "pub_year": "1993", "citation": "Proc. International Workshop on Logic Synthesis, May 1993, 1993"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:roLk4NBRz8UC", "num_citations": 22, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7367620731521447319", "cites_id": ["7367620731521447319"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Virtualsync: timing optimization by synchronizing logic waves with sequential and combinational components as delay units", "pub_year": "2018", "citation": "Proceedings of the 55th Annual Design Automation Conference, 1-6, 2018"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:_FM0Bhl9EiAC", "num_citations": 21, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11402742468522752376", "cites_id": ["11402742468522752376"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "PieceTimer: A holistic timing analysis framework considering setup/hold time interdependency using a piecewise model", "pub_year": "2016", "citation": "2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-8, 2016"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:0KyAp5RtaNEC", "num_citations": 21, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13050850392864571439", "cites_id": ["13050850392864571439"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Boolean Matching and Disjoint Decomposition for FPGA Technology Mapping", "pub_year": "1993", "citation": "Proceedings of the IFIP Workshop on Logic and Architecture Synthesis, 83-102, 1993"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:0EnyYjriUFMC", "num_citations": 21, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4054879608822930568", "cites_id": ["4054879608822930568"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "MiniControl: Synthesis of continuous-flow microfluidics with strictly constrained control ports", "pub_year": "2019", "citation": "2019 56th ACM/IEEE Design Automation Conference (DAC), 1-6, 2019"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:r_AWSJRzSzQC", "num_citations": 20, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14735533686718950393", "cites_id": ["14735533686718950393"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Physical synthesis of flow-based microfluidic biochips considering distributed channel storage", "pub_year": "2019", "citation": "2019 Design, Automation & Test in Europe Conference & Exhibition (DATE \u2026, 2019"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:KbBQZpvPDL4C", "num_citations": 20, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12599234020198261359", "cites_id": ["12599234020198261359"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Machine learning and structural characteristics for reverse engineering", "pub_year": "2019", "citation": "Proceedings of the 24th Asia and South Pacific Design Automation Conference \u2026, 2019"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:4vMrXwiscB8C", "num_citations": 20, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10325711669540596806", "cites_id": ["10325711669540596806"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Accurately timed transaction level models for virtual prototyping at high abstraction level", "pub_year": "2012", "citation": "2012 Design, Automation & Test in Europe Conference & Exhibition (DATE), 135-140, 2012"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:IWHjjKOFINEC", "num_citations": 20, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=403037878605385970", "cites_id": ["403037878605385970"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Columba S: A scalable co-layout design automation tool for microfluidic large-scale integration", "pub_year": "2018", "citation": "Proceedings of the 55th Annual Design Automation Conference, 1-6, 2018"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:9pM33mqn1YgC", "num_citations": 19, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8480552088052892216", "cites_id": ["8480552088052892216"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "EffiTest2: Efficient delay test and prediction for post-silicon clock skew configuration under process variations", "pub_year": "2018", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2018"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:rmuvC79q63oC", "num_citations": 19, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8969204882725334572", "cites_id": ["8969204882725334572"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Component-oriented high-level synthesis for continuous-flow microfluidics considering hybrid-scheduling", "pub_year": "2017", "citation": "Proceedings of the 54th Annual Design Automation Conference 2017, 1-6, 2017"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:ILKRHgRFtOwC", "num_citations": 19, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18024094805464769693", "cites_id": ["18024094805464769693"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "PLATON: A force-directed placement algorithm for 3d optical networks-on-chip", "pub_year": "2016", "citation": "Proceedings of the 2016 on International Symposium on Physical Design, 27-34, 2016"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:_Re3VWB3Y0AC", "num_citations": 19, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7330647613927297595", "cites_id": ["7330647613927297595"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Deterministic synthesis of hybrid application-specific network-on-chip topologies", "pub_year": "2014", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2014"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:1qzjygNMrQYC", "num_citations": 19, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17018891783336259348", "cites_id": ["17018891783336259348"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A new power estimation technique with application to decomposition of boolean functions for low power", "pub_year": "1994", "citation": "signal 1 (1), 2, 1994"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:hqOjcs7Dif8C", "num_citations": 19, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4011129943885852482", "cites_id": ["4011129943885852482"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Lifetime enhancement for rram-based computing-in-memory engine considering aging and thermal effects", "pub_year": "2020", "citation": "2020 2nd IEEE International Conference on Artificial Intelligence Circuits \u2026, 2020"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:sJsF-0ZLhtgC", "num_citations": 18, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16598638026268917531", "cites_id": ["16598638026268917531"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "PSION+: Combining logical topology and physical layout optimization for Wavelength-Routed ONoCs", "pub_year": "2020", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2020"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:kVjdVfd2voEC", "num_citations": 18, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14485809589643345445", "cites_id": ["14485809589643345445"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "PSION: Combining Logical Topology and Physical Layout Optimization for Wavelength-Routed ONoCs", "pub_year": "2019", "citation": "2019 International Symposium on Physical Design (ISPD '19), 49-56, 2019"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:buQ7SEKw-1sC", "num_citations": 18, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14485809589643345445", "cites_id": ["14485809589643345445"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Cross-layer dependability modeling and abstraction in system on chip", "pub_year": "2013", "citation": "Workshop on Silicon Errors in Logic-System Effects (SELSE) 138, 2013"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:M3ejUd6NZC8C", "num_citations": 18, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15505247685402032746", "cites_id": ["15505247685402032746"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Current source modeling for power and timing analysis at different supply voltages", "pub_year": "2012", "citation": "2012 Design, Automation & Test in Europe Conference & Exhibition (DATE), 923-928, 2012"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:dfsIfKJdRG4C", "num_citations": 18, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15860587297562387194", "cites_id": ["15860587297562387194"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Countering variations and thermal effects for accurate optical neural networks", "pub_year": "2020", "citation": "2020 IEEE/ACM International Conference On Computer Aided Design (ICCAD), 1-7, 2020"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:lgwcVrK6X84C", "num_citations": 17, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8051745379451905018", "cites_id": ["8051745379451905018"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Multi-channel and fault-tolerant control multiplexing for flow-based microfluidic biochips", "pub_year": "2018", "citation": "2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-8, 2018"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:WJVC3Jt7v1AC", "num_citations": 17, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14525638419377256472", "cites_id": ["14525638419377256472"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "CustomTopo: A topology generation method for application-specific wavelength-routed optical NoCs", "pub_year": "2018", "citation": "2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-8, 2018"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:XvxMoLDsR5gC", "num_citations": 17, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18275532166598642499", "cites_id": ["18275532166598642499"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Multivariate modeling of variability supporting non-gaussian and correlated parameters", "pub_year": "2015", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2015"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:ye4kPcJQO24C", "num_citations": 16, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15254436110846696033", "cites_id": ["15254436110846696033"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Memory access reconstruction based on memory allocation mechanism for source-level simulation of embedded software", "pub_year": "2013", "citation": "2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC), 729-734, 2013"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:NaGl4SEjCO4C", "num_citations": 16, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16170266843861787016", "cites_id": ["16170266843861787016"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Digital design at a crossroads how to make statistical design methodologies industrially relevant", "pub_year": "2009", "citation": "2009 Design, Automation & Test in Europe Conference & Exhibition, 1542-1547, 2009"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:KlAtU1dfN6UC", "num_citations": 16, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2607787551579944898,685061357602473334", "cites_id": ["2607787551579944898", "685061357602473334"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Extremely low-power logic", "pub_year": "2004", "citation": "Proceedings Design, Automation and Test in Europe Conference and Exhibition \u2026, 2004"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:8k81kl-MbHgC", "num_citations": 16, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4248548837716394233", "cites_id": ["4248548837716394233"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Multicontrol: Advanced control-logic synthesis for flow-based microfluidic biochips", "pub_year": "2019", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2019"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:GFxP56DSvIMC", "num_citations": 15, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2230657564236868206", "cites_id": ["2230657564236868206"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Integrating aging aware timing analysis into a commercial STA tool", "pub_year": "2015", "citation": "VLSI Design, Automation and Test (VLSI-DAT), 1-4, 2015"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:9vf0nzSNQJEC", "num_citations": 15, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8432481913350960654", "cites_id": ["8432481913350960654"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Hierarchical control flow matching for source-level simulation of embedded software", "pub_year": "2012", "citation": "2012 International Symposium on System on Chip (SoC), 1-5, 2012"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:_xSYboBqXhAC", "num_citations": 15, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1564190043231771956", "cites_id": ["1564190043231771956"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Automatic generation of hierarchical placement rules for analog integrated circuits", "pub_year": "2010", "citation": "Proceedings of the 19th international symposium on Physical design, 47-54, 2010"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:MXK_kJrjxJIC", "num_citations": 15, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10285050738423721776", "cites_id": ["10285050738423721776"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "PlanarONoC: concurrent placement and routing considering crossing minimization for optical networks-on-chip", "pub_year": "2018", "citation": "Proceedings of the 55th Annual Design Automation Conference, 1-6, 2018"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:4fGpz3EwCPoC", "num_citations": 14, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2434645082242158945", "cites_id": ["2434645082242158945"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Pressure-aware control layer optimization for flow-based microfluidic biochips", "pub_year": "2017", "citation": "IEEE Transactions on Biomedical Circuits and Systems 11 (6), 1488-1499, 2017"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:tuHXwOkdijsC", "num_citations": 14, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6155541952508555799", "cites_id": ["6155541952508555799"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "The extendable translating instruction set simulator (ETISS) interlinked with an MDA framework for fast RISC prototyping", "pub_year": "2017", "citation": "Proceedings of the 28th International Symposium on Rapid System Prototyping \u2026, 2017"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:edDO8Oi4QzsC", "num_citations": 14, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12598249018491390830", "cites_id": ["12598249018491390830"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "From biochips to quantum circuits: Computer-aided design for emerging technologies", "pub_year": "2016", "citation": "2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-6, 2016"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:t7zJ5fGR-2UC", "num_citations": 14, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13325854948787791537", "cites_id": ["13325854948787791537"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Analytical timing estimation for temporally decoupled TLMs considering resource conflicts", "pub_year": "2013", "citation": "2013 Design, Automation & Test in Europe Conference & Exhibition (DATE \u2026, 2013"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:O3NaXMp0MMsC", "num_citations": 14, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13402345630022464222", "cites_id": ["13402345630022464222"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A spectral clustering approach to application-specific network-on-chip synthesis", "pub_year": "2013", "citation": "2013 Design, Automation & Test in Europe Conference & Exhibition (DATE \u2026, 2013"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:mB3voiENLucC", "num_citations": 14, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14515761817184792662", "cites_id": ["14515761817184792662"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Non-intrusive trace & debug NoC architecture with accurate timestamping for GALS SoCs", "pub_year": "2012", "citation": "Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware \u2026, 2012"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:dhFuZR0502QC", "num_citations": 14, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14384234169801406322", "cites_id": ["14384234169801406322"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Fast automatic sizing of a charge pump phase-locked loop based on behavioral models", "pub_year": "2005", "citation": "BMAS 2005. Proceedings of the 2005 IEEE International Behavioral Modeling \u2026, 2005"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:_kc_bZDykSQC", "num_citations": 14, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11382479505948963178", "cites_id": ["11382479505948963178"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "DCSA: Distributed channel-storage architecture for flow-based microfluidic biochips", "pub_year": "2020", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2020"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:6yz0xqPARnAC", "num_citations": 13, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18129351518744076305", "cites_id": ["18129351518744076305"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Synthesis of a cyberphysical hybrid microfluidic platform for single-cell analysis", "pub_year": "2018", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2018"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:anf4URPfarAC", "num_citations": 13, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11655883579345220648", "cites_id": ["11655883579345220648"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Timing verification for adaptive integrated circuits", "pub_year": "2015", "citation": "2015 Design, Automation & Test in Europe Conference & Exhibition (DATE \u2026, 2015"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:tkaPQYYpVKoC", "num_citations": 13, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12817179582988397979", "cites_id": ["12817179582988397979"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "System C-based multi-level error injection for the evaluation of fault-tolerant systems", "pub_year": "2014", "citation": "2014 International Symposium on Integrated Circuits (ISIC), 460-463, 2014"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:Mojj43d5GZwC", "num_citations": 13, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1096873078332403355", "cites_id": ["1096873078332403355"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Technology-aware system failure analysis in the presence of soft errors by mixture importance sampling", "pub_year": "2013", "citation": "2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and \u2026, 2013"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:GnPB-g6toBAC", "num_citations": 13, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11391810126576057204", "cites_id": ["11391810126576057204"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Circuit-based approaches to SIMPL systems", "pub_year": "2011", "citation": "Journal of Circuits, Systems, and Computers 20 (01), 107-123, 2011"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:QIV2ME_5wuYC", "num_citations": 13, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12092295947888659331", "cites_id": ["12092295947888659331"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Tomorrows High-Quality SoCs Require High-Quality Embedded Memories Today.", "pub_year": "2002", "citation": "isqed, 225-, 2002"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:kNdYIx-mwKoC", "num_citations": 13, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13455714814854714459", "cites_id": ["13455714814854714459"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Computer-aided design techniques for flow-based microfluidic lab-on-a-chip systems", "pub_year": "2021", "citation": "ACM Computing Surveys (CSUR) 54 (5), 1-29, 2021"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:j7_hQOaDUrUC", "num_citations": 12, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10657262392676701561", "cites_id": ["10657262392676701561"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Flow-based microfluidic biochips with distributed channel storage: Synthesis, physical design, and wash optimization", "pub_year": "2021", "citation": "IEEE Transactions on Computers 71 (2), 464-478, 2021"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:BzfGm06jWhQC", "num_citations": 12, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7370399033246190577", "cites_id": ["7370399033246190577"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Wavelength-routed optical nocs: design and eda\u2014state of the art and future directions", "pub_year": "2019", "citation": "2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-6, 2019"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:P7Ujq4OLJYoC", "num_citations": 12, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3381825757756214109", "cites_id": ["3381825757756214109"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Performance and accuracy in soft-error resilience evaluation using the multi-level processor simulator ETISS-ML", "pub_year": "2018", "citation": "2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-8, 2018"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:IRz6iEL74y4C", "num_citations": 12, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15550074633699449660", "cites_id": ["15550074633699449660"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "FinFET-based product performance: Modeling and evaluation of standard cells in FinFET technologies", "pub_year": "2016", "citation": "Microelectronics Reliability 61, 30-34, 2016"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:_Ybze24A_UAC", "num_citations": 12, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12128214841343491379", "cites_id": ["12128214841343491379"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Fault-tolerant embedded control systems for unreliable hardware", "pub_year": "2014", "citation": "2014 International Symposium on Integrated Circuits (ISIC), 464-467, 2014"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:wbdj-CoPYUoC", "num_citations": 12, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9124128643073144371", "cites_id": ["9124128643073144371"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Connecting different worlds\u2014Technology abstraction for reliability-aware design and Test", "pub_year": "2014", "citation": "2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-8, 2014"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:blknAaTinKkC", "num_citations": 12, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5254926826962277416", "cites_id": ["5254926826962277416"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Fast cache simulation for host-compiled simulation of embedded software", "pub_year": "2013", "citation": "2013 Design, Automation & Test in Europe Conference & Exhibition (DATE), 637-642, 2013"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:3s1wT3WcHBgC", "num_citations": 12, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11185632721339543123", "cites_id": ["11185632721339543123"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Sizing rules for bipolar analog circuit design", "pub_year": "2008", "citation": "2008 Design, Automation and Test in Europe, 140-145, 2008"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:4DMP91E08xMC", "num_citations": 12, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8975843255663235794", "cites_id": ["8975843255663235794"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Pareto-front computation and automatic sizing of cpplls", "pub_year": "2007", "citation": "8th International Symposium on Quality Electronic Design (ISQED'07), 481-486, 2007"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:ULOm3_A8WrAC", "num_citations": 12, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=831888662294391231", "cites_id": ["831888662294391231"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Efficient boolean matching in technology mapping with very large cell libraries", "pub_year": "1993", "citation": "Proceedings of IEEE Custom Integrated Circuits Conference-CICC'93, 3.6. 1-3.6. 6, 1993"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:mVmsd5A6BfQC", "num_citations": 12, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13078338963406758397", "cites_id": ["13078338963406758397"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "DeeperThings: Fully distributed CNN inference on resource-constrained edge devices", "pub_year": "2021", "citation": "International Journal of Parallel Programming 49 (4), 600-624, 2021"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:cK4Rrx0J3m0C", "num_citations": 11, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3448159949789584033", "cites_id": ["3448159949789584033"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Sortex: Efficient timing-driven synthesis of reconfigurable flow-based biochips for scalable single-cell screening", "pub_year": "2017", "citation": "2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 623-630, 2017"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:0N-VGjzr574C", "num_citations": 11, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1665976256909719845", "cites_id": ["1665976256909719845"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "An Analysis of Industrial SRAM Test Results-A Comprehensive Study on Effectiveness and Classification of March Test Algorithms", "pub_year": "2013", "citation": "IEEE Design & Test of Computers 31 (3), 42-53, 2013"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:LPZeul_q3PIC", "num_citations": 11, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13400776573400982239", "cites_id": ["13400776573400982239"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "On-chip electric waves: An analog circuit approach to physical uncloneable functions", "pub_year": "2009", "citation": "Cryptology ePrint Archive, 2009"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:hFOr9nPyWt4C", "num_citations": 11, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13839528765928545267", "cites_id": ["13839528765928545267"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Design-for-testability for continuous-flow microfluidic biochips", "pub_year": "2018", "citation": "2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC), 1-6, 2018"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:GtLg2Ama23sC", "num_citations": 10, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10717536219300303871", "cites_id": ["10717536219300303871"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Where formal verification can help in functional safety analysis", "pub_year": "2016", "citation": "2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-8, 2016"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:nrtMV_XWKgEC", "num_citations": 10, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9312041641826540587", "cites_id": ["9312041641826540587"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Special session: How secure are PUFs really? On the reach and limits of recent PUF attacks", "pub_year": "2014", "citation": "2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-4, 2014"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:bKqednn6t2AC", "num_citations": 10, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16642297394190141819", "cites_id": ["16642297394190141819"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Aging-aware timing analysis of combinatorial circuits on gate level", "pub_year": "2010", "citation": "IT-Information Technology 52 (4), 181-187, 2010"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:TFP_iSt0sucC", "num_citations": 10, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12596821756597054417", "cites_id": ["12596821756597054417"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Fast and waveform independent characterization of current source models", "pub_year": "2009", "citation": "2009 IEEE Behavioral Modeling and Simulation Workshop, 90-95, 2009"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:aqlVkmm33-oC", "num_citations": 10, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3329929028328299007", "cites_id": ["3329929028328299007"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "PathDriver: A path-driven architectural synthesis flow for continuous-flow microfluidic biochips", "pub_year": "2020", "citation": "2020 IEEE/ACM International Conference On Computer Aided Design (ICCAD), 1-8, 2020"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:48xauSegjOkC", "num_citations": 9, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5194083865942980475", "cites_id": ["5194083865942980475"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Cloud columba: Accessible design automation platform for production and inspiration", "pub_year": "2019", "citation": "2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-6, 2019"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:OP4eGU-M3BUC", "num_citations": 9, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14754080590519429623", "cites_id": ["14754080590519429623"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "ETISS-ML: a multi-level instruction set simulator with rtl-level fault injection support for the evaluation of cross-layer resiliency techniques", "pub_year": "2018", "citation": "2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), 609-612, 2018"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:kh2fBNsKQNwC", "num_citations": 9, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13924714504793535668", "cites_id": ["13924714504793535668"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "From process variations to reliability: A survey of timing of digital circuits in the nanometer era", "pub_year": "2018", "citation": "IPSJ Transactions on System LSI Design Methodology 11, 2-15, 2018"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:FPJr55Dyh1AC", "num_citations": 9, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17493879249578074164", "cites_id": ["17493879249578074164"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Probabilistic standard cell modeling considering non-Gaussian parameters and correlations", "pub_year": "2014", "citation": "2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-4, 2014"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:70eg2SAEIzsC", "num_citations": 9, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2506727959618671333", "cites_id": ["2506727959618671333"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Ultra-low-power design: Device and logic design approaches", "pub_year": "2004", "citation": "Ultra Low-Power Electronics and Design, 1-20, 2004"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:L8Ckcad2t8MC", "num_citations": 9, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18250730221112888927", "cites_id": ["18250730221112888927"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Block-flushing: A block-based washing algorithm for programmable microfluidic devices", "pub_year": "2019", "citation": "2019 Design, Automation & Test in Europe Conference & Exhibition (DATE \u2026, 2019"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:fFSKOagxvKUC", "num_citations": 8, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12343744470866049565", "cites_id": ["12343744470866049565"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Graph-grammar-based IP-integration (GRIP)\u2014An EDA tool for software-defined SoCs", "pub_year": "2018", "citation": "ACM Transactions on Design Automation of Electronic Systems (TODAES) 23 (3 \u2026, 2018"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:YohjEiUPhakC", "num_citations": 8, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=530623846087369080", "cites_id": ["530623846087369080"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Fault-tolerant valve-based microfluidic routing fabric for droplet barcoding in single-cell analysis", "pub_year": "2018", "citation": "2018 Design, Automation & Test in Europe Conference & Exhibition (DATE \u2026, 2018"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:MLfJN-KU85MC", "num_citations": 8, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2887275410051096978", "cites_id": ["2887275410051096978"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Generative Adversarial Network Based Scalable On-chip Noise Sensor Placement", "pub_year": "2017", "citation": "System-on-Chip-Conference (SOCC), 2017 30th IEEE International, 239-242, 2017"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:k8Z6L05lTy4C", "num_citations": 8, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1108984026829143086", "cites_id": ["1108984026829143086"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Emulation of an ASIC power and temperature monitoring system (eTPMon) for FPGA prototyping", "pub_year": "2017", "citation": "Microprocessors and Microsystems 50, 90-101, 2017"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:Z5m8FVwuT1cC", "num_citations": 8, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8346520113989473095", "cites_id": ["8346520113989473095"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Robustness validation of integrated circuits and systems", "pub_year": "2012", "citation": "2012 4th Asia Symposium on Quality Electronic Design (ASQED), 145-154, 2012"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:iH-uZ7U-co4C", "num_citations": 8, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6191777907984050580", "cites_id": ["6191777907984050580"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Removal of unnecessary context switches from the SystemC simulation kernel for fast VP simulation", "pub_year": "2011", "citation": "2011 International Conference on Embedded Computer Systems: Architectures \u2026, 2011"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:rO6llkc54NcC", "num_citations": 8, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12102258768590683811", "cites_id": ["12102258768590683811"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Fast statistical timing analysis of latch-controlled circuits for arbitrary clock periods", "pub_year": "2010", "citation": "2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 524-531, 2010"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:r0BpntZqJG4C", "num_citations": 8, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5775716775026505434", "cites_id": ["5775716775026505434"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Optimization of sc \u03c3\u03b4 modulators based on worst-case-aware Pareto-optimal fronts", "pub_year": "2007", "citation": "2007 IEEE Custom Integrated Circuits Conference, 607-610, 2007"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:R3hNpaxXUhUC", "num_citations": 8, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7581556853026305037", "cites_id": ["7581556853026305037"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Maximizing the communication parallelism for wavelength-routed optical networks-on-chips", "pub_year": "2020", "citation": "2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC), 109-114, 2020"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:u-coK7KVo8oC", "num_citations": 7, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11904605590823130136", "cites_id": ["11904605590823130136"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Overview of 2019 CAD Contest at ICCAD", "pub_year": "2019", "citation": "2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-2, 2019"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:gVv57TyPmFsC", "num_citations": 7, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17234730293233617146", "cites_id": ["17234730293233617146"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Thermal-aware placement and routing for 3d optical networks-on-chips", "pub_year": "2018", "citation": "2018 IEEE International Symposium on Circuits and Systems (ISCAS), 1-4, 2018"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:5qfkUJPXOUwC", "num_citations": 7, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=574861239610923984", "cites_id": ["574861239610923984"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Runtime adaptation of application execution under thermal and power constraints in massively parallel processor arrays", "pub_year": "2015", "citation": "Proceedings of the 18th International Workshop on Software and Compilers for \u2026, 2015"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:WqliGbK-hY8C", "num_citations": 7, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1737803742552229396", "cites_id": ["1737803742552229396"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "ILP-based Alleviation of Dense Meander Segments with Prioritized Shifting and Progressive Fixing in PCB Routing", "pub_year": "2015", "citation": "Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions \u2026, 2015"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:AXPGKjj_ei8C", "num_citations": 7, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18375568044897218208", "cites_id": ["18375568044897218208"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Analysis of aging mitigation techniques for digital circuits considering recovery effects", "pub_year": "2013", "citation": "edaWorkshop, 2013"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:9ZlFYXVOiuMC", "num_citations": 7, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17009153155668966233", "cites_id": ["17009153155668966233"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs", "pub_year": "2013", "citation": "2013 Seventh IEEE/ACM International Symposium on Networks-on-Chip (NoCS), 1-7, 2013"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:g5m5HwL7SMYC", "num_citations": 7, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5767043957372441013", "cites_id": ["5767043957372441013"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A virtual prototyping platform for real-time systems with a case study for a two-wheeled robot", "pub_year": "2013", "citation": "2013 Design, Automation & Test in Europe Conference & Exhibition (DATE \u2026, 2013"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:J_g5lzvAfSwC", "num_citations": 7, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16847760851188607501", "cites_id": ["16847760851188607501"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Statistical timing analysis for latch-controlled circuits with reduced iterations and graph transformations", "pub_year": "2012", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2012"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:4fKUyHm3Qg0C", "num_citations": 7, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11627111015445176064", "cites_id": ["11627111015445176064"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Robustheit nanoelektronischer Schaltungen und Systeme", "pub_year": "2010", "citation": "Zuverl\u00e4ssigkeit und Entwurf 4, 2010"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:HDshCWvjkbEC", "num_citations": 7, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2250250217667888760", "cites_id": ["2250250217667888760"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Method for security purposes", "pub_year": "2009", "citation": "Patent Submitted to the European Patent Authorities, Patents: WO 2010105994 A2, 2009"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:HtS1dXgVpQUC", "num_citations": 7, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5187327711016323536", "cites_id": ["5187327711016323536"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A random and pseudo-gradient approach for analog circuit sizing with non-uniformly discretized parameters", "pub_year": "2008", "citation": "2008 IEEE International Conference on Computer Design, 188-193, 2008"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:qUcmZB5y_30C", "num_citations": 7, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1358594199704273277", "cites_id": ["1358594199704273277"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Machine Learning based Performance Prediction of Microcontrollers using Speed Monitors", "pub_year": "2020", "citation": "2020 IEEE International Test Conference (ITC), 1-5, 2020"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:v1_lew4L6wgC", "num_citations": 6, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1727438595172036572", "cites_id": ["1727438595172036572"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Predicting memory compiler performance outputs using feed-forward neural networks", "pub_year": "2020", "citation": "ACM Transactions on Design Automation of Electronic Systems (TODAES) 25 (5 \u2026, 2020"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:4X0JR2_MtJMC", "num_citations": 6, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12174927278742453338", "cites_id": ["12174927278742453338"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "TimingCamouflage+: Netlist security enhancement with unconventional timing", "pub_year": "2020", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2020"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:LgRImbQfgY4C", "num_citations": 6, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17277893041355445722", "cites_id": ["17277893041355445722"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "ACCESS: HW/SW co-equivalence checking for firmware optimization", "pub_year": "2019", "citation": "2019 56th ACM/IEEE Design Automation Conference (DAC), 1-6, 2019"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:HeT0ZceujKMC", "num_citations": 6, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4680405767295790256", "cites_id": ["4680405767295790256"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Integrated control-fluidic codesign methodology for paper-based digital microfluidic biochips", "pub_year": "2019", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2019"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:cWzG1nlazyYC", "num_citations": 6, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=139537343040703325", "cites_id": ["139537343040703325"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Synthesis of reconfigurable flow-based biochips for scalable single-cell screening", "pub_year": "2018", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2018"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:LI9QrySNdTsC", "num_citations": 6, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14502544408890176501", "cites_id": ["14502544408890176501"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Emulation of an ASIC power, temperature and aging monitor system for FPGA prototyping", "pub_year": "2018", "citation": "2018 IEEE 24th International Symposium on On-Line Testing And Robust System \u2026, 2018"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:6ZxmRoH8BuwC", "num_citations": 6, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1238356872345219048", "cites_id": ["1238356872345219048"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Fault injection for test-driven development of robust SoC firmware", "pub_year": "2017", "citation": "ACM Transactions on Embedded Computing Systems (TECS) 17 (1), 1-26, 2017"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:-FonjvnnhkoC", "num_citations": 6, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10419944255774500187", "cites_id": ["10419944255774500187"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Embedded software reliability testing by unit-level fault injection", "pub_year": "2016", "citation": "2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC), 410-416, 2016"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:umqufdRvDiIC", "num_citations": 6, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3900147068078320851", "cites_id": ["3900147068078320851"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Symbolic fault modeling and model counting for the identification of critical gates in digital circuits", "pub_year": "2015", "citation": "ZuE 2015; 8. GMM/ITG/GI-Symposium Reliability by Design, 1-8, 2015"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:tH6gc1N1XXoC", "num_citations": 6, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2604122422120494240", "cites_id": ["2604122422120494240"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Robustness measurement of integrated circuits and its adaptation to aging effects", "pub_year": "2014", "citation": "Microelectronics Reliability 54 (6-7), 1058-1065, 2014"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:l7t_Zn2s7bgC", "num_citations": 6, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9896997073677186686", "cites_id": ["9896997073677186686"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Automated construction of a cycle-approximate transaction level model of a memory controller", "pub_year": "2012", "citation": "2012 Design, Automation & Test in Europe Conference & Exhibition (DATE \u2026, 2012"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:WbkHhVStYXYC", "num_citations": 6, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8367613533296133241", "cites_id": ["8367613533296133241"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "BigIntegr: One-pass architectural synthesis for continuous-flow microfluidic lab-on-a-chip systems", "pub_year": "2021", "citation": "2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD), 1-8, 2021"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:Br1UauaknNIC", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7624838105488895294", "cites_id": ["7624838105488895294"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Portable all-in-one automated microfluidic system (PAMICON) with 3D-printed chip using novel fluid control mechanism", "pub_year": "2021", "citation": "Scientific Reports 11 (1), 1-10, 2021"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:owLR8QvbtFgC", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1300571690356168765", "cites_id": ["1300571690356168765"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Energy-aware designs of ferroelectric ternary content addressable memory", "pub_year": "2021", "citation": "2021 Design, Automation & Test in Europe Conference & Exhibition (DATE \u2026, 2021"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:IaI1MmNe2tcC", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5166150261647920901", "cites_id": ["5166150261647920901"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Machine learning approaches for efficient design space exploration of application-specific NoCs", "pub_year": "2020", "citation": "ACM Transactions on Design Automation of Electronic Systems (TODAES) 25 (5 \u2026, 2020"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:QD3KBmkZPeQC", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11462016648159101034", "cites_id": ["11462016648159101034"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "VOM: Flow-path validation and control-sequence optimization for multilayered continuous-flow microfluidic biochips", "pub_year": "2019", "citation": "2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-8, 2019"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:nZcligLrVowC", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=244463336447329037", "cites_id": ["244463336447329037"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Application of Machine Learning Methods in Post-Silicon Yield Improvement", "pub_year": "2017", "citation": "System-on-Chip-Conference (SOCC), 2017 30th IEEE International, 243-246, 2017"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:kz9GbA2Ns4gC", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10229637533214068730", "cites_id": ["10229637533214068730"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "20nm FinFET-based SRAM cell: Impact of variability and design choices on performance characteristics", "pub_year": "2017", "citation": "2017 14th International Conference on Synthesis, Modeling, Analysis and \u2026, 2017"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:TIZ-Mc8IlK0C", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4733875390661954298", "cites_id": ["4733875390661954298"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Emulation of an ASIC power and temperature monitor system for FPGA prototyping", "pub_year": "2015", "citation": "2015 10th International Symposium on Reconfigurable Communication-centric \u2026, 2015"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:N5tVd3kTz84C", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14780060502644722890", "cites_id": ["14780060502644722890"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Deterministic Analog Placement by Enhanced Shape Functions", "pub_year": "2011", "citation": "Analog Layout Synthesis--A Survey of Topological Approaches, 95 - 145, 2011"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:bEWYMUwI8FkC", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12533911943615168695", "cites_id": ["12533911943615168695"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "White-Box Current Source Modeling Including Parameter Variation and Its Application in Timing Simulation", "pub_year": "2010", "citation": "International Workshop on Power and Timing Modeling, Optimization and \u2026, 2010"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:TQgYirikUcIC", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=366959726037028470", "cites_id": ["366959726037028470"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Aging model for timing analysis at register-transfer-level", "pub_year": "2010", "citation": "ACM/IEEE international workshop on timing issues in the specification and \u2026, 2010"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:VaXvl8Fpj5cC", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1063537735630870235", "cites_id": ["1063537735630870235"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Timing model extraction for sequential circuits considering process variations", "pub_year": "2009", "citation": "2009 IEEE/ACM International Conference on Computer-Aided Design-Digest of \u2026, 2009"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:hMod-77fHWUC", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5578397187425833803", "cites_id": ["5578397187425833803"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Static timing model extraction for combinational circuits", "pub_year": "2008", "citation": "International Workshop on Power and Timing Modeling, Optimization and \u2026, 2008"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:RYcK_YlVTxYC", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3757877734113733442", "cites_id": ["3757877734113733442"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Fast evaluation of analog circuit structures by polytopal approximations", "pub_year": "2006", "citation": "2006 IEEE International Symposium on Circuits and Systems, 4 pp., 2006"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:e5wmG9Sq2KIC", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10324128928810279293", "cites_id": ["10324128928810279293"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Fast technology mapping for multiplexor-based Architecture with Area/delay Tradeoff", "pub_year": "1993", "citation": "1993 European Conference on Design Automation with the European Event in \u2026, 1993"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:isC4tDSrTZIC", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13395956005393503876", "cites_id": ["13395956005393503876"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Goal orientated slicing enumeration through shape function clipping", "pub_year": "1991", "citation": "Proceedings of the European Conference on Design Automation., 361-365, 1991"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:7PzlFSSx8tAC", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4244074867899183229", "cites_id": ["4244074867899183229"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Bayesian inference based robust computing on memristor crossbar", "pub_year": "2021", "citation": "2021 58th ACM/IEEE Design Automation Conference (DAC), 121-126, 2021"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:L1USKYWJimsC", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13974638032560305210", "cites_id": ["13974638032560305210"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "PathDriver+: Enhanced path-driven architecture design for flow-based microfluidic biochips", "pub_year": "2021", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:kw52XkFRtyQC", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7730435380739797440", "cites_id": ["7730435380739797440"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Partial sharing neural networks for multi-target regression on power and performance of embedded memories", "pub_year": "2020", "citation": "2020 ACM/IEEE 2nd Workshop on Machine Learning for CAD (MLCAD), 123-128, 2020"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:otzGkya1bYkC", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15010536259669042459", "cites_id": ["15010536259669042459"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A pulse-width modulation neuron with continuous activation for processing-in-memory engines", "pub_year": "2020", "citation": "2020 Design, Automation & Test in Europe Conference & Exhibition (DATE \u2026, 2020"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:Ak0FvsSvgGUC", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10248410463407867862", "cites_id": ["10248410463407867862"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Electronic design automation for increased robustness in inkjet-printed electronics", "pub_year": "2019", "citation": "Flexible and Printed Electronics 4 (4), 045002, 2019"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:_OXeSy2IsFwC", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5086561173903504030", "cites_id": ["5086561173903504030"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Driver generation for IoT nodes with optimization of the hardware/software interface", "pub_year": "2019", "citation": "IEEE Embedded Systems Letters 12 (2), 66-69, 2019"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:ZzlSgRqYykMC", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7474717838187783534", "cites_id": ["7474717838187783534"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Cross-layer resilience: Challenges, insights, and the road ahead", "pub_year": "2019", "citation": "Proceedings of the 56th Annual Design Automation Conference 2019, 1-4, 2019"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:yqoGN6RLRZoC", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16913173542971389395", "cites_id": ["16913173542971389395"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Sram design exploration with integrated application-aware aging analysis", "pub_year": "2019", "citation": "2019 Design, Automation & Test in Europe Conference & Exhibition (DATE \u2026, 2019"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:OR75R8vi5nAC", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6371369626604362223", "cites_id": ["6371369626604362223"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Automated Phase-Noise-Aware Design of RF Clock Distribution Circuits", "pub_year": "2018", "citation": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 26 (11 \u2026, 2018"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:sNmaIFBj_lkC", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9573852436920145821", "cites_id": ["9573852436920145821"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Efficient spanning-tree-based test pattern generation for programmable microfluidic devices", "pub_year": "2018", "citation": "Microelectronics Journal 79, 38-45, 2018"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:HtEfBTGE9r8C", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=974569065951886494", "cites_id": ["974569065951886494"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Efficient fault injection for embedded systems: as fast as possible but as accurate as necessary", "pub_year": "2018", "citation": "2018 IEEE 24th International Symposium on On-Line Testing And Robust System \u2026, 2018"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:_5tno0g5mFcC", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3924435653960042367", "cites_id": ["3924435653960042367"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Frontiers of timing", "pub_year": "2017", "citation": "2017 ACM/IEEE International Workshop on System Level Interconnect Prediction \u2026, 2017"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:tYavs44e6CUC", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4065310970868336162", "cites_id": ["4065310970868336162"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Dark silicon management: an integrated and coordinated cross-layer approach", "pub_year": "2016", "citation": "it-Information Technology 58 (6), 297-307, 2016"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:XD-gHx7UXLsC", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8566291766263881874", "cites_id": ["8566291766263881874"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Safety evaluation based on virtual prototypes: fault injection with multi-level processor models", "pub_year": "2016", "citation": "2016 International Symposium on Integrated Circuits (ISIC), 1-2, 2016"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:AvfA0Oy_GE0C", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4970107865854611183", "cites_id": ["4970107865854611183"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "An efficient two-phase ILP-based algorithm for precise CMOS RFIC layout generation", "pub_year": "2016", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2016"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:zLWjf1WUPmwC", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14965820503238023750", "cites_id": ["14965820503238023750"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "On the measurement of power grid robustness under load uncertainties", "pub_year": "2016", "citation": "2016 IEEE International Conference on Smart Grid Communications \u2026, 2016"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:epqYDVWIO7EC", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14370481326191018087", "cites_id": ["14370481326191018087"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Application-aware cross-layer reliability analysis and optimization", "pub_year": "2015", "citation": "it-Information Technology 57 (3), 159-169, 2015"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:SdhP9T11ey4C", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18374756157334914843", "cites_id": ["18374756157334914843"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "GRIP: Grammar-based IP integration and packaging for acceleration-rich SoC designs", "pub_year": "2015", "citation": "Proceedings of the 52nd Annual Design Automation Conference, 1-6, 2015"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:eq2jaN3J8jMC", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9329548755099619973", "cites_id": ["9329548755099619973"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Post-route alleviation of dense meander segments in high-performance printed circuit boards", "pub_year": "2013", "citation": "2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 713-720, 2013"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:mvPsJ3kp5DgC", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16560895507758126353", "cites_id": ["16560895507758126353"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Program-aware circuit level timing analysis", "pub_year": "2011", "citation": "2011 International Symposium on Integrated Circuits, 102-105, 2011"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:4JMBOYKVnBMC", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2606415414615418970", "cites_id": ["2606415414615418970"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Variational waveform propagation for accurate statistical timing analysis", "pub_year": "2008", "citation": "ACM/IEEE International Workshop on Timing Issues in the Specification and \u2026, 2008"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:EYYDruWGBe4C", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17876399163332772360", "cites_id": ["17876399163332772360"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "An FPGA-based Approach to Evaluate Thermal and Resource Management Strategies of Many-core Processors", "pub_year": "2022", "citation": "ACM Transactions on Architecture and Code Optimization (TACO) 19 (3), 1-24, 2022"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:DBa1UEJaJKAC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16157722024905513340", "cites_id": ["16157722024905513340"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Reliable memristor-based neuromorphic design using variation-and defect-aware training", "pub_year": "2021", "citation": "2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD), 1-9, 2021"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:yxmsSjX2EkcC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5300604581523964885", "cites_id": ["5300604581523964885"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Exploiting Active Learning for Microcontroller Performance Prediction", "pub_year": "2021", "citation": "2021 IEEE European Test Symposium (ETS), 1-4, 2021"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:7BrZ7Jt4UNcC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5297037640852691502", "cites_id": ["5297037640852691502"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Light: A scalable and efficient wavelength-routed optical networks-on-chip topology", "pub_year": "2021", "citation": "2021 26th Asia and South Pacific Design Automation Conference (ASP-DAC), 568-573, 2021"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:ALROH1vI_8AC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1946172748992813150", "cites_id": ["1946172748992813150"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A distributed hardware monitoring system for runtime verification on multi-tile MPSoCs", "pub_year": "2020", "citation": "ACM Transactions on Architecture and Code Optimization (TACO) 18 (1), 1-25, 2020"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:jgBuDB5drN8C", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10547454419021886316", "cites_id": ["10547454419021886316"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "PSION 2: Optimizing Physical Layout of Wavelength-Routed ONoCs for Laser Power Reduction", "pub_year": "2020", "citation": "2020 IEEE/ACM International Conference On Computer Aided Design (ICCAD), 1-9, 2020"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:wMgC3FpKEyYC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=260026047032270680", "cites_id": ["260026047032270680"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Reliable and robust RRAM-based neuromorphic computing", "pub_year": "2020", "citation": "Proceedings of the 2020 on Great Lakes Symposium on VLSI, 33-38, 2020"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:jL-93Qbq4QoC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4719561976447754873", "cites_id": ["4719561976447754873"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Transport-free module binding for sample preparation using microfluidic fully programmable valve arrays", "pub_year": "2020", "citation": "2020 Design, Automation & Test in Europe Conference & Exhibition (DATE \u2026, 2020"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:PVgj2kMGcgYC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7434126228881323906", "cites_id": ["7434126228881323906"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Test generation for flow-based microfluidic biochips with general architectures", "pub_year": "2019", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2019"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:Aul-kAQHnToC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16416017725161541847", "cites_id": ["16416017725161541847"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Fault localization in programmable microfluidic devices", "pub_year": "2019", "citation": "2019 Design, Automation & Test in Europe Conference & Exhibition (DATE \u2026, 2019"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:yMeIxYmEMEAC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13934376661435800388", "cites_id": ["13934376661435800388"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Wavefront-MCTS: Multi-objective design space exploration of NoC architectures based on Monte Carlo tree search", "pub_year": "2018", "citation": "2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-8, 2018"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:2VqYfGB8ITEC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10557010252781797644", "cites_id": ["10557010252781797644"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Fault injection at host-compiled level with static fault set reduction for SoC firmware robustness testing", "pub_year": "2016", "citation": "Proceedings of the Eleventh IEEE/ACM/IFIP International Conference on \u2026, 2016"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:9Nmd_mFXekcC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6655148774902364683", "cites_id": ["6655148774902364683"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Novel CMOS RFIC layout generation with concurrent device placement and fixed-length microstrip routing", "pub_year": "2016", "citation": "2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC), 1-6, 2016"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:j8SEvjWlNXcC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9912642525469201056", "cites_id": ["9912642525469201056"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Reliability, adaptability and flexibility in timing: Buy a life insurance for your circuits", "pub_year": "2016", "citation": "2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC), 705-711, 2016"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:tKAzc9rXhukC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5386634350695848019", "cites_id": ["5386634350695848019"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Circuit Resilience Roadmap", "pub_year": "2015", "citation": "Circuit Design for Reliability, 121-143, 2015"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:5ugPr518TE4C", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12136780805165546830", "cites_id": ["12136780805165546830"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Characterization of Standard Cells", "pub_year": "2012", "citation": "Process Variations and Probabilistic Integrated Circuit Design, 2012"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:L7CI7m0gUJcC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18350096506356001851", "cites_id": ["18350096506356001851"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Reliability analysis of digital circuits considering intrinsic noise", "pub_year": "2011", "citation": "2011 3rd Asia Symposium on Quality Electronic Design (ASQED), 167-173, 2011"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:bFI3QPDXJZMC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1486852813694922121", "cites_id": ["1486852813694922121"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A free-shape router for analog and RF applications", "pub_year": "2009", "citation": "2009 European Conference on Circuit Theory and Design, 771-774, 2009"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:RGFaLdJalmkC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14921197930628219027", "cites_id": ["14921197930628219027"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Analyse und Untersuchung der Quantisierungseffekte beim Goertzel-Filter", "pub_year": "2009", "citation": "Advances in Radio Science 7 (C. 2), 73-81, 2009"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:tS2w5q8j5-wC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11336852212666644973", "cites_id": ["11336852212666644973"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Ferroelectric ternary content addressable memories for energy efficient associative search", "pub_year": "2022", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2022"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:-jrNzM816MMC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=555157079372671596", "cites_id": ["555157079372671596"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "MiniControl 2.0: Co-Synthesis of Flow and Control Layers for Microfluidic Biochips with Strictly Constrained Control Ports", "pub_year": "2022", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2022"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:q-HalDI95KYC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2326760328282092897", "cites_id": ["2326760328282092897"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "An Efficient Programming Framework for Memristor-based Neuromorphic Computing", "pub_year": "2021", "citation": "2021 Design, Automation & Test in Europe Conference & Exhibition (DATE \u2026, 2021"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:FiytvqdAVhgC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6899062774029681347", "cites_id": ["6899062774029681347"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Runtime monitoring of inter-and intra-thread requirements on embedded MPSoCs", "pub_year": "2020", "citation": "2020 33rd International Conference on VLSI Design and 2020 19th \u2026, 2020"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:0CzhzZyukY4C", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16228992573088539643", "cites_id": ["16228992573088539643"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Automatic Design of Microfluidic Devices: An Overview of Platforms and Corresponding Design Tasks", "pub_year": "2020", "citation": "Languages, Design Methods, and Tools for Electronic System Design, 71-87, 2020"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:LhH-TYMQEocC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16030084975670564335", "cites_id": ["16030084975670564335"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "MAGIC: A Wear-leveling Circuitry to Mitigate Aging Effects in Sense Amplifiers of SRAMs", "pub_year": "2019", "citation": "2019 17th IEEE International New Circuits and Systems Conference (NEWCAS), 1-4, 2019"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:BJbdYPG6LGMC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6716388570768582564", "cites_id": ["6716388570768582564"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "An efficient fault-tolerant valve-based microfluidic routing fabric for droplet barcoding in single-cell analysis", "pub_year": "2018", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2018"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:dBIO0h50nwkC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5822291743709121722", "cites_id": ["5822291743709121722"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Automated Redirection of Hardware Accesses for Host-Compiled Software Simulation", "pub_year": "2018", "citation": "2018 Forum on Specification & Design Languages (FDL), 5-16, 2018"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:mlAyqtXpCwEC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14606493713792430112", "cites_id": ["14606493713792430112"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Timing with Virtual Signal Synchronization for Circuit Performance and Netlist Security", "pub_year": "2018", "citation": "2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 715-718, 2018"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:4hFrxpcac9AC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13795947770783161904", "cites_id": ["13795947770783161904"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Methodology for automated phase noise minimization in RF circuit interconnect trees", "pub_year": "2017", "citation": "2017 IEEE International Symposium on Circuits and Systems (ISCAS), 1-4, 2017"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:gsN89kCJA0AC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2824449013262072847", "cites_id": ["2824449013262072847"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A method for phase noise analysis of RF circuits", "pub_year": "2017", "citation": "Proceedings of the on Great Lakes Symposium on VLSI 2017, 227-231, 2017"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:BwyfMAYsbu0C", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14395382714205561627", "cites_id": ["14395382714205561627"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Model-based framework for networks-on-chip design space exploration", "pub_year": "2017", "citation": "Proceedings of the 2nd International Workshop on Advanced Interconnect \u2026, 2017"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:hMsQuOkrut0C", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11893807948111608777", "cites_id": ["11893807948111608777"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Fully synthesized time-to-digital converter for cellular transceivers", "pub_year": "2016", "citation": "2016 Second International Conference on Event-based Control, Communication \u2026, 2016"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:uc_IGeMz5qoC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9898220287257762844", "cites_id": ["9898220287257762844"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Hardware-accelerated software library drivers generation for IP-centric SoC designs", "pub_year": "2016", "citation": "Proceedings of the 26th edition on Great Lakes Symposium on VLSI, 287-292, 2016"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:35r97b3x0nAC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1110126786143382340", "cites_id": ["1110126786143382340"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A cross-layer approach to measure the robustness of integrated circuits", "pub_year": "2015", "citation": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 12 (3), 1-22, 2015"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:ZuybSZzF8UAC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12339080309095596554", "cites_id": ["12339080309095596554"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Post-route refinement for high-frequency pcbs considering meander segment alleviation", "pub_year": "2013", "citation": "Proceedings of the 23rd ACM international conference on Great lakes \u2026, 2013"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:kRWSkSYxWN8C", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16794027767531711168", "cites_id": ["16794027767531711168"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Iterative timing analysis considering interdependency of setup and hold times", "pub_year": "2011", "citation": "International Workshop on Power and Timing Modeling, Optimization and \u2026, 2011"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:SeFeTyx0c_EC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6837790853393996094", "cites_id": ["6837790853393996094"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "SWAT: simulator for waveform-accurate timing including parameter variations and transistor aging", "pub_year": "2011", "citation": "International Workshop on Power and Timing Modeling, Optimization and \u2026, 2011"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:ns9cj8rnVeAC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13801309137540409182", "cites_id": ["13801309137540409182"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Analog/Mixed-Signal (AMS) Design", "pub_year": "2011", "citation": "NANO-TEC workshop 1, 2011"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:4xDN1ZYqzskC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15211144697603440048", "cites_id": ["15211144697603440048"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Timing modeling of flipflops considering aging effects", "pub_year": "2011", "citation": "Integrated Circuit and System Design. Power and Timing Modeling \u2026, 2011"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:M05iB0D1s5AC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3782198159115734210", "cites_id": ["3782198159115734210"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Characterization and implementation of nonlinear logic cell models for analog circuit simulation", "pub_year": "2009", "citation": "Proceedings of the 2009 12th International Symposium on Integrated Circuits \u2026, 2009"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:NMxIlDl6LWMC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7821178907273092337", "cites_id": ["7821178907273092337"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Alterungsanalyse digitaler Schaltungen auf Gatterebene", "pub_year": "2009", "citation": "Tagungsband \u201eZuverl\u00e4ssigkeit und Entwurf \u201c, 2009"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:RHpTSmoSYBkC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2471129677481767042", "cites_id": ["2471129677481767042"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Genauere Laufzeitanalyse digitaler Schaltungen durch Ber\u00fccksichtigung statistischer Schwankungen der Signalformen", "pub_year": "2008", "citation": "edaWorkshop, 2008"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:lSLTfruPkqcC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=44635964899464067", "cites_id": ["44635964899464067"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Transfer system models of logic gates for waveform-based timing analysis", "pub_year": "2008", "citation": "Proceedings SM^ 2ACD'08, 247-252, 2008"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:kzcrU_BdoSEC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7916370849836699343", "cites_id": ["7916370849836699343"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "EDA", "pub_year": "2004", "citation": ""}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:FAceZFleit8C", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5590080479481630854", "cites_id": ["5590080479481630854"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Systems are made from transistors: UDSM technology creates new challenges for library and IC development", "pub_year": "2002", "citation": "Proceedings Euromicro Symposium on Digital System Design. Architectures \u2026, 2002"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:yD5IFk8b50cC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16537089898725543392", "cites_id": ["16537089898725543392"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Energy efficient data search design and optimization based on a compact ferroelectric FET content addressable memory", "pub_year": "2022", "citation": "Proceedings of the 59th ACM/IEEE Design Automation Conference, 751-756, 2022"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:sszUF3NjhM4C", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17029404558301362053", "cites_id": ["17029404558301362053"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Design Automation for Continuous-Flow Lab-on-a-Chip Systems: A One-Pass Paradigm", "pub_year": "2022", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2022"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:AXkvAH5U_nMC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14433422412918231143", "cites_id": ["14433422412918231143"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "ColoriSens: An open-source and low-cost portable color sensor board for microfluidic integration with wireless communication and fluorescence detection", "pub_year": "2022", "citation": "HardwareX 11, e00312, 2022"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:6_hjMsCP8ZoC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10016134699136711968", "cites_id": ["10016134699136711968"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Crosstalk-Aware Automatic Topology Customization and Optimization for Wavelength-Routed Optical NoCs", "pub_year": "2022", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2022"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:SjuI4pbJlxcC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3686925366044308034", "cites_id": ["3686925366044308034"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Differentially Evolving Memory Ensembles: Pareto Optimization based on Computational Intelligence for Embedded Memories on a System Level", "pub_year": "2022", "citation": "2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC), 506-512, 2022"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:wKETBy42zhYC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8526289677684175346", "cites_id": ["8526289677684175346"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A Scalable Design Flow for Performance Monitors Using Functional Path Ring Oscillators", "pub_year": "2021", "citation": "2021 IEEE International Test Conference (ITC), 299-303, 2021"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:XUvXOeBm_78C", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1059792812017229593", "cites_id": ["1059792812017229593"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "REPAIR: Control Flow Protection based on Register Pairing Updates for SW-Implemented HW Fault Tolerance", "pub_year": "2021", "citation": "ACM Transactions on Embedded Computing Systems (TECS) 20 (5s), 1-22, 2021"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:PYBJJbyH-FwC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1882447601813502360", "cites_id": ["1882447601813502360"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Learning based Memory Interference Prediction for Co-running Applications on Multi-Cores", "pub_year": "2021", "citation": "2021 ACM/IEEE 3rd Workshop on Machine Learning for CAD (MLCAD), 1-6, 2021"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:MhiOAD_qIWkC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15062688654247164290", "cites_id": ["15062688654247164290"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "FAST: A Fast Automatic Sweeping Topology Customization Method for Application-Specific Wavelength-Routed Optical NoCs", "pub_year": "2021", "citation": "2021 Design, Automation & Test in Europe Conference & Exhibition (DATE \u2026, 2021"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:CB2v5VPnA5kC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8208722519065972967", "cites_id": ["8208722519065972967"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Hardware-Software Codesign of Weight Reshaping and Systolic Array Multiplexing for Efficient CNNs", "pub_year": "2021", "citation": "2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), 667-672, 2021"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:1taIhTC69MYC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7805526620361496191", "cites_id": ["7805526620361496191"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Connection-based Processing-In-Memory Engine Design Based on Resistive Crossbars", "pub_year": "2021", "citation": "Proceedings of the 26th Asia and South Pacific Design Automation Conference \u2026, 2021"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:U4n9YNQMCAIC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15590111243514135132", "cites_id": ["15590111243514135132"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Robustness of neuromorphic computing with rram-based crossbars and optical neural networks", "pub_year": "2021", "citation": "Proceedings of the 26th Asia and South Pacific Design Automation Conference \u2026, 2021"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:zCSUwVk65WsC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5098729880331894359", "cites_id": ["5098729880331894359"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Feeding Hungry Models Less: Deep Transfer Learning for Embedded Memory PPA Models: Special Session", "pub_year": "2021", "citation": "2021 ACM/IEEE 3rd Workshop on Machine Learning for CAD (MLCAD), 1-6, 2021"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:7H_MAutzIkAC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9134852093311745027", "cites_id": ["9134852093311745027"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "RAP Model\u2014Enabling Cross-Layer Analysis and Optimization for System-on-Chip Resilience", "pub_year": "2021", "citation": "Dependable Embedded Systems, 1-27, 2021"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:1lhNe0rCu4AC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8219226193909485893", "cites_id": ["8219226193909485893"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Overview of 2020 CAD Contest at ICCAD", "pub_year": "2020", "citation": "Proceedings of the 39th International Conference on Computer-Aided Design, 1-3, 2020"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:CaZNVDsoPx4C", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4271213280510751670", "cites_id": ["4271213280510751670"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "TimingCamouflage+: Netlist Security Enhancement with Unconventional Timing (with Appendix)", "pub_year": "2020", "citation": "arXiv preprint arXiv:2003.00862, 2020"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:-7ulzOJl1JYC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17053317410666401442", "cites_id": ["17053317410666401442"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Investigating the Inherent Soft Error Resilience of Embedded Applications by Full-System Simulation", "pub_year": "2020", "citation": "2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC), 80-84, 2020"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:2tRrZ1ZAMYUC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14169826743305239561", "cites_id": ["14169826743305239561"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Automatic design of microfluidic devices", "pub_year": "2018", "citation": "2018 Forum on Specification & Design Languages (FDL), 5-16, 2018"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:DUooU5lO8OsC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=647545935720042547", "cites_id": ["647545935720042547"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Test generation for microfluidic fully programmable valve arrays (FPVAs) with heuristic acceleration", "pub_year": "2018", "citation": "2018 International Conference on IC Design & Technology (ICICDT), 97-100, 2018"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:0izLItjtcgwC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14249713878554164904", "cites_id": ["14249713878554164904"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Reliability-aware synthesis and fault test of fully programmable valve arrays (FPVAs)", "pub_year": "2017", "citation": "2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and \u2026, 2017"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:oNZyr7d5Mn4C", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4669357263402100987", "cites_id": ["4669357263402100987"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Efficient handling of the fault space in functional safety analysis utilizing formal methods", "pub_year": "2016", "citation": "2016 IFIP/IEEE International Conference on Very Large Scale Integration \u2026, 2016"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:EkHepimYqZsC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9844078284506588209", "cites_id": ["9844078284506588209"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Synthesis-based methodology for high-speed multi-modulus divider", "pub_year": "2016", "citation": "2016 13th International Conference on Synthesis, Modeling, Analysis and \u2026, 2016"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:z_wVstp3MssC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14326999935953690974", "cites_id": ["14326999935953690974"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Fehlerinjektion auf Unit-Ebene zur Robustheitsverifikation eingebetteter Software", "pub_year": "2016", "citation": "Proceedings of edaWorkshop 2016, 2016"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:URolC5Kub84C", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13294120242041980504", "cites_id": ["13294120242041980504"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "The next frontier in IC design: Determining (and optimizing) robustness and resilience of integrated circuits and systems", "pub_year": "2016", "citation": "2016 China Semiconductor Technology International Conference (CSTIC), 1-4, 2016"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:-_dYPAW6P2MC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8478816411633234758", "cites_id": ["8478816411633234758"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Hardware-Accelerated Software Libraries Drivers Generation for IP-Centric SoC Designs", "pub_year": "2016", "citation": "Great Lakes Symposium on VLSI (GLS-VLSI), 2016"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:DJbcl8HfkQkC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12743335732808805", "cites_id": ["12743335732808805"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Automation of FPGA performance monitoring and debugging Using IP-XACT and graph-grammars", "pub_year": "2015", "citation": "2015 International Conference on Synthesis, Modeling, Analysis and \u2026, 2015"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:PR6Y55bgFSsC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17757304788155917467", "cites_id": ["17757304788155917467"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "MWA Skew SRAM Based SIMPL Systems for Public-Key Physical Cryptography", "pub_year": "2015", "citation": "International Conference on Trust and Trustworthy Computing, 268-282, 2015"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:LjlpjdlvIbIC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14473652015292640622", "cites_id": ["14473652015292640622"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Temperature modeling and emulation of an ASIC temperature monitor system for Tightly-Coupled Processor Arrays (TCPAs)", "pub_year": "2014", "citation": "Advances in Radio Science 12 (D. 1), 103-109, 2014"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:bnK-pcrLprsC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3533113156993542872", "cites_id": ["3533113156993542872"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Emulated ASIC Power and Temperature Monitor System for FPGA Prototyping of an Invasive MPSoC Computing Architecture", "pub_year": "2014", "citation": "arXiv preprint arXiv:1405.2909, 2014"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:738O_yMBCRsC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9539927617165789171", "cites_id": ["9539927617165789171"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Application of Dempster-Shafer Theory to task mapping under epistemic uncertainty", "pub_year": "2013", "citation": "2013 IEEE International Systems Conference (SysCon), 536-541, 2013"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:p2g8aNsByqUC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7179705525576154337", "cites_id": ["7179705525576154337"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Methods of Parameter Variations", "pub_year": "2012", "citation": "Process Variations and Probabilistic Integrated Circuit Design, 91-179, 2012"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:q3oQSFYPqjQC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16546887806939649038", "cites_id": ["16546887806939649038"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Examination of Process Parameter Variations", "pub_year": "2012", "citation": "Process Variations and Probabilistic Integrated Circuit Design, 69-89, 2012"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:xtRiw3GOFMkC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3483767222638174923", "cites_id": ["3483767222638174923"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Zuverl\u00e4ssigkeit digitaler Schaltungen unter Einfluss von intrinsischem Rauschen", "pub_year": "2011", "citation": "Advances in Radio Science 9 (D. 3), 273-280, 2011"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:artPoR2Yc-kC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11113940934403904105", "cites_id": ["11113940934403904105"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "An Approach toward Accurately Timed TLM+ for Embedded System Models", "pub_year": "2011", "citation": "edaWorkshop 11, 2011"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:UxriW0iASnsC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5505354818295077845", "cites_id": ["5505354818295077845"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Timing-Modell f\u00fcr Makrozellen zur Alterungsanalyse", "pub_year": "2010", "citation": "GMM-Fachbericht-Zuverl\u00e4ssigkeit und Entwurf, 2010"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:fPk4N6BV_jEC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15004176567107520647", "cites_id": ["15004176567107520647"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Automatische Generierung hierarchischer Platzierungsregeln f\u00fcr analoge integrierte Schaltungen", "pub_year": "2009", "citation": "GMM/GI/ITG-Fachtagung Zuverl\u00e4ssigkeit und Entwurf, VDE Verlag GmbH, 2009"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:zA6iFVUQeVQC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13001402838715505226", "cites_id": ["13001402838715505226"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Waveform-based Timing Analysis for Digital Circuits using Current Source Models and Model Order Reduction", "pub_year": "2009", "citation": "edaWorkshop, 19-24, 2009"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:2P1L_qKh6hAC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2611260658641405939", "cites_id": ["2611260658641405939"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A new bounding technique for handling arbitrary correlations in path-based SSTA", "pub_year": "2008", "citation": "International Workshop on Power and Timing Modeling, Optimization and \u2026, 2008"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:vV6vV6tmYwMC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14184326315573088442", "cites_id": ["14184326315573088442"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Optimierung analoger Schaltungen mit geordneten diskret ver\u00e4nderlichen Parametern", "pub_year": "2008", "citation": "10. GMM/ITG-Fachtagung Analog, 2008"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:g3aElNc5_aQC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6599518333434396992", "cites_id": ["6599518333434396992"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Integrated circuit design: dealing with variations", "pub_year": "2007", "citation": "PAMM 7 (1), 1070203-1070204, 2007"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:ldfaerwXgEUC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3453098784673368927", "cites_id": ["3453098784673368927"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Statistical timing analysis using weibull waveform modeling", "pub_year": "2007", "citation": "2007 International Symposium on Integrated Circuits, 369-372, 2007"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:ZHo1McVdvXMC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10689197093072699593", "cites_id": ["10689197093072699593"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Optimierung analoger Schaltungsblocke mittels Pareto-Wellenfront-Optimierung", "pub_year": "2006", "citation": "ITG FACHBERICHT 196, 33, 2006"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:u_35RYKgDlwC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16990185516683958671", "cites_id": ["16990185516683958671"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Schnelle Logiksynthese fuer FPGAs mit Optimierung des Zeitverhaltens", "pub_year": "1993", "citation": "ITG FACHBERICHT, 125-125, 1993"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:cFHS6HbyZ2cC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16273409862530955229", "cites_id": ["16273409862530955229"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "BRoCoM: A Bayesian Framework for Robust Computing on Memristor Crossbar", "pub_year": "2022", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2022"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:-95Q15plzcUC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Integrated Test Module Design for Microfluidic Large-Scale Integration", "pub_year": "2022", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2022"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:1DsIQWDZLl8C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Accurate Infinite-Order Crosstalk Calculation for Optical Networks-on-Chip", "pub_year": "2022", "citation": "Journal of Lightwave Technology, 2022"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:kWvqk_afx_IC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Microcontroller Performance Screening: Optimizing the Characterization in the Presence of Anomalous and Noisy Data", "pub_year": "2022", "citation": "2022 IEEE 28th International Symposium on On-Line Testing and Robust System \u2026, 2022"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:ce2CqMG-AY4C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "GNN-based concentration prediction for random microfluidic mixers", "pub_year": "2022", "citation": "Proceedings of the 59th ACM/IEEE Design Automation Conference, 763-768, 2022"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:mKu_rENv82IC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "PathDriver plus: Enhanced Path-Driven Architecture Design for Flow-Based Microfluidic Biochips", "pub_year": "2022", "citation": "IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND \u2026, 2022"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:OBSaB-F7qqsC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Application-aware aging analysis and mitigation for SRAM Design-for-Relability", "pub_year": "2022", "citation": "Microelectronics Reliability 134, 114548, 2022"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:jFemdcug13IC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "COMPAS: Compiler-assisted Software-implemented Hardware Fault Tolerance for RISC-V", "pub_year": "2022", "citation": "2022 11th Mediterranean Conference on Embedded Computing (MECO), 1-4, 2022"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:jE2MZjpN3IcC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Test, Reliability and Functional Safety Trends for Automotive System-on-Chip", "pub_year": "2022", "citation": "2022 IEEE European Test Symposium (ETS), 1-10, 2022"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:HGTzPopzzJcC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Reducing Routing Overhead by Self-Enabling Functional Path Ring Oscillators", "pub_year": "2022", "citation": "2022 IEEE European Test Symposium (ETS), 1-6, 2022"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:MAUkC_7iAq8C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Memory Utilization-Based Dynamic Bandwidth Regulation for Temporal Isolation in Multi-Cores", "pub_year": "2022", "citation": "2022 IEEE 28th Real-Time and Embedded Technology and Applications Symposium \u2026, 2022"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:1Ye0OR6EYb4C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Contamination-free switch design and synthesis for microfluidic large-scale integration", "pub_year": "2022", "citation": "2022 Design, Automation & Test in Europe Conference & Exhibition (DATE), 646-651, 2022"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:-mN3Mh-tlDkC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "VirtualSync+: Timing Optimization with Virtual Synchronization", "pub_year": "2022", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2022"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:rHJHxKgnXwkC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Device with Blockable/Un-Blockable Fluid Channels and Built-In Self-Test Equipment", "pub_year": "2022", "citation": "US Patent App. 17/369,587, 2022"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:6bLC7aUMtPcC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "SP2-Test, Reliability and Functional Safety Trends for Automotive System-on-Chip", "pub_year": "2022", "citation": ""}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:RoXSNcbkSzsC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Generation of Distributed Monitors and Run-Time Verification of Invasive Applications", "pub_year": "2022", "citation": "Teich/Henkel/Herkersdorf (Eds.), 229 -- 253, 2022"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:U_HPUtbDl20C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Invasive Computing", "pub_year": "2022", "citation": "FAU University Press, 2022"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:NDuN12AVoxsC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Training PPA Models for Embedded Memories on a Low Data Diet", "pub_year": "2022", "citation": "ACM Transactions on Design Automation of Electronic Systems (TODAES), 2022"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:PyEswDtIyv0C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Contamination-Aware Synthesis for Programmable Microfluidic Devices", "pub_year": "2021", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:prdVHNxh-e8C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Efficiency-Oriented Design Automation Methods for Wavelength-Routed Optical Network-on-Chip", "pub_year": "2021", "citation": "Silicon Photonics for High-Performance Computing and Beyond, 177-187, 2021"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:jU7OWUQzBzMC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Peripheral Circuitry Assisted Mapping Framework for Resistive Logic-In-Memory Computing", "pub_year": "2021", "citation": "2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD), 1-9, 2021"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:hsZV8lGYWTMC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "ToPro: A Topology Projector and Waveguide Router for Wavelength-Routed Optical Networks-on-Chip", "pub_year": "2021", "citation": "2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD), 1-9, 2021"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:WC23djZS0W4C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Manufacturing Cycle-Time Optimization Using Gaussian Drying Model for Inkjet-Printed Electronics", "pub_year": "2021", "citation": "2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD), 1-8, 2021"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:7wO8s98CvbsC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Relative-Scheduling-Based High-Level Synthesis for Flow-Based Microfluidic Biochips", "pub_year": "2021", "citation": "2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD), 1-9, 2021"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:WHdLCjDvYFkC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Report on First and Second ACM/IEEE Workshop on Machine Learning for CAD (MLCAD)", "pub_year": "2021", "citation": "IEEE Design & Test 38 (2), 97-99, 2021"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:LdasjJ6CEcoC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "RobustONoC: Fault-Tolerant Optical Networks-on-Chip with Path Backup and Signal Reflection", "pub_year": "2021", "citation": "2021 22nd International Symposium on Quality Electronic Design (ISQED), 67-72, 2021"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:PaBasH6fAo0C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Feeding hungry models less: Deep transfer learning for embedded memory ppa models", "pub_year": "2021", "citation": "MLCAD'21-Proceedings of the 2021 ACM/IEEE Workshop on Machine Learning for CAD, 2021"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:Dem6FJhTUoYC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Scalable Implementation of Functional Path Ring Oscillator for MCU Performance Screening", "pub_year": "2021", "citation": "33. GI/GMM/ITG Workshop Testmethoden und Zuverl\u00e4ssigkeit von Schaltungen und \u2026, 2021"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:LPtt_HFRSbwC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Automatic and Scalable Implementation Flow of Performance Monitors for Automotive MCU Using Functional Path Ring Oscillators", "pub_year": "2021", "citation": "Automotive Reliability and Test in Europe (ARTe) Workshop, 2021"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:3NQIlFlcGxIC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Ein tragbares, automatisiertes All-in-One-Mikrofluidiksystem mit 3D-gedrucktem Chip und neuartigem Fluidsteuerungsmechanismus", "pub_year": "2021", "citation": "VDE/VDI-GMM MikroSystemTechnik Kongress, 2021"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:1yWc8FF-_SYC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Cross-Layer Resilience Against Soft Errors: Key Insights", "pub_year": "2021", "citation": "Dependable Embedded Systems, 249-275, 2021"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:ubry08Y2EpUC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "MLCAD \u201820", "pub_year": "2020", "citation": ""}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:7Hz3ACDFbsoC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "TimingCamouflage+: Netlist Security Enhancement with Unconventional Timing (with Appendix)", "pub_year": "2020", "citation": "arXiv e-prints, arXiv: 2003.00862, 2020"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:KaMxkj08jr0C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Timing Resilience for Efficient and Secure Circuits", "pub_year": "2020", "citation": "2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC), 623-628, 2020"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:AHdEip9mkN0C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Dagstuhl Reports, Vol. 9, Issue 4 ISSN 2192-5283", "pub_year": "2019", "citation": ""}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:5MTHONV0fEkC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Firmware-driven Optimization of the Hardware/Software Interface for IoT Nodes", "pub_year": "2019", "citation": "Final Workshop Proceedings, 17, 2019"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:vDZJ-YLwNdEC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A Compact Model of Negative Bias Temperature Instability Suitable for Gate-Level Circuit Simulation", "pub_year": "2019", "citation": "20th International Symposium on Quality Electronic Design (ISQED), 76-80, 2019"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:ODE9OILHJdcC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Not Your Father\u2019s Timing Anymore \u2013 Novel Approaches to Timing of Digital Circuits", "pub_year": "2019", "citation": "China Semiconductor Technology International Conference CSTIC, 2019"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:a3BOlSfXSfwC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "SeRoHAL: generation of selectively robust hardware abstraction layers for efficient protection of mixed-criticality systems", "pub_year": "2019", "citation": "Proceedings of the 24th Asia and South Pacific Design Automation Conference \u2026, 2019"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:mNrWkgRL2YcC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Emerging Hardware Techniques and EDA Methodologies for Neuromorphic Computing (Dagstuhl Seminar 19152)", "pub_year": "2019", "citation": "Dagstuhl Reports 9 (4), 2019"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:Ehil0879vHcC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "An efficient fault-tolerant valve-based microfluidic routing fabric for single-cell analysis", "pub_year": "2018", "citation": "2018 IEEE 23rd European Test Symposium (ETS), 1-2, 2018"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:NXb4pA-qfm4C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Novel approaches to circuit timing", "pub_year": "2018", "citation": "2018 China Semiconductor Technology International Conference (CSTIC), 1-4, 2018"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:bz8QjSJIRt4C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "On enabling diagnosis for 1-Pin Test fails in an industrial flow", "pub_year": "2018", "citation": "2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC), 233-238, 2018"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:PVjk1bu6vJQC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Effizienter Verz\u00f6gerungstest zur Optimierung der Taktfrequenz einer Schaltung durch nach der Fertigung konfigurierbare Puffer", "pub_year": "2016", "citation": "Proceedings of edaWorkshop 2016, 2016"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:uWiczbcajpAC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "GRIP: Graph-Rewriting-Based IP-Integration-An EDA Tool for Software Defined SoC Design", "pub_year": "2016", "citation": "Design, Automation and Test in Europe (DATE) University Booth, 2016"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:a9-T7VOCCH8C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "On Improving Test Point Insertion using Fault Classification Results", "pub_year": "2016", "citation": "ITG/GMM/GI Testmethoden und Zuverl\u00e4ssigkeit von Schaltungen und Systemen, 2016"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:b1wdh0AR-JQC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Beyond GORDIAN and Kraftwerk: EDA Research at TUM", "pub_year": "2015", "citation": "Proceedings of the 2015 Symposium on International Symposium on Physical \u2026, 2015"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:Y5dfb0dijaUC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A Force-Directed Placement Algorithm for 3D Optical Networks-on-Chip", "pub_year": "2015", "citation": "International Workshop on Optical/Photonic Interconnects for Computing \u2026, 2015"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:8d8msizDQcsC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "C++ Processor Models for Accelerated Multi-level Error Effect Simulation", "pub_year": "2015", "citation": "edaWorkshop, 2015"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:Ug5p-4gJ2f0C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Design Automation for Microfluidic Biochips Considering Efficiency and Reliability", "pub_year": "2015", "citation": "MikroSystemTechnik Kongress, 2015"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:PoWvk5oyLR8C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Evaluation of circuit performance and configuration reduction considering post-silicon clock skew tuning", "pub_year": "2015", "citation": "edaWorkshop, 2015"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:SpbeaW3--B0C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Emulierung eines ASIC-Leistungsverbrauchs-und Temperaturmonitorsystems f\u00fcr FPGA-Prototyping eines ressourcengewahren Computersystems", "pub_year": "2014", "citation": "16. Workshop Analogschaltungen, 2014"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:XoXfffV-tXoC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A TSV-Property-aware Synthesis Method for Application-Specific 3D-NoCs Design", "pub_year": "2014", "citation": "Design Automation and Test in Europe (DATE), Friday Workshop on 3D Integration, 2014"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:ruyezt5ZtCIC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Evaluation of Sequential Circuit Resilience in Early Design Stages", "pub_year": "2014", "citation": "edaWorkshop 14, 2014"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:geHnlv5EZngC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Ein Platzier-und Verdrahtungsalgorithmus f\u00fcr Optische Networks-on-Chip zur Minimierung der Einf\u00fcged\u00e4mpfung", "pub_year": "2014", "citation": "edaWorkshop 14, 2014"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:OU6Ihb5iCvQC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Ein stochastisches Modell zur Beschreibung von Signalen in digitalen Schaltungen basierend auf quadratischer Optimierung", "pub_year": "2013", "citation": "Advances in Radio Science 11 (D. 1), 213-218, 2013"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:XiSMed-E-HIC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A stochastic Model for Describing Signals in digital Circuits based on quadratic Optimization", "pub_year": "2013", "citation": "ADVANCES IN RADIO SCIENCE 11, 213-218, 2013"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:9c2xU6iGI7YC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Iterative Refinement of Dense Meander Segments in High-Speed Printed Circuit Boards", "pub_year": "2013", "citation": "ITG-Fachbericht-Zuverl\u00e4ssigkeit und Entwurf, 2013"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:J-pR_7NvFogC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Modellierung und Evaluierung von Standardzellen in FinFET-Technologie", "pub_year": "2013", "citation": "ITG-Fachbericht-Zuverl\u00e4ssigkeit und Entwurf, 2013"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:D03iK_w7-QYC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Statistical Static Timing Analysis", "pub_year": "2012", "citation": "Process Variations and Probabilistic Integrated Circuit Design, 2012"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:q3CdL3IzO_QC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Aging Aware Timing Analysis of Digital Integrated Circuits for Varying Use Profiles", "pub_year": "2012", "citation": ""}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:foquWX3nUaYC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Mathematical Modeling of Process Variations", "pub_year": "2012", "citation": "Process Variations and Probabilistic Integrated Circuit Design, 2012"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:Dip1O2bNi0gC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Robustheitsvalidierung digitaler Schaltungen und Systeme mittels effizienter Alterungsanalyse", "pub_year": "2012", "citation": "edaWorkshop 12, 2012"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:NhqRSupF_l8C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Reliability of digital Circuits under the Influence of intrinsic Noise", "pub_year": "2011", "citation": "ADVANCES IN RADIO SCIENCE 9, 273-280, 2011"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:QYdC8u9Cj1oC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Zur effizienten Ber\u00fccksichtigung von Mindestabst\u00e4nden bei analogen Platzierverfahren", "pub_year": "2010", "citation": "ITG/GMM-Fachtagung Entwurf von analogen Schaltungen mit CAE-Methoden (ANALOG \u2026, 2010"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:i2xiXl-TujoC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Plantage+, Fully Automated, Industrial Level Analog Layout Tool", "pub_year": "2010", "citation": "Design, Automation and Test in Europe (DATE) University Booth, 2010"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:S16KYo8Pm5AC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Sensitivity based parameter reduction for statistical analysis of circuit performance", "pub_year": "2009", "citation": "2009 16th IEEE International Conference on Electronics, Circuits and Systems \u2026, 2009"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:VOx2b1Wkg3QC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Analysis and Investigation of the Quantization Effects of the Goertzel Filter", "pub_year": "2009", "citation": "ADVANCES IN RADIO SCIENCE 7, 73-81, 2009"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:IUKN3-7HHlwC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Plantage-A Deterministic Analog Placement Approach", "pub_year": "2009", "citation": "Design, Automation and Test in Europe (DATE), 2009"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:xtoqd-5pKcoC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Ein hierarchisches Platzierungsverfahren f\u00fcr analoge Schaltungen", "pub_year": "2008", "citation": "edaWorkshop, 2008"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:uWQEDVKXjbEC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Pareto-Optimierung analoger Schaltungen mit Parametertoleranzen", "pub_year": "2008", "citation": "ITG/GMM-Fachtagung Entwurf von analogen Schaltungen mit CAE-Methoden (ANALOG), 2008"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:a0OBvERweLwC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Statistische Laufzeitmodellierung digitaler Gatter mittels analytischem Timing-Modell und Dichte-Transformationssatz", "pub_year": "2007", "citation": "GMM/GI/ITG-Fachtagung Zuverl\u00e4ssigkeit und Entwurf, 2007"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:HoB7MX3m0LUC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Ausbeuteoptimierung analoger Schaltungen durch spezifikationsweise Linearisierungen in Worst-Case-Parameters\u00e4tzen und unter Ber\u00fccksichtigung struktureller Nebenbedingungen", "pub_year": "2005", "citation": "GMM-Fachbericht-ANALOG'05, 2005"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:nb7KW1ujOQ8C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Eigenschaftsraumexploration bei der hierarchischen Dimensionierung analoger integrierter Schaltungen", "pub_year": "2005", "citation": "Informatk 2005. Informatik Live! Band 1, 2005"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:CHSYGLWDkRkC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Design methodology innovations address manufacturing technology challenges: power and performance", "pub_year": "2004", "citation": "Euromicro Symposium on Digital System Design, 2004. DSD 2004., 52-59, 2004"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:P5F9QuxV20EC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Power crisis in SoC design: strategies for constructing low-power, high-performance SoC designs", "pub_year": "2002", "citation": "Proceedings 2002 Design, Automation and Test in Europe Conference and \u2026, 2002"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:b0M2c_1WBrUC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "An Integrated Approach Towards a Corporate Design Reuse Strategy", "pub_year": "1999", "citation": "Reuse Techniques for VLSI Design, 37-47, 1999"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:JV2RwH3_ST0C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Disjoint Decomposition for LUT FPGA Synthesis", "pub_year": "1995", "citation": "Logic and Architecture Synthesis, 116-123, 1995"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:uLbwQdceFCQC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Embedded DSP cores: Key components for killer apps", "pub_year": "1995", "citation": "Siemens Components-English Edition 30 (6), 21-24, 1995"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:5Ul4iDaHHb8C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Logic synthesis for library-based field programmable gate arrays", "pub_year": "1995", "citation": "AEU. Archiv f\u00fcr Elektronik und \u00dcbertragungstechnik 49 (1), 18-28, 1995"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:sSrBHYA8nusC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Characterization of Boolean Functions for Rapid Matching in", "pub_year": "1992", "citation": "Design Automation, 29th, 374, 1992"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:CdxZDUztZiMC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Session details: Thermal and energy aware design", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:WC9gN4BGCRcC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "MLCAD 2020 Welcome", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:MpfHP-DdYjUC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "3.9 Reliability/Robustness of Neuromorphic Computing Architectures\u2013Has the time come yet?", "pub_year": null, "citation": "Emerging Hardware Techniques and EDA Methodologies for Neuromorphic \u2026, 0"}, "filled": false, "author_pub_id": "FfYm0ggAAAAJ:8xutWZnSdmoC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}], "public_access": {"available": 67, "not_available": 47}}