{
"namespaces":{
  "global":{
    "modules":{
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_cgra_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_input_pond_stencil":{
        "type":["Record",[
          ["out_input_pond_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_pond_stencil","self.in0_input_cgra_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_kernel_pond_stencil":{
        "type":["Record",[
          ["out_kernel_pond_stencil",["Array",16,"Bit"]],
          ["in0_kernel_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_pond_stencil","self.in0_kernel_cgra_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__665":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__665.out"]
        ]
      },
      "hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_pond_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_kernel_pond_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_output_cgra_stencil_1_675_676":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_pond_stencil_1_input_pond_stencil_1_675":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_1_675_676.in0"],
          ["mul_kernel_pond_stencil_1_input_pond_stencil_1_675.out","add_output_cgra_stencil_1_675_676.in1"],
          ["self.out_output_cgra_stencil","add_output_cgra_stencil_1_675_676.out"],
          ["self.in1_kernel_pond_stencil.0","mul_kernel_pond_stencil_1_input_pond_stencil_1_675.in0"],
          ["self.in0_input_pond_stencil.0","mul_kernel_pond_stencil_1_input_pond_stencil_1_675.in1"]
        ]
      }
    }
  }
}
}
