OpenROAD v2.0-17941-g7fb347f37 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 12 thread(s).
detailed_route -output_drc ./reports/sky130hd/shapipe/base/5_route_drc.rpt -output_maze ./results/sky130hd/shapipe/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.

Design:                   shapipe
Die area:                 ( 0 0 ) ( 734795 734795 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     24785
Number of terminals:      771
Number of snets:          2
Number of nets:           18481

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 394.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 790077.
[INFO DRT-0033] mcon shape region query size = 507002.
[INFO DRT-0033] met1 shape region query size = 144472.
[INFO DRT-0033] via shape region query size = 35645.
[INFO DRT-0033] met2 shape region query size = 21767.
[INFO DRT-0033] via2 shape region query size = 28516.
[INFO DRT-0033] met3 shape region query size = 21778.
[INFO DRT-0033] via3 shape region query size = 28516.
[INFO DRT-0033] met4 shape region query size = 8587.
[INFO DRT-0033] via4 shape region query size = 1405.
[INFO DRT-0033] met5 shape region query size = 1458.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3201 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 394 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11815 groups.
#scanned instances     = 24785
#unique  instances     = 394
#stdCellGenAp          = 14327
#stdCellValidPlanarAp  = 204
#stdCellValidViaAp     = 9543
#stdCellPinNoAp        = 15
#stdCellPinCnt         = 69182
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:14:31, elapsed time = 00:01:16, memory = 440.88 (MB), peak = 453.27 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     188592

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 106 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 106 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 57673.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 44565.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 23831.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 6299.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1546.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 157.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 499.34 (MB), peak = 499.34 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 83050 vertical wires in 3 frboxes and 51021 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 10424 vertical wires in 3 frboxes and 16164 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:04, memory = 1032.72 (MB), peak = 1032.72 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1032.72 (MB), peak = 1032.72 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:07, memory = 1469.41 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:19, memory = 1686.86 (MB).
    Completing 30% with 2743 violations.
    elapsed time = 00:00:28, memory = 1774.83 (MB).
    Completing 40% with 2743 violations.
    elapsed time = 00:00:39, memory = 1872.11 (MB).
    Completing 50% with 2743 violations.
    elapsed time = 00:00:51, memory = 1886.02 (MB).
    Completing 60% with 5607 violations.
    elapsed time = 00:01:04, memory = 1911.32 (MB).
    Completing 70% with 5607 violations.
    elapsed time = 00:01:12, memory = 1946.37 (MB).
    Completing 80% with 8585 violations.
    elapsed time = 00:01:29, memory = 1993.37 (MB).
    Completing 90% with 8585 violations.
    elapsed time = 00:01:42, memory = 2091.52 (MB).
    Completing 100% with 11592 violations.
    elapsed time = 00:01:55, memory = 1968.47 (MB).
[INFO DRT-0199]   Number of violations = 13917.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4   met5
Cut Spacing          0     22      0      1      0      0      0      0
Metal Spacing       14      0   2243      0    788    180     12     17
Min Hole             0      0     10      0      0      0      0      0
Recheck             81      0   1264      0    722    149     69     40
Short               14     19   5799     19   2073    322      9     50
[INFO DRT-0267] cpu time = 00:19:17, elapsed time = 00:01:59, memory = 2226.26 (MB), peak = 2226.26 (MB)
Total wire length = 1066171 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 316158 um.
Total wire length on LAYER met2 = 445901 um.
Total wire length on LAYER met3 = 211449 um.
Total wire length on LAYER met4 = 82629 um.
Total wire length on LAYER met5 = 10032 um.
Total number of vias = 172922.
Up-via summary (total 172922):

-------------------------
 FR_MASTERSLICE         0
            li1     68950
           met1     86550
           met2     13973
           met3      3181
           met4       268
-------------------------
                   172922


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 13917 violations.
    elapsed time = 00:00:06, memory = 2260.99 (MB).
    Completing 20% with 13917 violations.
    elapsed time = 00:00:18, memory = 2286.92 (MB).
    Completing 30% with 12185 violations.
    elapsed time = 00:00:25, memory = 2258.32 (MB).
    Completing 40% with 12185 violations.
    elapsed time = 00:00:40, memory = 2337.91 (MB).
    Completing 50% with 12185 violations.
    elapsed time = 00:00:56, memory = 2267.94 (MB).
    Completing 60% with 10370 violations.
    elapsed time = 00:01:06, memory = 2269.47 (MB).
    Completing 70% with 10370 violations.
    elapsed time = 00:01:18, memory = 2324.52 (MB).
    Completing 80% with 8542 violations.
    elapsed time = 00:01:37, memory = 2285.63 (MB).
    Completing 90% with 8542 violations.
    elapsed time = 00:01:52, memory = 2389.43 (MB).
    Completing 100% with 6831 violations.
    elapsed time = 00:02:01, memory = 2288.21 (MB).
[INFO DRT-0199]   Number of violations = 6831.
Viol/Layer        mcon   met1   met2   met3   met4   met5
Cut Spacing         10      0      0      0      0      0
Metal Spacing        0   1450    438     78      2      3
Short                0   4028    795     21      3      3
[INFO DRT-0267] cpu time = 00:18:39, elapsed time = 00:02:02, memory = 2290.53 (MB), peak = 2393.38 (MB)
Total wire length = 1057186 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 312925 um.
Total wire length on LAYER met2 = 441768 um.
Total wire length on LAYER met3 = 210572 um.
Total wire length on LAYER met4 = 82403 um.
Total wire length on LAYER met5 = 9516 um.
Total number of vias = 171001.
Up-via summary (total 171001):

-------------------------
 FR_MASTERSLICE         0
            li1     68992
           met1     84714
           met2     13942
           met3      3115
           met4       238
-------------------------
                   171001


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 6831 violations.
    elapsed time = 00:00:06, memory = 2290.53 (MB).
    Completing 20% with 6831 violations.
    elapsed time = 00:00:21, memory = 2364.75 (MB).
    Completing 30% with 6784 violations.
    elapsed time = 00:00:38, memory = 2290.77 (MB).
    Completing 40% with 6784 violations.
    elapsed time = 00:01:03, memory = 2375.57 (MB).
    Completing 50% with 6784 violations.
    elapsed time = 00:01:42, memory = 2294.62 (MB).
    Completing 60% with 6560 violations.
    elapsed time = 00:01:57, memory = 2295.39 (MB).
    Completing 70% with 6560 violations.
    elapsed time = 00:02:07, memory = 2295.39 (MB).
    Completing 80% with 6356 violations.
    elapsed time = 00:02:18, memory = 2295.39 (MB).
    Completing 90% with 6356 violations.
    elapsed time = 00:02:30, memory = 2296.42 (MB).
    Completing 100% with 6181 violations.
    elapsed time = 00:02:40, memory = 2296.42 (MB).
[INFO DRT-0199]   Number of violations = 6181.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          9      0      0      0      0      0
Metal Spacing        0   1269      0    379     53      3
Min Hole             0      1      0      0      0      0
Short                0   3749      2    700     11      5
[INFO DRT-0267] cpu time = 00:21:43, elapsed time = 00:02:42, memory = 2301.58 (MB), peak = 2431.52 (MB)
Total wire length = 1055407 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 312833 um.
Total wire length on LAYER met2 = 440686 um.
Total wire length on LAYER met3 = 210432 um.
Total wire length on LAYER met4 = 82423 um.
Total wire length on LAYER met5 = 9031 um.
Total number of vias = 170266.
Up-via summary (total 170266):

-------------------------
 FR_MASTERSLICE         0
            li1     68998
           met1     84187
           met2     13802
           met3      3059
           met4       220
-------------------------
                   170266


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6181 violations.
    elapsed time = 00:00:08, memory = 2301.58 (MB).
    Completing 20% with 6181 violations.
    elapsed time = 00:00:19, memory = 2335.36 (MB).
    Completing 30% with 5083 violations.
    elapsed time = 00:00:35, memory = 2310.80 (MB).
    Completing 40% with 5083 violations.
    elapsed time = 00:00:44, memory = 2310.80 (MB).
    Completing 50% with 5083 violations.
    elapsed time = 00:00:55, memory = 2313.98 (MB).
    Completing 60% with 3912 violations.
    elapsed time = 00:01:09, memory = 2313.98 (MB).
    Completing 70% with 3912 violations.
    elapsed time = 00:01:18, memory = 2406.13 (MB).
    Completing 80% with 2487 violations.
    elapsed time = 00:01:43, memory = 2341.47 (MB).
    Completing 90% with 2487 violations.
    elapsed time = 00:01:53, memory = 2381.93 (MB).
    Completing 100% with 921 violations.
    elapsed time = 00:02:27, memory = 2390.18 (MB).
[INFO DRT-0199]   Number of violations = 921.
Viol/Layer        mcon   met1    via   met2   met3
Cut Spacing          1      0      2      0      0
Metal Spacing        0    221      0    121      0
Min Hole             0      0      0      1      0
Short                0    484      1     83      7
[INFO DRT-0267] cpu time = 00:19:04, elapsed time = 00:02:28, memory = 2390.18 (MB), peak = 2452.64 (MB)
Total wire length = 1055152 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 304731 um.
Total wire length on LAYER met2 = 437855 um.
Total wire length on LAYER met3 = 217483 um.
Total wire length on LAYER met4 = 86094 um.
Total wire length on LAYER met5 = 8987 um.
Total number of vias = 173270.
Up-via summary (total 173270):

-------------------------
 FR_MASTERSLICE         0
            li1     69020
           met1     84939
           met2     15638
           met3      3457
           met4       216
-------------------------
                   173270


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 921 violations.
    elapsed time = 00:00:00, memory = 2390.18 (MB).
    Completing 20% with 921 violations.
    elapsed time = 00:00:01, memory = 2390.18 (MB).
    Completing 30% with 674 violations.
    elapsed time = 00:00:05, memory = 2390.18 (MB).
    Completing 40% with 674 violations.
    elapsed time = 00:00:06, memory = 2390.68 (MB).
    Completing 50% with 674 violations.
    elapsed time = 00:00:12, memory = 2390.25 (MB).
    Completing 60% with 511 violations.
    elapsed time = 00:00:13, memory = 2390.25 (MB).
    Completing 70% with 511 violations.
    elapsed time = 00:00:14, memory = 2437.46 (MB).
    Completing 80% with 272 violations.
    elapsed time = 00:00:26, memory = 2390.25 (MB).
    Completing 90% with 272 violations.
    elapsed time = 00:00:27, memory = 2462.05 (MB).
    Completing 100% with 99 violations.
    elapsed time = 00:00:31, memory = 2390.25 (MB).
[INFO DRT-0199]   Number of violations = 99.
Viol/Layer        met1   met2
Metal Spacing       26      8
Short               54     11
[INFO DRT-0267] cpu time = 00:02:29, elapsed time = 00:00:31, memory = 2390.25 (MB), peak = 2494.92 (MB)
Total wire length = 1055094 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 304404 um.
Total wire length on LAYER met2 = 437743 um.
Total wire length on LAYER met3 = 217788 um.
Total wire length on LAYER met4 = 86170 um.
Total wire length on LAYER met5 = 8987 um.
Total number of vias = 173271.
Up-via summary (total 173271):

-------------------------
 FR_MASTERSLICE         0
            li1     69021
           met1     84919
           met2     15656
           met3      3459
           met4       216
-------------------------
                   173271


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 99 violations.
    elapsed time = 00:00:00, memory = 2390.25 (MB).
    Completing 20% with 99 violations.
    elapsed time = 00:00:00, memory = 2390.25 (MB).
    Completing 30% with 81 violations.
    elapsed time = 00:00:02, memory = 2390.25 (MB).
    Completing 40% with 81 violations.
    elapsed time = 00:00:02, memory = 2390.25 (MB).
    Completing 50% with 81 violations.
    elapsed time = 00:00:05, memory = 2390.25 (MB).
    Completing 60% with 48 violations.
    elapsed time = 00:00:05, memory = 2390.25 (MB).
    Completing 70% with 48 violations.
    elapsed time = 00:00:05, memory = 2390.25 (MB).
    Completing 80% with 37 violations.
    elapsed time = 00:00:06, memory = 2390.25 (MB).
    Completing 90% with 37 violations.
    elapsed time = 00:00:06, memory = 2390.25 (MB).
    Completing 100% with 21 violations.
    elapsed time = 00:00:11, memory = 2390.25 (MB).
[INFO DRT-0199]   Number of violations = 21.
Viol/Layer        met1   met2
Metal Spacing        8      2
Short               11      0
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:11, memory = 2390.25 (MB), peak = 2494.92 (MB)
Total wire length = 1055078 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 304317 um.
Total wire length on LAYER met2 = 437592 um.
Total wire length on LAYER met3 = 217884 um.
Total wire length on LAYER met4 = 86296 um.
Total wire length on LAYER met5 = 8987 um.
Total number of vias = 173309.
Up-via summary (total 173309):

-------------------------
 FR_MASTERSLICE         0
            li1     69021
           met1     84909
           met2     15688
           met3      3475
           met4       216
-------------------------
                   173309


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 21 violations.
    elapsed time = 00:00:00, memory = 2390.25 (MB).
    Completing 20% with 21 violations.
    elapsed time = 00:00:00, memory = 2390.25 (MB).
    Completing 30% with 21 violations.
    elapsed time = 00:00:00, memory = 2390.25 (MB).
    Completing 40% with 21 violations.
    elapsed time = 00:00:00, memory = 2390.25 (MB).
    Completing 50% with 21 violations.
    elapsed time = 00:00:01, memory = 2390.25 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:01, memory = 2390.25 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:01, memory = 2390.25 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:01, memory = 2390.25 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:01, memory = 2390.25 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 2390.25 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2390.25 (MB), peak = 2494.92 (MB)
Total wire length = 1055084 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 304342 um.
Total wire length on LAYER met2 = 437605 um.
Total wire length on LAYER met3 = 217869 um.
Total wire length on LAYER met4 = 86278 um.
Total wire length on LAYER met5 = 8987 um.
Total number of vias = 173316.
Up-via summary (total 173316):

-------------------------
 FR_MASTERSLICE         0
            li1     69022
           met1     84924
           met2     15684
           met3      3470
           met4       216
-------------------------
                   173316


[INFO DRT-0198] Complete detail routing.
Total wire length = 1055084 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 304342 um.
Total wire length on LAYER met2 = 437605 um.
Total wire length on LAYER met3 = 217869 um.
Total wire length on LAYER met4 = 86278 um.
Total wire length on LAYER met5 = 8987 um.
Total number of vias = 173316.
Up-via summary (total 173316):

-------------------------
 FR_MASTERSLICE         0
            li1     69022
           met1     84924
           met2     15684
           met3      3470
           met4       216
-------------------------
                   173316


[INFO DRT-0267] cpu time = 01:21:42, elapsed time = 00:09:57, memory = 2390.25 (MB), peak = 2494.92 (MB)

[INFO DRT-0180] Post processing.
[INFO GRT-0012] Found 14 antenna violations.
[INFO GRT-0015] Inserted 29 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3201 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 394 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11818 groups.
#scanned instances     = 24814
#unique  instances     = 394
#stdCellGenAp          = 14327
#stdCellValidPlanarAp  = 204
#stdCellValidViaAp     = 9543
#stdCellPinNoAp        = 15
#stdCellPinCnt         = 69182
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:16:09, elapsed time = 00:01:27, memory = 2337.03 (MB), peak = 2494.92 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     197098

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 106 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 106 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 57686.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 44565.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 23818.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 6280.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1537.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 155.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2337.03 (MB), peak = 2494.92 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 83041 vertical wires in 3 frboxes and 51000 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 10378 vertical wires in 3 frboxes and 16183 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:04, memory = 2274.22 (MB), peak = 2494.92 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2274.22 (MB), peak = 2494.92 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 2301.00 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:02, memory = 2308.21 (MB).
    Completing 30% with 61 violations.
    elapsed time = 00:00:04, memory = 2337.14 (MB).
    Completing 40% with 61 violations.
    elapsed time = 00:00:07, memory = 2350.01 (MB).
    Completing 50% with 61 violations.
    elapsed time = 00:00:08, memory = 2322.62 (MB).
    Completing 60% with 97 violations.
    elapsed time = 00:00:11, memory = 2322.62 (MB).
    Completing 70% with 97 violations.
    elapsed time = 00:00:13, memory = 2323.41 (MB).
    Completing 80% with 126 violations.
    elapsed time = 00:00:15, memory = 2323.41 (MB).
    Completing 90% with 126 violations.
    elapsed time = 00:00:17, memory = 2389.76 (MB).
    Completing 100% with 146 violations.
    elapsed time = 00:00:21, memory = 2352.10 (MB).
[INFO DRT-0199]   Number of violations = 187.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        1     10     16      3      1
Recheck              1      8     12      9     11
Short                9     38     44     10     14
[INFO DRT-0267] cpu time = 00:03:36, elapsed time = 00:00:22, memory = 2446.50 (MB), peak = 2494.92 (MB)
Total wire length = 1055131 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 304205 um.
Total wire length on LAYER met2 = 437310 um.
Total wire length on LAYER met3 = 216764 um.
Total wire length on LAYER met4 = 86569 um.
Total wire length on LAYER met5 = 10282 um.
Total number of vias = 173358.
Up-via summary (total 173358):

-------------------------
 FR_MASTERSLICE         0
            li1     69057
           met1     84932
           met2     15676
           met3      3465
           met4       228
-------------------------
                   173358


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 187 violations.
    elapsed time = 00:00:01, memory = 2446.50 (MB).
    Completing 20% with 187 violations.
    elapsed time = 00:00:03, memory = 2482.48 (MB).
    Completing 30% with 159 violations.
    elapsed time = 00:00:05, memory = 2446.54 (MB).
    Completing 40% with 159 violations.
    elapsed time = 00:00:07, memory = 2487.04 (MB).
    Completing 50% with 159 violations.
    elapsed time = 00:00:09, memory = 2446.79 (MB).
    Completing 60% with 143 violations.
    elapsed time = 00:00:12, memory = 2446.79 (MB).
    Completing 70% with 143 violations.
    elapsed time = 00:00:13, memory = 2446.79 (MB).
    Completing 80% with 126 violations.
    elapsed time = 00:00:15, memory = 2446.79 (MB).
    Completing 90% with 126 violations.
    elapsed time = 00:00:18, memory = 2446.79 (MB).
    Completing 100% with 94 violations.
    elapsed time = 00:00:19, memory = 2446.84 (MB).
[INFO DRT-0199]   Number of violations = 94.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        7      2     14      0      3
Short                8     19     20      3     18
[INFO DRT-0267] cpu time = 00:03:49, elapsed time = 00:00:19, memory = 2447.10 (MB), peak = 2494.92 (MB)
Total wire length = 1055162 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 304217 um.
Total wire length on LAYER met2 = 437320 um.
Total wire length on LAYER met3 = 216820 um.
Total wire length on LAYER met4 = 86546 um.
Total wire length on LAYER met5 = 10256 um.
Total number of vias = 173371.
Up-via summary (total 173371):

-------------------------
 FR_MASTERSLICE         0
            li1     69059
           met1     84934
           met2     15689
           met3      3463
           met4       226
-------------------------
                   173371


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 94 violations.
    elapsed time = 00:00:00, memory = 2447.10 (MB).
    Completing 20% with 94 violations.
    elapsed time = 00:00:00, memory = 2447.10 (MB).
    Completing 30% with 91 violations.
    elapsed time = 00:00:01, memory = 2447.10 (MB).
    Completing 40% with 91 violations.
    elapsed time = 00:00:01, memory = 2447.10 (MB).
    Completing 50% with 91 violations.
    elapsed time = 00:00:02, memory = 2447.32 (MB).
    Completing 60% with 86 violations.
    elapsed time = 00:00:02, memory = 2447.32 (MB).
    Completing 70% with 86 violations.
    elapsed time = 00:00:02, memory = 2447.32 (MB).
    Completing 80% with 86 violations.
    elapsed time = 00:00:03, memory = 2447.32 (MB).
    Completing 90% with 86 violations.
    elapsed time = 00:00:03, memory = 2447.32 (MB).
    Completing 100% with 74 violations.
    elapsed time = 00:00:05, memory = 2447.32 (MB).
[INFO DRT-0199]   Number of violations = 74.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        0      0     12      0      9
Short                4     10     16      4     19
[INFO DRT-0267] cpu time = 00:00:37, elapsed time = 00:00:05, memory = 2447.32 (MB), peak = 2494.92 (MB)
Total wire length = 1055159 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 304218 um.
Total wire length on LAYER met2 = 437330 um.
Total wire length on LAYER met3 = 216812 um.
Total wire length on LAYER met4 = 86554 um.
Total wire length on LAYER met5 = 10243 um.
Total number of vias = 173373.
Up-via summary (total 173373):

-------------------------
 FR_MASTERSLICE         0
            li1     69058
           met1     84935
           met2     15691
           met3      3463
           met4       226
-------------------------
                   173373


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 74 violations.
    elapsed time = 00:00:00, memory = 2447.32 (MB).
    Completing 20% with 74 violations.
    elapsed time = 00:00:00, memory = 2447.32 (MB).
    Completing 30% with 60 violations.
    elapsed time = 00:00:00, memory = 2447.32 (MB).
    Completing 40% with 60 violations.
    elapsed time = 00:00:00, memory = 2447.32 (MB).
    Completing 50% with 60 violations.
    elapsed time = 00:00:11, memory = 2447.53 (MB).
    Completing 60% with 48 violations.
    elapsed time = 00:00:11, memory = 2447.53 (MB).
    Completing 70% with 48 violations.
    elapsed time = 00:00:11, memory = 2447.53 (MB).
    Completing 80% with 33 violations.
    elapsed time = 00:00:12, memory = 2447.53 (MB).
    Completing 90% with 33 violations.
    elapsed time = 00:00:12, memory = 2447.53 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:19, memory = 2447.56 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met5
Metal Spacing        4
Short                5
[INFO DRT-0267] cpu time = 00:00:41, elapsed time = 00:00:20, memory = 2450.33 (MB), peak = 2494.92 (MB)
Total wire length = 1055199 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 304488 um.
Total wire length on LAYER met2 = 437369 um.
Total wire length on LAYER met3 = 216714 um.
Total wire length on LAYER met4 = 86563 um.
Total wire length on LAYER met5 = 10063 um.
Total number of vias = 173457.
Up-via summary (total 173457):

-------------------------
 FR_MASTERSLICE         0
            li1     69058
           met1     84972
           met2     15711
           met3      3482
           met4       234
-------------------------
                   173457


[INFO DRT-0195] Start 4th stubborn tiles iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 2450.33 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:01, memory = 2450.33 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:01, memory = 2450.33 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:02, memory = 2450.33 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:02, memory = 2450.33 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:03, memory = 2450.33 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:03, memory = 2450.33 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:04, memory = 2450.33 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:04, memory = 2450.33 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:04, memory = 2450.33 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:56, elapsed time = 00:00:05, memory = 2450.33 (MB), peak = 2494.92 (MB)
Total wire length = 1055227 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 304498 um.
Total wire length on LAYER met2 = 437407 um.
Total wire length on LAYER met3 = 216817 um.
Total wire length on LAYER met4 = 86552 um.
Total wire length on LAYER met5 = 9950 um.
Total number of vias = 173488.
Up-via summary (total 173488):

-------------------------
 FR_MASTERSLICE         0
            li1     69058
           met1     84973
           met2     15719
           met3      3498
           met4       240
-------------------------
                   173488


[INFO DRT-0198] Complete detail routing.
Total wire length = 1055227 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 304498 um.
Total wire length on LAYER met2 = 437407 um.
Total wire length on LAYER met3 = 216817 um.
Total wire length on LAYER met4 = 86552 um.
Total wire length on LAYER met5 = 9950 um.
Total number of vias = 173488.
Up-via summary (total 173488):

-------------------------
 FR_MASTERSLICE         0
            li1     69058
           met1     84973
           met2     15719
           met3      3498
           met4       240
-------------------------
                   173488


[INFO DRT-0267] cpu time = 00:09:41, elapsed time = 00:01:12, memory = 2450.33 (MB), peak = 2494.92 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 3 net violations.
[INFO ANT-0001] Found 3 pin violations.
[INFO GRT-0012] Found 3 antenna violations.
[INFO GRT-0015] Inserted 14 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3201 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 394 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11818 groups.
#scanned instances     = 24828
#unique  instances     = 394
#stdCellGenAp          = 14327
#stdCellValidPlanarAp  = 204
#stdCellValidViaAp     = 9543
#stdCellPinNoAp        = 15
#stdCellPinCnt         = 69182
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:18:37, elapsed time = 00:01:39, memory = 2450.74 (MB), peak = 2494.92 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     197097

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 106 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 106 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 57688.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 44564.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 23817.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 6279.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1533.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 152.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2450.74 (MB), peak = 2494.92 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 83038 vertical wires in 3 frboxes and 50995 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 10359 vertical wires in 3 frboxes and 16152 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:05, memory = 2452.61 (MB), peak = 2494.92 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2452.61 (MB), peak = 2494.92 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 2452.56 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:03, memory = 2458.10 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:08, memory = 2481.09 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:10, memory = 2481.09 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:12, memory = 2481.24 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:14, memory = 2481.24 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:16, memory = 2481.30 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:18, memory = 2484.91 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:20, memory = 2525.76 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:21, memory = 2485.12 (MB).
[INFO DRT-0199]   Number of violations = 15.
Viol/Layer        met1   met3
Metal Spacing        0      3
Recheck              0      3
Short                2      7
[INFO DRT-0267] cpu time = 00:03:33, elapsed time = 00:00:21, memory = 2485.12 (MB), peak = 2564.19 (MB)
Total wire length = 1055222 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 304448 um.
Total wire length on LAYER met2 = 437426 um.
Total wire length on LAYER met3 = 217408 um.
Total wire length on LAYER met4 = 86507 um.
Total wire length on LAYER met5 = 9430 um.
Total number of vias = 173501.
Up-via summary (total 173501):

-------------------------
 FR_MASTERSLICE         0
            li1     69072
           met1     84974
           met2     15719
           met3      3500
           met4       236
-------------------------
                   173501


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 15 violations.
    elapsed time = 00:00:01, memory = 2485.12 (MB).
    Completing 20% with 15 violations.
    elapsed time = 00:00:03, memory = 2521.24 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:05, memory = 2485.23 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:07, memory = 2550.07 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:08, memory = 2509.66 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:11, memory = 2509.66 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:13, memory = 2509.66 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:17, memory = 2509.66 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:26, memory = 2544.12 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:48, memory = 2512.75 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer        met1   met3
Metal Spacing        0      2
Short                2      3
[INFO DRT-0267] cpu time = 00:05:43, elapsed time = 00:00:52, memory = 2512.75 (MB), peak = 2574.87 (MB)
Total wire length = 1055221 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 304448 um.
Total wire length on LAYER met2 = 437428 um.
Total wire length on LAYER met3 = 217405 um.
Total wire length on LAYER met4 = 86509 um.
Total wire length on LAYER met5 = 9430 um.
Total number of vias = 173502.
Up-via summary (total 173502):

-------------------------
 FR_MASTERSLICE         0
            li1     69073
           met1     84974
           met2     15721
           met3      3498
           met4       236
-------------------------
                   173502


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 2512.75 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 2512.75 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:00, memory = 2512.75 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:00, memory = 2512.75 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:00, memory = 2512.75 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 2512.75 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 2512.75 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:01, memory = 2512.75 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:01, memory = 2512.75 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:01, memory = 2512.75 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1   met3
Metal Spacing        0      3
Short                4      5
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:01, memory = 2512.75 (MB), peak = 2574.87 (MB)
Total wire length = 1055220 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 304448 um.
Total wire length on LAYER met2 = 437428 um.
Total wire length on LAYER met3 = 217404 um.
Total wire length on LAYER met4 = 86509 um.
Total wire length on LAYER met5 = 9430 um.
Total number of vias = 173502.
Up-via summary (total 173502):

-------------------------
 FR_MASTERSLICE         0
            li1     69073
           met1     84974
           met2     15721
           met3      3498
           met4       236
-------------------------
                   173502


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 2512.75 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 2512.75 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 2512.75 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 2512.75 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 2512.75 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:00, memory = 2512.75 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:00, memory = 2512.75 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 2512.75 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 2512.75 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 2512.75 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2512.75 (MB), peak = 2574.87 (MB)
Total wire length = 1055222 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 304470 um.
Total wire length on LAYER met2 = 437430 um.
Total wire length on LAYER met3 = 217380 um.
Total wire length on LAYER met4 = 86510 um.
Total wire length on LAYER met5 = 9430 um.
Total number of vias = 173510.
Up-via summary (total 173510):

-------------------------
 FR_MASTERSLICE         0
            li1     69073
           met1     84978
           met2     15723
           met3      3500
           met4       236
-------------------------
                   173510


[INFO DRT-0198] Complete detail routing.
Total wire length = 1055222 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 304470 um.
Total wire length on LAYER met2 = 437430 um.
Total wire length on LAYER met3 = 217380 um.
Total wire length on LAYER met4 = 86510 um.
Total wire length on LAYER met5 = 9430 um.
Total number of vias = 173510.
Up-via summary (total 173510):

-------------------------
 FR_MASTERSLICE         0
            li1     69073
           met1     84978
           met2     15723
           met3      3500
           met4       236
-------------------------
                   173510


[INFO DRT-0267] cpu time = 00:09:27, elapsed time = 00:01:22, memory = 2512.75 (MB), peak = 2574.87 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 17:44.17[h:]min:sec. CPU time: user 9320.37 sys 13.44 (877%). Peak memory: 2636668KB.
