// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for prints and assertions.

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module IFU(	// @[src/main/scala/npc/core/IFU.scala:20:7]
  input         clock,	// @[src/main/scala/npc/core/IFU.scala:20:7]
                reset,	// @[src/main/scala/npc/core/IFU.scala:20:7]
  output        io_in_ready,	// @[src/main/scala/npc/core/IFU.scala:21:14]
  input         io_in_valid,	// @[src/main/scala/npc/core/IFU.scala:21:14]
  input  [31:0] io_in_bits_nextPc,	// @[src/main/scala/npc/core/IFU.scala:21:14]
  input         io_out_ready,	// @[src/main/scala/npc/core/IFU.scala:21:14]
  output        io_out_valid,	// @[src/main/scala/npc/core/IFU.scala:21:14]
  output [31:0] io_out_bits_pc,	// @[src/main/scala/npc/core/IFU.scala:21:14]
                io_out_bits_instruction,	// @[src/main/scala/npc/core/IFU.scala:21:14]
  input         io_master_arready,	// @[src/main/scala/npc/core/IFU.scala:21:14]
  output        io_master_arvalid,	// @[src/main/scala/npc/core/IFU.scala:21:14]
  output [31:0] io_master_araddr,	// @[src/main/scala/npc/core/IFU.scala:21:14]
  output        io_master_rready,	// @[src/main/scala/npc/core/IFU.scala:21:14]
  input         io_master_rvalid,	// @[src/main/scala/npc/core/IFU.scala:21:14]
  input  [1:0]  io_master_rresp,	// @[src/main/scala/npc/core/IFU.scala:21:14]
  input  [31:0] io_master_rdata	// @[src/main/scala/npc/core/IFU.scala:21:14]
);

  wire        isFetch;	// @[src/main/scala/npc/core/IFU.scala:34:25]
  wire        isIdle;	// @[src/main/scala/npc/core/IFU.scala:32:25]
  wire        _state_T = isIdle & io_in_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/npc/core/IFU.scala:32:25]
  reg  [31:0] pc;	// @[src/main/scala/npc/core/IFU.scala:24:21]
  wire        rfire = io_master_rvalid & isFetch;	// @[src/main/scala/npc/core/IFU.scala:27:33, :34:25]
  reg  [1:0]  state;	// @[src/main/scala/npc/core/IFU.scala:31:26]
  assign isIdle = state == 2'h0;	// @[src/main/scala/npc/core/IFU.scala:20:7, :31:26, :32:25]
  wire        isSetAddr = state == 2'h1;	// @[src/main/scala/npc/core/IFU.scala:20:7, :31:26, :33:25]
  assign isFetch = state == 2'h2;	// @[src/main/scala/npc/core/IFU.scala:20:7, :31:26, :34:25]
  reg  [1:0]  casez_tmp;	// @[src/main/scala/npc/core/IFU.scala:37:38]
  always_comb begin	// @[src/main/scala/npc/core/IFU.scala:37:38]
    casez (state)	// @[src/main/scala/npc/core/IFU.scala:31:26, :37:38]
      2'b00:
        casez_tmp = {1'h0, _state_T};	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/npc/core/IFU.scala:37:38, :39:19]
      2'b01:
        casez_tmp = isSetAddr & io_master_arready ? 2'h2 : 2'h1;	// @[src/main/scala/npc/core/IFU.scala:20:7, :26:34, :33:25, :37:38, :40:22]
      2'b10:
        casez_tmp = {1'h1, rfire};	// @[src/main/scala/npc/core/IFU.scala:27:33, :32:25, :37:38, :41:20]
      default:
        casez_tmp = io_out_ready & (&state) ? 2'h0 : 2'h3;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/npc/core/IFU.scala:20:7, :31:26, :35:25, :37:38, :42:19]
    endcase	// @[src/main/scala/npc/core/IFU.scala:31:26, :37:38]
  end // always_comb
  reg  [31:0] instruction;	// @[src/main/scala/npc/core/IFU.scala:46:30]
  `ifndef SYNTHESIS	// @[src/main/scala/npc/core/IFU.scala:48:9]
    always @(posedge clock) begin	// @[src/main/scala/npc/core/IFU.scala:48:9]
      if (~reset & ~(~rfire | io_master_rresp == 2'h0)) begin	// @[src/main/scala/npc/core/IFU.scala:20:7, :27:33, :48:{9,10,17,36}]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/npc/core/IFU.scala:48:9]
          $error("Assertion failed\n    at IFU.scala:48 assert(!rfire || io.master.rresp === \"b00\".U(2.W))\n");	// @[src/main/scala/npc/core/IFU.scala:48:9]
        if (`STOP_COND_)	// @[src/main/scala/npc/core/IFU.scala:48:9]
          $fatal;	// @[src/main/scala/npc/core/IFU.scala:48:9]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// @[src/main/scala/npc/core/IFU.scala:20:7]
    if (reset) begin	// @[src/main/scala/npc/core/IFU.scala:20:7]
      pc <= 32'h30000000;	// @[src/main/scala/npc/core/IFU.scala:24:21]
      state <= 2'h1;	// @[src/main/scala/npc/core/IFU.scala:20:7, :31:26]
      instruction <= 32'h13;	// @[src/main/scala/npc/core/IFU.scala:46:30]
    end
    else begin	// @[src/main/scala/npc/core/IFU.scala:20:7]
      if (_state_T)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        pc <= io_in_bits_nextPc;	// @[src/main/scala/npc/core/IFU.scala:24:21]
      state <= casez_tmp;	// @[src/main/scala/npc/core/IFU.scala:31:26, :37:38]
      if (rfire)	// @[src/main/scala/npc/core/IFU.scala:27:33]
        instruction <= io_master_rdata;	// @[src/main/scala/npc/core/IFU.scala:46:30]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/npc/core/IFU.scala:20:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/core/IFU.scala:20:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/core/IFU.scala:20:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];	// @[src/main/scala/npc/core/IFU.scala:20:7]
    initial begin	// @[src/main/scala/npc/core/IFU.scala:20:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/core/IFU.scala:20:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/core/IFU.scala:20:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/npc/core/IFU.scala:20:7]
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/npc/core/IFU.scala:20:7]
        end	// @[src/main/scala/npc/core/IFU.scala:20:7]
        pc = _RANDOM[2'h0];	// @[src/main/scala/npc/core/IFU.scala:20:7, :24:21]
        state = _RANDOM[2'h1][1:0];	// @[src/main/scala/npc/core/IFU.scala:20:7, :31:26]
        instruction = {_RANDOM[2'h1][31:2], _RANDOM[2'h2][1:0]};	// @[src/main/scala/npc/core/IFU.scala:20:7, :31:26, :46:30]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/core/IFU.scala:20:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/core/IFU.scala:20:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_ready = isIdle;	// @[src/main/scala/npc/core/IFU.scala:20:7, :32:25]
  assign io_out_valid = &state;	// @[src/main/scala/npc/core/IFU.scala:20:7, :31:26, :35:25]
  assign io_out_bits_pc = pc;	// @[src/main/scala/npc/core/IFU.scala:20:7, :24:21]
  assign io_out_bits_instruction = instruction;	// @[src/main/scala/npc/core/IFU.scala:20:7, :46:30]
  assign io_master_arvalid = isSetAddr;	// @[src/main/scala/npc/core/IFU.scala:20:7, :33:25]
  assign io_master_araddr = pc;	// @[src/main/scala/npc/core/IFU.scala:20:7, :24:21]
  assign io_master_rready = isFetch;	// @[src/main/scala/npc/core/IFU.scala:20:7, :34:25]
endmodule

module ImmGen(	// @[src/main/scala/npc/core/ImmGen.scala:16:7]
  input  [31:0] io_instruction,	// @[src/main/scala/npc/core/ImmGen.scala:17:18]
  input  [2:0]  io_immType,	// @[src/main/scala/npc/core/ImmGen.scala:17:18]
  output [31:0] io_imm	// @[src/main/scala/npc/core/ImmGen.scala:17:18]
);

  wire isImmI = io_immType == 3'h0;	// @[src/main/scala/npc/core/ImmGen.scala:18:27]
  wire isImmS = io_immType == 3'h2;	// @[src/main/scala/npc/core/ImmGen.scala:19:27]
  wire isImmB = io_immType == 3'h3;	// @[src/main/scala/npc/core/ImmGen.scala:20:27]
  wire isImmU = io_immType == 3'h1;	// @[src/main/scala/npc/core/ImmGen.scala:21:27]
  wire isImmJ = io_immType == 3'h4;	// @[src/main/scala/npc/core/ImmGen.scala:22:27]
  assign io_imm =
    {io_instruction[31],
     isImmU ? io_instruction[30:20] : {11{io_instruction[31]}},
     isImmU | isImmJ ? io_instruction[19:12] : {8{io_instruction[31]}},
     isImmB
       ? io_instruction[7]
       : isImmJ ? io_instruction[20] : ~isImmU & io_instruction[31],
     isImmU ? 6'h0 : io_instruction[30:25],
     isImmI | isImmJ
       ? io_instruction[24:21]
       : isImmS | isImmB ? io_instruction[11:8] : 4'h0,
     isImmI ? io_instruction[20] : isImmS & io_instruction[7]};	// @[src/main/scala/npc/core/ImmGen.scala:16:7, :18:27, :19:27, :20:27, :21:27, :22:27, :25:{21,34,43,56}, :26:{21,29,44,57,65,80}, :27:{21,44}, :28:{21,42,64,87}, :29:{21,29,44,58}, :30:{21,34,48}, :32:73]
endmodule

module Control(	// @[src/main/scala/npc/core/Control.scala:277:7]
  input  [31:0] io_instruction,	// @[src/main/scala/npc/core/Control.scala:278:14]
  output [2:0]  io_immType,	// @[src/main/scala/npc/core/Control.scala:278:14]
  output        io_regWe,	// @[src/main/scala/npc/core/Control.scala:278:14]
                io_aluASrc,	// @[src/main/scala/npc/core/Control.scala:278:14]
  output [1:0]  io_aluBSrc,	// @[src/main/scala/npc/core/Control.scala:278:14]
  output [3:0]  io_aluCtr,	// @[src/main/scala/npc/core/Control.scala:278:14]
  output        io_csrSrc,	// @[src/main/scala/npc/core/Control.scala:278:14]
  output [2:0]  io_csrCtr,	// @[src/main/scala/npc/core/Control.scala:278:14]
                io_brType,	// @[src/main/scala/npc/core/Control.scala:278:14]
  output        io_pcSrc,	// @[src/main/scala/npc/core/Control.scala:278:14]
  output [1:0]  io_wbSrc,	// @[src/main/scala/npc/core/Control.scala:278:14]
  output        io_memRen,	// @[src/main/scala/npc/core/Control.scala:278:14]
                io_memWen,	// @[src/main/scala/npc/core/Control.scala:278:14]
  output [2:0]  io_memOp,	// @[src/main/scala/npc/core/Control.scala:278:14]
  output        io_isEnd	// @[src/main/scala/npc/core/Control.scala:278:14]
);

  wire [29:0] decodeResult_invInputs = ~(io_instruction[31:2]);	// @[src/main/scala/chisel3/util/pla.scala:78:21, src/main/scala/npc/core/Control.scala:278:14]
  wire [1:0]  _decodeResult_andMatrixOutputs_T_2 = {io_instruction[2], io_instruction[4]};	// @[src/main/scala/chisel3/util/pla.scala:90:45, :98:53]
  wire [2:0]  _decodeResult_andMatrixOutputs_T_4 =
    {decodeResult_invInputs[2], io_instruction[5], decodeResult_invInputs[4]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]  _decodeResult_andMatrixOutputs_T_6 =
    {io_instruction[2], io_instruction[4], io_instruction[5]};	// @[src/main/scala/chisel3/util/pla.scala:90:45, :98:53]
  wire [3:0]  _decodeResult_andMatrixOutputs_T_7 =
    {decodeResult_invInputs[0],
     decodeResult_invInputs[2],
     io_instruction[6],
     decodeResult_invInputs[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [1:0]  _decodeResult_andMatrixOutputs_T_8 = {io_instruction[2], io_instruction[6]};	// @[src/main/scala/chisel3/util/pla.scala:90:45, :98:53]
  wire [9:0]  _decodeResult_andMatrixOutputs_T_12 =
    {io_instruction[0],
     io_instruction[1],
     io_instruction[2],
     decodeResult_invInputs[1],
     decodeResult_invInputs[2],
     io_instruction[5],
     io_instruction[6],
     decodeResult_invInputs[10],
     decodeResult_invInputs[11],
     decodeResult_invInputs[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [6:0]  _decodeResult_andMatrixOutputs_T_13 =
    {io_instruction[0],
     io_instruction[1],
     io_instruction[2],
     io_instruction[3],
     decodeResult_invInputs[2],
     io_instruction[5],
     io_instruction[6]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]  _decodeResult_andMatrixOutputs_T_17 =
    {io_instruction[0],
     io_instruction[1],
     decodeResult_invInputs[0],
     decodeResult_invInputs[1],
     io_instruction[4],
     io_instruction[5],
     io_instruction[6],
     io_instruction[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]  _decodeResult_andMatrixOutputs_T_20 =
    {io_instruction[0],
     io_instruction[1],
     decodeResult_invInputs[0],
     decodeResult_invInputs[1],
     io_instruction[4],
     io_instruction[5],
     io_instruction[6],
     io_instruction[13]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]  _decodeResult_andMatrixOutputs_T_22 =
    {decodeResult_invInputs[0], io_instruction[4], io_instruction[14]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [3:0]  _decodeResult_andMatrixOutputs_T_23 =
    {decodeResult_invInputs[0],
     decodeResult_invInputs[2],
     io_instruction[5],
     io_instruction[14]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]  _decodeResult_andMatrixOutputs_T_24 =
    {io_instruction[0],
     io_instruction[1],
     decodeResult_invInputs[0],
     decodeResult_invInputs[1],
     decodeResult_invInputs[2],
     io_instruction[5],
     io_instruction[6],
     io_instruction[14]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [31:0] _decodeResult_andMatrixOutputs_T_28 =
    {io_instruction[0],
     io_instruction[1],
     decodeResult_invInputs[0],
     decodeResult_invInputs[1],
     io_instruction[4],
     io_instruction[5],
     io_instruction[6],
     decodeResult_invInputs[5],
     decodeResult_invInputs[6],
     decodeResult_invInputs[7],
     decodeResult_invInputs[8],
     decodeResult_invInputs[9],
     decodeResult_invInputs[10],
     decodeResult_invInputs[11],
     decodeResult_invInputs[12],
     decodeResult_invInputs[13],
     decodeResult_invInputs[14],
     decodeResult_invInputs[15],
     decodeResult_invInputs[16],
     decodeResult_invInputs[17],
     decodeResult_invInputs[18],
     io_instruction[21],
     decodeResult_invInputs[20],
     decodeResult_invInputs[21],
     decodeResult_invInputs[22],
     decodeResult_invInputs[23],
     decodeResult_invInputs[24],
     decodeResult_invInputs[25],
     io_instruction[28],
     io_instruction[29],
     decodeResult_invInputs[28],
     decodeResult_invInputs[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [1:0]  _decodeResult_orMatrixOutputs_T_38 =
    {&{io_instruction[0],
       io_instruction[1],
       decodeResult_invInputs[0],
       decodeResult_invInputs[1],
       decodeResult_invInputs[2],
       decodeResult_invInputs[3],
       decodeResult_invInputs[4],
       decodeResult_invInputs[11]},
     &{io_instruction[0],
       io_instruction[1],
       decodeResult_invInputs[0],
       decodeResult_invInputs[1],
       decodeResult_invInputs[2],
       decodeResult_invInputs[3],
       decodeResult_invInputs[4],
       decodeResult_invInputs[10],
       decodeResult_invInputs[12]}};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  assign io_immType =
    {&{io_instruction[3], io_instruction[5]},
     |{&_decodeResult_andMatrixOutputs_T_4,
       &_decodeResult_andMatrixOutputs_T_7,
       &_decodeResult_andMatrixOutputs_T_23},
     |{&_decodeResult_andMatrixOutputs_T_2,
       &_decodeResult_andMatrixOutputs_T_7,
       &_decodeResult_andMatrixOutputs_T_23}};	// @[src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:90:45, :98:{53,70}, :114:{19,36}, src/main/scala/npc/core/Control.scala:277:7]
  assign io_regWe =
    |{decodeResult_invInputs[3], io_instruction[4], &_decodeResult_andMatrixOutputs_T_8};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/npc/core/Control.scala:277:7]
  assign io_aluASrc =
    |{&{io_instruction[0],
        io_instruction[1],
        io_instruction[2],
        decodeResult_invInputs[1],
        io_instruction[4],
        decodeResult_invInputs[3],
        decodeResult_invInputs[4]},
      &_decodeResult_andMatrixOutputs_T_12,
      &_decodeResult_andMatrixOutputs_T_13};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/npc/core/Control.scala:277:7]
  assign io_aluBSrc =
    {&_decodeResult_andMatrixOutputs_T_8,
     |{decodeResult_invInputs[3],
       &_decodeResult_andMatrixOutputs_T_2,
       &_decodeResult_andMatrixOutputs_T_4,
       &{io_instruction[4], io_instruction[6]}}};	// @[src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/npc/core/Control.scala:277:7]
  assign io_aluCtr =
    {|{&_decodeResult_andMatrixOutputs_T_7,
       &{decodeResult_invInputs[0], io_instruction[6], io_instruction[13]},
       &{decodeResult_invInputs[0], io_instruction[12], io_instruction[13]},
       &{io_instruction[4], io_instruction[5], io_instruction[30]},
       &{decodeResult_invInputs[0],
         io_instruction[4],
         io_instruction[12],
         io_instruction[30]}},
     &_decodeResult_andMatrixOutputs_T_22,
     |{&_decodeResult_andMatrixOutputs_T_6,
       &{decodeResult_invInputs[0], io_instruction[4], io_instruction[13]},
       &_decodeResult_andMatrixOutputs_T_23},
     |{&_decodeResult_andMatrixOutputs_T_6,
       &{decodeResult_invInputs[0],
         io_instruction[4],
         io_instruction[12],
         decodeResult_invInputs[11]},
       &{decodeResult_invInputs[0],
         io_instruction[4],
         io_instruction[12],
         io_instruction[14]}}};	// @[src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/npc/core/Control.scala:277:7]
  assign io_csrSrc = &_decodeResult_andMatrixOutputs_T_22;	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/npc/core/Control.scala:277:7]
  assign io_csrCtr =
    {|{&{io_instruction[0],
         io_instruction[1],
         decodeResult_invInputs[0],
         decodeResult_invInputs[1],
         io_instruction[4],
         io_instruction[5],
         io_instruction[6],
         decodeResult_invInputs[5],
         decodeResult_invInputs[6],
         decodeResult_invInputs[7],
         decodeResult_invInputs[8],
         decodeResult_invInputs[9],
         decodeResult_invInputs[10],
         decodeResult_invInputs[11],
         decodeResult_invInputs[12],
         decodeResult_invInputs[13],
         decodeResult_invInputs[14],
         decodeResult_invInputs[15],
         decodeResult_invInputs[16],
         decodeResult_invInputs[17],
         decodeResult_invInputs[18],
         decodeResult_invInputs[19],
         decodeResult_invInputs[20],
         decodeResult_invInputs[21],
         decodeResult_invInputs[22],
         decodeResult_invInputs[23],
         decodeResult_invInputs[24],
         decodeResult_invInputs[25],
         decodeResult_invInputs[26],
         decodeResult_invInputs[27],
         decodeResult_invInputs[28],
         decodeResult_invInputs[29]},
       &_decodeResult_andMatrixOutputs_T_28},
     &_decodeResult_andMatrixOutputs_T_20,
     |{&_decodeResult_andMatrixOutputs_T_17, &_decodeResult_andMatrixOutputs_T_28}};	// @[src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/npc/core/Control.scala:277:7]
  assign io_brType =
    {|{&{io_instruction[0],
         io_instruction[1],
         decodeResult_invInputs[0],
         decodeResult_invInputs[1],
         decodeResult_invInputs[2],
         io_instruction[5],
         io_instruction[6],
         decodeResult_invInputs[11]},
       &_decodeResult_andMatrixOutputs_T_24},
     |{&_decodeResult_andMatrixOutputs_T_12, &_decodeResult_andMatrixOutputs_T_24},
     |{&_decodeResult_andMatrixOutputs_T_13,
       &{io_instruction[0],
         io_instruction[1],
         decodeResult_invInputs[0],
         decodeResult_invInputs[1],
         decodeResult_invInputs[2],
         io_instruction[5],
         io_instruction[6],
         io_instruction[12],
         decodeResult_invInputs[11]},
       &{io_instruction[0],
         io_instruction[1],
         decodeResult_invInputs[0],
         decodeResult_invInputs[1],
         decodeResult_invInputs[2],
         io_instruction[5],
         io_instruction[6],
         io_instruction[12],
         io_instruction[14]}}};	// @[src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/npc/core/Control.scala:277:7]
  assign io_pcSrc =
    &{io_instruction[4],
      io_instruction[6],
      decodeResult_invInputs[10],
      decodeResult_invInputs[11],
      decodeResult_invInputs[18]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, src/main/scala/npc/core/Control.scala:277:7]
  assign io_wbSrc =
    {|{&_decodeResult_andMatrixOutputs_T_17, &_decodeResult_andMatrixOutputs_T_20},
     |_decodeResult_orMatrixOutputs_T_38};	// @[src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, src/main/scala/npc/core/Control.scala:277:7]
  assign io_memRen = |_decodeResult_orMatrixOutputs_T_38;	// @[src/main/scala/chisel3/util/pla.scala:114:{19,36}, src/main/scala/npc/core/Control.scala:277:7]
  assign io_memWen = &_decodeResult_andMatrixOutputs_T_4;	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/npc/core/Control.scala:277:7]
  assign io_memOp = io_instruction[14:12];	// @[src/main/scala/chisel3/util/pla.scala:102:36, src/main/scala/npc/core/Control.scala:277:7]
  assign io_isEnd =
    &{io_instruction[4],
      io_instruction[6],
      decodeResult_invInputs[10],
      decodeResult_invInputs[11],
      io_instruction[20]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, src/main/scala/npc/core/Control.scala:277:7]
endmodule

module IDU(	// @[src/main/scala/npc/core/IDU.scala:44:7]
  output        io_in_ready,	// @[src/main/scala/npc/core/IDU.scala:45:14]
  input         io_in_valid,	// @[src/main/scala/npc/core/IDU.scala:45:14]
  input  [31:0] io_in_bits_pc,	// @[src/main/scala/npc/core/IDU.scala:45:14]
                io_in_bits_instruction,	// @[src/main/scala/npc/core/IDU.scala:45:14]
  input         io_out_ready,	// @[src/main/scala/npc/core/IDU.scala:45:14]
  output        io_out_valid,	// @[src/main/scala/npc/core/IDU.scala:45:14]
  output [31:0] io_out_bits_pc,	// @[src/main/scala/npc/core/IDU.scala:45:14]
                io_out_bits_rd1,	// @[src/main/scala/npc/core/IDU.scala:45:14]
                io_out_bits_rd2,	// @[src/main/scala/npc/core/IDU.scala:45:14]
  output [4:0]  io_out_bits_wa,	// @[src/main/scala/npc/core/IDU.scala:45:14]
  output [31:0] io_out_bits_imm,	// @[src/main/scala/npc/core/IDU.scala:45:14]
                io_out_bits_uimm,	// @[src/main/scala/npc/core/IDU.scala:45:14]
  output        io_out_bits_control_regWe,	// @[src/main/scala/npc/core/IDU.scala:45:14]
                io_out_bits_control_aluASrc,	// @[src/main/scala/npc/core/IDU.scala:45:14]
  output [1:0]  io_out_bits_control_aluBSrc,	// @[src/main/scala/npc/core/IDU.scala:45:14]
  output [3:0]  io_out_bits_control_aluCtr,	// @[src/main/scala/npc/core/IDU.scala:45:14]
  output        io_out_bits_control_csrSrc,	// @[src/main/scala/npc/core/IDU.scala:45:14]
  output [2:0]  io_out_bits_control_csrCtr,	// @[src/main/scala/npc/core/IDU.scala:45:14]
                io_out_bits_control_brType,	// @[src/main/scala/npc/core/IDU.scala:45:14]
  output        io_out_bits_control_pcSrc,	// @[src/main/scala/npc/core/IDU.scala:45:14]
  output [1:0]  io_out_bits_control_wbSrc,	// @[src/main/scala/npc/core/IDU.scala:45:14]
  output        io_out_bits_control_memRen,	// @[src/main/scala/npc/core/IDU.scala:45:14]
                io_out_bits_control_memWen,	// @[src/main/scala/npc/core/IDU.scala:45:14]
  output [2:0]  io_out_bits_control_memOp,	// @[src/main/scala/npc/core/IDU.scala:45:14]
  output [3:0]  io_RegFileAccess_ra1,	// @[src/main/scala/npc/core/IDU.scala:45:14]
                io_RegFileAccess_ra2,	// @[src/main/scala/npc/core/IDU.scala:45:14]
  input  [31:0] io_RegFileReturn_rd1,	// @[src/main/scala/npc/core/IDU.scala:45:14]
                io_RegFileReturn_rd2	// @[src/main/scala/npc/core/IDU.scala:45:14]
);

  wire [2:0] _Control_io_immType;	// @[src/main/scala/npc/core/IDU.scala:58:23]
  wire       _Control_io_isEnd;	// @[src/main/scala/npc/core/IDU.scala:58:23]
  ImmGen ImmGen (	// @[src/main/scala/npc/core/IDU.scala:57:23]
    .io_instruction (io_in_bits_instruction),
    .io_immType     (_Control_io_immType),	// @[src/main/scala/npc/core/IDU.scala:58:23]
    .io_imm         (io_out_bits_imm)
  );
  Control Control (	// @[src/main/scala/npc/core/IDU.scala:58:23]
    .io_instruction (io_in_bits_instruction),
    .io_immType     (_Control_io_immType),
    .io_regWe       (io_out_bits_control_regWe),
    .io_aluASrc     (io_out_bits_control_aluASrc),
    .io_aluBSrc     (io_out_bits_control_aluBSrc),
    .io_aluCtr      (io_out_bits_control_aluCtr),
    .io_csrSrc      (io_out_bits_control_csrSrc),
    .io_csrCtr      (io_out_bits_control_csrCtr),
    .io_brType      (io_out_bits_control_brType),
    .io_pcSrc       (io_out_bits_control_pcSrc),
    .io_wbSrc       (io_out_bits_control_wbSrc),
    .io_memRen      (io_out_bits_control_memRen),
    .io_memWen      (io_out_bits_control_memWen),
    .io_memOp       (io_out_bits_control_memOp),
    .io_isEnd       (_Control_io_isEnd)
  );
  assign io_in_ready = io_out_ready;	// @[src/main/scala/npc/core/IDU.scala:44:7]
  assign io_out_valid = io_in_valid;	// @[src/main/scala/npc/core/IDU.scala:44:7]
  assign io_out_bits_pc = io_in_bits_pc;	// @[src/main/scala/npc/core/IDU.scala:44:7]
  assign io_out_bits_rd1 = io_RegFileReturn_rd1;	// @[src/main/scala/npc/core/IDU.scala:44:7]
  assign io_out_bits_rd2 = io_RegFileReturn_rd2;	// @[src/main/scala/npc/core/IDU.scala:44:7]
  assign io_out_bits_wa = io_in_bits_instruction[11:7];	// @[src/main/scala/npc/core/IDU.scala:44:7, :63:32]
  assign io_out_bits_uimm = {27'h0, io_in_bits_instruction[19:15]};	// @[src/main/scala/npc/core/IDU.scala:44:7, :61:32, :80:41]
  assign io_RegFileAccess_ra1 = _Control_io_isEnd ? 4'hA : io_in_bits_instruction[18:15];	// @[src/main/scala/npc/core/IDU.scala:44:7, :58:23, :61:32, :65:30]
  assign io_RegFileAccess_ra2 = io_in_bits_instruction[23:20];	// @[src/main/scala/npc/core/IDU.scala:44:7, :62:32, :66:24]
endmodule

module ALUControl(	// @[src/main/scala/npc/core/ALU.scala:34:7]
  output [2:0] io_aluSel,	// @[src/main/scala/npc/core/ALU.scala:35:14]
  output       io_isArith,	// @[src/main/scala/npc/core/ALU.scala:35:14]
               io_isLeft,	// @[src/main/scala/npc/core/ALU.scala:35:14]
               io_isUnsigned,	// @[src/main/scala/npc/core/ALU.scala:35:14]
               io_isSub,	// @[src/main/scala/npc/core/ALU.scala:35:14]
  input  [3:0] io_aluCtr	// @[src/main/scala/npc/core/ALU.scala:35:14]
);

  assign io_aluSel = io_aluCtr[2:0];	// @[src/main/scala/chisel3/util/pla.scala:102:36, src/main/scala/npc/core/ALU.scala:34:7]
  assign io_isArith = io_aluCtr[3];	// @[src/main/scala/chisel3/util/pla.scala:90:45, src/main/scala/npc/core/ALU.scala:34:7]
  assign io_isLeft = ~(io_aluCtr[2]);	// @[src/main/scala/chisel3/util/pla.scala:78:21, src/main/scala/npc/core/ALU.scala:34:7, :35:14]
  assign io_isUnsigned = io_aluCtr[3];	// @[src/main/scala/chisel3/util/pla.scala:90:45, src/main/scala/npc/core/ALU.scala:34:7]
  assign io_isSub = |{io_aluCtr[1], io_aluCtr[3]};	// @[src/main/scala/chisel3/util/pla.scala:90:45, :114:{19,36}, src/main/scala/npc/core/ALU.scala:34:7]
endmodule

module Adder(	// @[src/main/scala/npc/util/Utility.scala:7:7]
  input  [31:0] io_ina,	// @[src/main/scala/npc/util/Utility.scala:8:14]
                io_inb,	// @[src/main/scala/npc/util/Utility.scala:8:14]
  input         io_addSub,	// @[src/main/scala/npc/util/Utility.scala:8:14]
  output        io_carry,	// @[src/main/scala/npc/util/Utility.scala:8:14]
                io_zero,	// @[src/main/scala/npc/util/Utility.scala:8:14]
                io_overflow,	// @[src/main/scala/npc/util/Utility.scala:8:14]
  output [31:0] io_result	// @[src/main/scala/npc/util/Utility.scala:8:14]
);

  wire [31:0] tnoCin = {32{io_addSub}} ^ io_inb;	// @[src/main/scala/npc/util/Utility.scala:19:{21,47}]
  wire [32:0] _result_T_1 = {1'h0, io_ina} + {1'h0, tnoCin} + {32'h0, io_addSub};	// @[src/main/scala/npc/util/Utility.scala:19:{21,47}, :21:{21,31}]
  assign io_carry = _result_T_1[32];	// @[src/main/scala/npc/util/Utility.scala:7:7, :21:31, :23:24]
  assign io_zero = _result_T_1[31:0] == 32'h0;	// @[src/main/scala/npc/util/Utility.scala:7:7, :19:21, :21:31, :22:24, :24:{30,37}]
  assign io_overflow = io_ina[31] == tnoCin[31] & _result_T_1[31] != io_ina[31];	// @[src/main/scala/npc/util/Utility.scala:7:7, :17:23, :19:47, :21:31, :25:{21,33,43,56,66,78}]
  assign io_result = _result_T_1[31:0];	// @[src/main/scala/npc/util/Utility.scala:7:7, :21:31, :22:24]
endmodule

module BarrelShift(	// @[src/main/scala/npc/util/Utility.scala:28:7]
  input  [31:0] io_in,	// @[src/main/scala/npc/util/Utility.scala:29:14]
  input  [4:0]  io_shamt,	// @[src/main/scala/npc/util/Utility.scala:29:14]
  input         io_isLeft,	// @[src/main/scala/npc/util/Utility.scala:29:14]
                io_isArith,	// @[src/main/scala/npc/util/Utility.scala:29:14]
  output [31:0] io_out	// @[src/main/scala/npc/util/Utility.scala:29:14]
);

  wire       leftIn = io_isArith & io_in[31];	// @[src/main/scala/npc/util/Utility.scala:36:{19,37}]
  wire [1:0] io_out_sel = {io_isLeft, io_shamt[4]};	// @[src/main/scala/npc/util/Utility.scala:41:{18,38}]
  wire [1:0] io_out_sel_1 = {io_isLeft, io_shamt[3]};	// @[src/main/scala/npc/util/Utility.scala:41:{18,38}]
  reg        casez_tmp;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp = io_in[0];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b01:
        casez_tmp = io_in[16];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b10:
        casez_tmp = io_in[0];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      default:
        casez_tmp = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_0;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_0 = io_in[8];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b01:
        casez_tmp_0 = io_in[24];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b10:
        casez_tmp_0 = io_in[8];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      default:
        casez_tmp_0 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_1;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_1 = io_in[1];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b01:
        casez_tmp_1 = io_in[17];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b10:
        casez_tmp_1 = io_in[1];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      default:
        casez_tmp_1 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_2;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_2 = io_in[9];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b01:
        casez_tmp_2 = io_in[25];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b10:
        casez_tmp_2 = io_in[9];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      default:
        casez_tmp_2 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_3;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_3 = io_in[2];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b01:
        casez_tmp_3 = io_in[18];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b10:
        casez_tmp_3 = io_in[2];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      default:
        casez_tmp_3 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_4;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_4 = io_in[10];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b01:
        casez_tmp_4 = io_in[26];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b10:
        casez_tmp_4 = io_in[10];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      default:
        casez_tmp_4 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_5;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_5 = io_in[3];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b01:
        casez_tmp_5 = io_in[19];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b10:
        casez_tmp_5 = io_in[3];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      default:
        casez_tmp_5 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_6;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_6 = io_in[11];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b01:
        casez_tmp_6 = io_in[27];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b10:
        casez_tmp_6 = io_in[11];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      default:
        casez_tmp_6 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_7;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_7 = io_in[4];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b01:
        casez_tmp_7 = io_in[20];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b10:
        casez_tmp_7 = io_in[4];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      default:
        casez_tmp_7 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_8;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_8 = io_in[12];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b01:
        casez_tmp_8 = io_in[28];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b10:
        casez_tmp_8 = io_in[12];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      default:
        casez_tmp_8 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_9;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_9 = io_in[5];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b01:
        casez_tmp_9 = io_in[21];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b10:
        casez_tmp_9 = io_in[5];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      default:
        casez_tmp_9 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_10;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_10 = io_in[13];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b01:
        casez_tmp_10 = io_in[29];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b10:
        casez_tmp_10 = io_in[13];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      default:
        casez_tmp_10 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_11;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_11 = io_in[6];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b01:
        casez_tmp_11 = io_in[22];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b10:
        casez_tmp_11 = io_in[6];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      default:
        casez_tmp_11 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_12;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_12 = io_in[14];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b01:
        casez_tmp_12 = io_in[30];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b10:
        casez_tmp_12 = io_in[14];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      default:
        casez_tmp_12 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_13;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_13 = io_in[7];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b01:
        casez_tmp_13 = io_in[23];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b10:
        casez_tmp_13 = io_in[7];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      default:
        casez_tmp_13 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_14;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_14 = io_in[15];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b01:
        casez_tmp_14 = io_in[31];	// @[src/main/scala/npc/util/Utility.scala:36:37, :44:16]
      2'b10:
        casez_tmp_14 = io_in[15];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      default:
        casez_tmp_14 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_15;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_15 = io_in[16];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b01:
        casez_tmp_15 = leftIn;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
      2'b10:
        casez_tmp_15 = io_in[16];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      default:
        casez_tmp_15 = io_in[0];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_16;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_16 = io_in[17];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b01:
        casez_tmp_16 = leftIn;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
      2'b10:
        casez_tmp_16 = io_in[17];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      default:
        casez_tmp_16 = io_in[1];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_17;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_17 = io_in[18];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b01:
        casez_tmp_17 = leftIn;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
      2'b10:
        casez_tmp_17 = io_in[18];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      default:
        casez_tmp_17 = io_in[2];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_18;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_18 = io_in[19];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b01:
        casez_tmp_18 = leftIn;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
      2'b10:
        casez_tmp_18 = io_in[19];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      default:
        casez_tmp_18 = io_in[3];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_19;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_19 = io_in[20];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b01:
        casez_tmp_19 = leftIn;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
      2'b10:
        casez_tmp_19 = io_in[20];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      default:
        casez_tmp_19 = io_in[4];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_20;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_20 = io_in[21];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b01:
        casez_tmp_20 = leftIn;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
      2'b10:
        casez_tmp_20 = io_in[21];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      default:
        casez_tmp_20 = io_in[5];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_21;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_21 = io_in[22];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b01:
        casez_tmp_21 = leftIn;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
      2'b10:
        casez_tmp_21 = io_in[22];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      default:
        casez_tmp_21 = io_in[6];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_22;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_22 = io_in[23];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b01:
        casez_tmp_22 = leftIn;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
      2'b10:
        casez_tmp_22 = io_in[23];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      default:
        casez_tmp_22 = io_in[7];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_23;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_23 = io_in[24];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b01:
        casez_tmp_23 = leftIn;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
      2'b10:
        casez_tmp_23 = io_in[24];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      default:
        casez_tmp_23 = io_in[8];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_24;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_24 = io_in[25];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b01:
        casez_tmp_24 = leftIn;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
      2'b10:
        casez_tmp_24 = io_in[25];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      default:
        casez_tmp_24 = io_in[9];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_25;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_25 = io_in[26];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b01:
        casez_tmp_25 = leftIn;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
      2'b10:
        casez_tmp_25 = io_in[26];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      default:
        casez_tmp_25 = io_in[10];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_26;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_26 = io_in[27];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b01:
        casez_tmp_26 = leftIn;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
      2'b10:
        casez_tmp_26 = io_in[27];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      default:
        casez_tmp_26 = io_in[11];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_27;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_27 = io_in[28];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b01:
        casez_tmp_27 = leftIn;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
      2'b10:
        casez_tmp_27 = io_in[28];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      default:
        casez_tmp_27 = io_in[12];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_28;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_28 = io_in[29];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b01:
        casez_tmp_28 = leftIn;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
      2'b10:
        casez_tmp_28 = io_in[29];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      default:
        casez_tmp_28 = io_in[13];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_29;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_29 = io_in[30];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      2'b01:
        casez_tmp_29 = leftIn;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
      2'b10:
        casez_tmp_29 = io_in[30];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
      default:
        casez_tmp_29 = io_in[14];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_30;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_30 = io_in[31];	// @[src/main/scala/npc/util/Utility.scala:36:37, :44:16]
      2'b01:
        casez_tmp_30 = leftIn;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
      2'b10:
        casez_tmp_30 = io_in[31];	// @[src/main/scala/npc/util/Utility.scala:36:37, :44:16]
      default:
        casez_tmp_30 = io_in[15];	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:35]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  wire [1:0] io_out_sel_2 = {io_isLeft, io_shamt[2]};	// @[src/main/scala/npc/util/Utility.scala:41:{18,38}]
  reg        casez_tmp_31;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_31 = casez_tmp;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_31 = casez_tmp_0;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_31 = casez_tmp;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_31 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_32;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_32 = casez_tmp_7;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_32 = casez_tmp_8;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_32 = casez_tmp_7;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_32 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_33;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_33 = casez_tmp_1;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_33 = casez_tmp_2;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_33 = casez_tmp_1;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_33 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_34;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_34 = casez_tmp_9;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_34 = casez_tmp_10;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_34 = casez_tmp_9;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_34 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_35;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_35 = casez_tmp_3;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_35 = casez_tmp_4;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_35 = casez_tmp_3;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_35 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_36;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_36 = casez_tmp_11;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_36 = casez_tmp_12;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_36 = casez_tmp_11;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_36 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_37;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_37 = casez_tmp_5;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_37 = casez_tmp_6;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_37 = casez_tmp_5;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_37 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_38;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_38 = casez_tmp_13;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_38 = casez_tmp_14;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_38 = casez_tmp_13;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_38 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_39;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_39 = casez_tmp_0;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_39 = casez_tmp_15;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_39 = casez_tmp_0;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_39 = casez_tmp;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_40;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_40 = casez_tmp_2;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_40 = casez_tmp_16;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_40 = casez_tmp_2;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_40 = casez_tmp_1;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_41;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_41 = casez_tmp_4;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_41 = casez_tmp_17;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_41 = casez_tmp_4;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_41 = casez_tmp_3;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_42;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_42 = casez_tmp_6;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_42 = casez_tmp_18;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_42 = casez_tmp_6;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_42 = casez_tmp_5;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_43;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_43 = casez_tmp_8;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_43 = casez_tmp_19;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_43 = casez_tmp_8;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_43 = casez_tmp_7;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_44;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_44 = casez_tmp_10;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_44 = casez_tmp_20;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_44 = casez_tmp_10;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_44 = casez_tmp_9;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_45;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_45 = casez_tmp_12;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_45 = casez_tmp_21;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_45 = casez_tmp_12;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_45 = casez_tmp_11;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_46;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_46 = casez_tmp_14;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_46 = casez_tmp_22;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_46 = casez_tmp_14;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_46 = casez_tmp_13;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_47;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_47 = casez_tmp_15;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_47 = casez_tmp_23;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_47 = casez_tmp_15;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_47 = casez_tmp_0;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_48;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_48 = casez_tmp_16;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_48 = casez_tmp_24;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_48 = casez_tmp_16;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_48 = casez_tmp_2;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_49;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_49 = casez_tmp_17;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_49 = casez_tmp_25;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_49 = casez_tmp_17;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_49 = casez_tmp_4;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_50;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_50 = casez_tmp_18;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_50 = casez_tmp_26;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_50 = casez_tmp_18;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_50 = casez_tmp_6;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_51;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_51 = casez_tmp_19;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_51 = casez_tmp_27;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_51 = casez_tmp_19;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_51 = casez_tmp_8;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_52;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_52 = casez_tmp_20;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_52 = casez_tmp_28;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_52 = casez_tmp_20;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_52 = casez_tmp_10;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_53;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_53 = casez_tmp_21;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_53 = casez_tmp_29;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_53 = casez_tmp_21;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_53 = casez_tmp_12;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_54;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_54 = casez_tmp_22;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_54 = casez_tmp_30;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_54 = casez_tmp_22;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_54 = casez_tmp_14;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_55;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_55 = casez_tmp_23;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_55 = leftIn;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
      2'b10:
        casez_tmp_55 = casez_tmp_23;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_55 = casez_tmp_15;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_56;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_56 = casez_tmp_24;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_56 = leftIn;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
      2'b10:
        casez_tmp_56 = casez_tmp_24;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_56 = casez_tmp_16;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_57;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_57 = casez_tmp_25;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_57 = leftIn;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
      2'b10:
        casez_tmp_57 = casez_tmp_25;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_57 = casez_tmp_17;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_58;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_58 = casez_tmp_26;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_58 = leftIn;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
      2'b10:
        casez_tmp_58 = casez_tmp_26;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_58 = casez_tmp_18;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_59;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_59 = casez_tmp_27;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_59 = leftIn;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
      2'b10:
        casez_tmp_59 = casez_tmp_27;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_59 = casez_tmp_19;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_60;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_60 = casez_tmp_28;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_60 = leftIn;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
      2'b10:
        casez_tmp_60 = casez_tmp_28;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_60 = casez_tmp_20;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_61;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_61 = casez_tmp_29;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_61 = leftIn;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
      2'b10:
        casez_tmp_61 = casez_tmp_29;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_61 = casez_tmp_21;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_62;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_62 = casez_tmp_30;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_62 = leftIn;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
      2'b10:
        casez_tmp_62 = casez_tmp_30;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_62 = casez_tmp_22;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  wire [1:0] io_out_sel_3 = {io_isLeft, io_shamt[1]};	// @[src/main/scala/npc/util/Utility.scala:41:{18,38}]
  reg        casez_tmp_63;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_63 = casez_tmp_31;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_63 = casez_tmp_32;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_63 = casez_tmp_31;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_63 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_64;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_64 = casez_tmp_35;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_64 = casez_tmp_36;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_64 = casez_tmp_35;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_64 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_65;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_65 = casez_tmp_33;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_65 = casez_tmp_34;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_65 = casez_tmp_33;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_65 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_66;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_66 = casez_tmp_37;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_66 = casez_tmp_38;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_66 = casez_tmp_37;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_66 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_67;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_67 = casez_tmp_32;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_67 = casez_tmp_39;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_67 = casez_tmp_32;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_67 = casez_tmp_31;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_68;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_68 = casez_tmp_34;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_68 = casez_tmp_40;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_68 = casez_tmp_34;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_68 = casez_tmp_33;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_69;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_69 = casez_tmp_36;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_69 = casez_tmp_41;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_69 = casez_tmp_36;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_69 = casez_tmp_35;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_70;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_70 = casez_tmp_38;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_70 = casez_tmp_42;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_70 = casez_tmp_38;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_70 = casez_tmp_37;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_71;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_71 = casez_tmp_39;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_71 = casez_tmp_43;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_71 = casez_tmp_39;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_71 = casez_tmp_32;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_72;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_72 = casez_tmp_40;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_72 = casez_tmp_44;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_72 = casez_tmp_40;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_72 = casez_tmp_34;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_73;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_73 = casez_tmp_41;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_73 = casez_tmp_45;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_73 = casez_tmp_41;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_73 = casez_tmp_36;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_74;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_74 = casez_tmp_42;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_74 = casez_tmp_46;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_74 = casez_tmp_42;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_74 = casez_tmp_38;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_75;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_75 = casez_tmp_43;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_75 = casez_tmp_47;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_75 = casez_tmp_43;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_75 = casez_tmp_39;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_76;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_76 = casez_tmp_44;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_76 = casez_tmp_48;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_76 = casez_tmp_44;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_76 = casez_tmp_40;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_77;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_77 = casez_tmp_45;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_77 = casez_tmp_49;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_77 = casez_tmp_45;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_77 = casez_tmp_41;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_78;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_78 = casez_tmp_46;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_78 = casez_tmp_50;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_78 = casez_tmp_46;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_78 = casez_tmp_42;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_79;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_79 = casez_tmp_47;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_79 = casez_tmp_51;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_79 = casez_tmp_47;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_79 = casez_tmp_43;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_80;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_80 = casez_tmp_48;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_80 = casez_tmp_52;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_80 = casez_tmp_48;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_80 = casez_tmp_44;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_81;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_81 = casez_tmp_49;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_81 = casez_tmp_53;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_81 = casez_tmp_49;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_81 = casez_tmp_45;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_82;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_82 = casez_tmp_50;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_82 = casez_tmp_54;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_82 = casez_tmp_50;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_82 = casez_tmp_46;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_83;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_83 = casez_tmp_51;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_83 = casez_tmp_55;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_83 = casez_tmp_51;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_83 = casez_tmp_47;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_84;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_84 = casez_tmp_52;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_84 = casez_tmp_56;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_84 = casez_tmp_52;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_84 = casez_tmp_48;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_85;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_85 = casez_tmp_53;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_85 = casez_tmp_57;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_85 = casez_tmp_53;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_85 = casez_tmp_49;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_86;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_86 = casez_tmp_54;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_86 = casez_tmp_58;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_86 = casez_tmp_54;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_86 = casez_tmp_50;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_87;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_87 = casez_tmp_55;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_87 = casez_tmp_59;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_87 = casez_tmp_55;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_87 = casez_tmp_51;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_88;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_88 = casez_tmp_56;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_88 = casez_tmp_60;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_88 = casez_tmp_56;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_88 = casez_tmp_52;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_89;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_89 = casez_tmp_57;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_89 = casez_tmp_61;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_89 = casez_tmp_57;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_89 = casez_tmp_53;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_90;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_90 = casez_tmp_58;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_90 = casez_tmp_62;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_90 = casez_tmp_58;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_90 = casez_tmp_54;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_91;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_91 = casez_tmp_59;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_91 = leftIn;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
      2'b10:
        casez_tmp_91 = casez_tmp_59;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_91 = casez_tmp_55;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_92;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_92 = casez_tmp_60;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_92 = leftIn;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
      2'b10:
        casez_tmp_92 = casez_tmp_60;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_92 = casez_tmp_56;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_93;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_93 = casez_tmp_61;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_93 = leftIn;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
      2'b10:
        casez_tmp_93 = casez_tmp_61;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_93 = casez_tmp_57;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_94;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_94 = casez_tmp_62;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_94 = leftIn;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
      2'b10:
        casez_tmp_94 = casez_tmp_62;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_94 = casez_tmp_58;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  wire [1:0] io_out_sel_4 = {io_isLeft, io_shamt[0]};	// @[src/main/scala/npc/util/Utility.scala:41:{18,38}]
  reg        casez_tmp_95;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_95 = casez_tmp_63;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_95 = casez_tmp_64;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_95 = casez_tmp_63;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_95 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_96;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_96 = casez_tmp_65;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_96 = casez_tmp_66;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_96 = casez_tmp_65;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_96 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_97;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_97 = casez_tmp_64;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_97 = casez_tmp_67;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_97 = casez_tmp_64;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_97 = casez_tmp_63;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_98;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_98 = casez_tmp_66;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_98 = casez_tmp_68;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_98 = casez_tmp_66;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_98 = casez_tmp_65;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_99;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_99 = casez_tmp_67;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_99 = casez_tmp_69;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_99 = casez_tmp_67;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_99 = casez_tmp_64;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_100;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_100 = casez_tmp_68;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_100 = casez_tmp_70;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_100 = casez_tmp_68;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_100 = casez_tmp_66;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_101;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_101 = casez_tmp_69;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_101 = casez_tmp_71;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_101 = casez_tmp_69;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_101 = casez_tmp_67;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_102;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_102 = casez_tmp_70;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_102 = casez_tmp_72;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_102 = casez_tmp_70;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_102 = casez_tmp_68;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_103;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_103 = casez_tmp_71;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_103 = casez_tmp_73;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_103 = casez_tmp_71;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_103 = casez_tmp_69;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_104;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_104 = casez_tmp_72;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_104 = casez_tmp_74;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_104 = casez_tmp_72;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_104 = casez_tmp_70;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_105;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_105 = casez_tmp_73;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_105 = casez_tmp_75;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_105 = casez_tmp_73;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_105 = casez_tmp_71;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_106;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_106 = casez_tmp_74;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_106 = casez_tmp_76;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_106 = casez_tmp_74;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_106 = casez_tmp_72;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_107;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_107 = casez_tmp_75;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_107 = casez_tmp_77;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_107 = casez_tmp_75;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_107 = casez_tmp_73;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_108;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_108 = casez_tmp_76;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_108 = casez_tmp_78;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_108 = casez_tmp_76;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_108 = casez_tmp_74;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_109;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_109 = casez_tmp_77;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_109 = casez_tmp_79;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_109 = casez_tmp_77;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_109 = casez_tmp_75;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_110;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_110 = casez_tmp_78;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_110 = casez_tmp_80;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_110 = casez_tmp_78;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_110 = casez_tmp_76;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_111;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_111 = casez_tmp_79;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_111 = casez_tmp_81;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_111 = casez_tmp_79;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_111 = casez_tmp_77;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_112;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_112 = casez_tmp_80;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_112 = casez_tmp_82;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_112 = casez_tmp_80;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_112 = casez_tmp_78;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_113;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_113 = casez_tmp_81;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_113 = casez_tmp_83;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_113 = casez_tmp_81;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_113 = casez_tmp_79;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_114;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_114 = casez_tmp_82;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_114 = casez_tmp_84;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_114 = casez_tmp_82;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_114 = casez_tmp_80;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_115;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_115 = casez_tmp_83;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_115 = casez_tmp_85;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_115 = casez_tmp_83;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_115 = casez_tmp_81;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_116;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_116 = casez_tmp_84;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_116 = casez_tmp_86;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_116 = casez_tmp_84;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_116 = casez_tmp_82;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_117;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_117 = casez_tmp_85;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_117 = casez_tmp_87;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_117 = casez_tmp_85;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_117 = casez_tmp_83;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_118;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_118 = casez_tmp_86;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_118 = casez_tmp_88;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_118 = casez_tmp_86;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_118 = casez_tmp_84;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_119;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_119 = casez_tmp_87;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_119 = casez_tmp_89;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_119 = casez_tmp_87;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_119 = casez_tmp_85;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_120;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_120 = casez_tmp_88;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_120 = casez_tmp_90;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_120 = casez_tmp_88;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_120 = casez_tmp_86;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_121;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_121 = casez_tmp_89;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_121 = casez_tmp_91;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_121 = casez_tmp_89;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_121 = casez_tmp_87;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_122;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_122 = casez_tmp_90;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_122 = casez_tmp_92;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_122 = casez_tmp_90;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_122 = casez_tmp_88;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_123;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_123 = casez_tmp_91;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_123 = casez_tmp_93;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_123 = casez_tmp_91;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_123 = casez_tmp_89;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_124;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_124 = casez_tmp_92;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_124 = casez_tmp_94;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b10:
        casez_tmp_124 = casez_tmp_92;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_124 = casez_tmp_90;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_125;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_125 = casez_tmp_93;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_125 = leftIn;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
      2'b10:
        casez_tmp_125 = casez_tmp_93;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_125 = casez_tmp_91;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_126;	// @[src/main/scala/npc/util/Utility.scala:44:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:44:16]
    casez (io_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
      2'b00:
        casez_tmp_126 = casez_tmp_94;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      2'b01:
        casez_tmp_126 = leftIn;	// @[src/main/scala/npc/util/Utility.scala:36:19, :44:16]
      2'b10:
        casez_tmp_126 = casez_tmp_94;	// @[src/main/scala/npc/util/Utility.scala:44:16]
      default:
        casez_tmp_126 = casez_tmp_92;	// @[src/main/scala/npc/util/Utility.scala:44:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :44:16]
  end // always_comb
  reg        casez_tmp_127;	// @[src/main/scala/npc/util/Utility.scala:51:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:51:16]
    casez (io_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
      2'b00:
        casez_tmp_127 = casez_tmp_96;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b01:
        casez_tmp_127 = casez_tmp_97;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b10:
        casez_tmp_127 = casez_tmp_96;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      default:
        casez_tmp_127 = casez_tmp_95;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
  end // always_comb
  reg        casez_tmp_128;	// @[src/main/scala/npc/util/Utility.scala:51:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:51:16]
    casez (io_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
      2'b00:
        casez_tmp_128 = casez_tmp_95;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b01:
        casez_tmp_128 = casez_tmp_96;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b10:
        casez_tmp_128 = casez_tmp_95;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      default:
        casez_tmp_128 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:36:19, :51:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
  end // always_comb
  reg        casez_tmp_129;	// @[src/main/scala/npc/util/Utility.scala:51:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:51:16]
    casez (io_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
      2'b00:
        casez_tmp_129 = casez_tmp_98;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b01:
        casez_tmp_129 = casez_tmp_99;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b10:
        casez_tmp_129 = casez_tmp_98;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      default:
        casez_tmp_129 = casez_tmp_97;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
  end // always_comb
  reg        casez_tmp_130;	// @[src/main/scala/npc/util/Utility.scala:51:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:51:16]
    casez (io_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
      2'b00:
        casez_tmp_130 = casez_tmp_97;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b01:
        casez_tmp_130 = casez_tmp_98;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b10:
        casez_tmp_130 = casez_tmp_97;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      default:
        casez_tmp_130 = casez_tmp_96;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
  end // always_comb
  reg        casez_tmp_131;	// @[src/main/scala/npc/util/Utility.scala:51:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:51:16]
    casez (io_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
      2'b00:
        casez_tmp_131 = casez_tmp_100;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b01:
        casez_tmp_131 = casez_tmp_101;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b10:
        casez_tmp_131 = casez_tmp_100;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      default:
        casez_tmp_131 = casez_tmp_99;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
  end // always_comb
  reg        casez_tmp_132;	// @[src/main/scala/npc/util/Utility.scala:51:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:51:16]
    casez (io_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
      2'b00:
        casez_tmp_132 = casez_tmp_99;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b01:
        casez_tmp_132 = casez_tmp_100;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b10:
        casez_tmp_132 = casez_tmp_99;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      default:
        casez_tmp_132 = casez_tmp_98;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
  end // always_comb
  reg        casez_tmp_133;	// @[src/main/scala/npc/util/Utility.scala:51:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:51:16]
    casez (io_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
      2'b00:
        casez_tmp_133 = casez_tmp_102;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b01:
        casez_tmp_133 = casez_tmp_103;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b10:
        casez_tmp_133 = casez_tmp_102;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      default:
        casez_tmp_133 = casez_tmp_101;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
  end // always_comb
  reg        casez_tmp_134;	// @[src/main/scala/npc/util/Utility.scala:51:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:51:16]
    casez (io_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
      2'b00:
        casez_tmp_134 = casez_tmp_101;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b01:
        casez_tmp_134 = casez_tmp_102;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b10:
        casez_tmp_134 = casez_tmp_101;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      default:
        casez_tmp_134 = casez_tmp_100;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
  end // always_comb
  reg        casez_tmp_135;	// @[src/main/scala/npc/util/Utility.scala:51:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:51:16]
    casez (io_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
      2'b00:
        casez_tmp_135 = casez_tmp_104;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b01:
        casez_tmp_135 = casez_tmp_105;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b10:
        casez_tmp_135 = casez_tmp_104;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      default:
        casez_tmp_135 = casez_tmp_103;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
  end // always_comb
  reg        casez_tmp_136;	// @[src/main/scala/npc/util/Utility.scala:51:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:51:16]
    casez (io_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
      2'b00:
        casez_tmp_136 = casez_tmp_103;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b01:
        casez_tmp_136 = casez_tmp_104;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b10:
        casez_tmp_136 = casez_tmp_103;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      default:
        casez_tmp_136 = casez_tmp_102;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
  end // always_comb
  reg        casez_tmp_137;	// @[src/main/scala/npc/util/Utility.scala:51:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:51:16]
    casez (io_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
      2'b00:
        casez_tmp_137 = casez_tmp_106;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b01:
        casez_tmp_137 = casez_tmp_107;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b10:
        casez_tmp_137 = casez_tmp_106;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      default:
        casez_tmp_137 = casez_tmp_105;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
  end // always_comb
  reg        casez_tmp_138;	// @[src/main/scala/npc/util/Utility.scala:51:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:51:16]
    casez (io_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
      2'b00:
        casez_tmp_138 = casez_tmp_105;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b01:
        casez_tmp_138 = casez_tmp_106;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b10:
        casez_tmp_138 = casez_tmp_105;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      default:
        casez_tmp_138 = casez_tmp_104;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
  end // always_comb
  reg        casez_tmp_139;	// @[src/main/scala/npc/util/Utility.scala:51:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:51:16]
    casez (io_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
      2'b00:
        casez_tmp_139 = casez_tmp_108;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b01:
        casez_tmp_139 = casez_tmp_109;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b10:
        casez_tmp_139 = casez_tmp_108;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      default:
        casez_tmp_139 = casez_tmp_107;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
  end // always_comb
  reg        casez_tmp_140;	// @[src/main/scala/npc/util/Utility.scala:51:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:51:16]
    casez (io_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
      2'b00:
        casez_tmp_140 = casez_tmp_107;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b01:
        casez_tmp_140 = casez_tmp_108;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b10:
        casez_tmp_140 = casez_tmp_107;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      default:
        casez_tmp_140 = casez_tmp_106;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
  end // always_comb
  reg        casez_tmp_141;	// @[src/main/scala/npc/util/Utility.scala:51:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:51:16]
    casez (io_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
      2'b00:
        casez_tmp_141 = casez_tmp_110;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b01:
        casez_tmp_141 = casez_tmp_111;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b10:
        casez_tmp_141 = casez_tmp_110;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      default:
        casez_tmp_141 = casez_tmp_109;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
  end // always_comb
  reg        casez_tmp_142;	// @[src/main/scala/npc/util/Utility.scala:51:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:51:16]
    casez (io_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
      2'b00:
        casez_tmp_142 = casez_tmp_109;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b01:
        casez_tmp_142 = casez_tmp_110;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b10:
        casez_tmp_142 = casez_tmp_109;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      default:
        casez_tmp_142 = casez_tmp_108;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
  end // always_comb
  reg        casez_tmp_143;	// @[src/main/scala/npc/util/Utility.scala:51:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:51:16]
    casez (io_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
      2'b00:
        casez_tmp_143 = casez_tmp_112;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b01:
        casez_tmp_143 = casez_tmp_113;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b10:
        casez_tmp_143 = casez_tmp_112;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      default:
        casez_tmp_143 = casez_tmp_111;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
  end // always_comb
  reg        casez_tmp_144;	// @[src/main/scala/npc/util/Utility.scala:51:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:51:16]
    casez (io_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
      2'b00:
        casez_tmp_144 = casez_tmp_111;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b01:
        casez_tmp_144 = casez_tmp_112;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b10:
        casez_tmp_144 = casez_tmp_111;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      default:
        casez_tmp_144 = casez_tmp_110;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
  end // always_comb
  reg        casez_tmp_145;	// @[src/main/scala/npc/util/Utility.scala:51:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:51:16]
    casez (io_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
      2'b00:
        casez_tmp_145 = casez_tmp_114;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b01:
        casez_tmp_145 = casez_tmp_115;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b10:
        casez_tmp_145 = casez_tmp_114;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      default:
        casez_tmp_145 = casez_tmp_113;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
  end // always_comb
  reg        casez_tmp_146;	// @[src/main/scala/npc/util/Utility.scala:51:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:51:16]
    casez (io_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
      2'b00:
        casez_tmp_146 = casez_tmp_113;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b01:
        casez_tmp_146 = casez_tmp_114;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b10:
        casez_tmp_146 = casez_tmp_113;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      default:
        casez_tmp_146 = casez_tmp_112;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
  end // always_comb
  reg        casez_tmp_147;	// @[src/main/scala/npc/util/Utility.scala:51:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:51:16]
    casez (io_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
      2'b00:
        casez_tmp_147 = casez_tmp_116;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b01:
        casez_tmp_147 = casez_tmp_117;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b10:
        casez_tmp_147 = casez_tmp_116;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      default:
        casez_tmp_147 = casez_tmp_115;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
  end // always_comb
  reg        casez_tmp_148;	// @[src/main/scala/npc/util/Utility.scala:51:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:51:16]
    casez (io_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
      2'b00:
        casez_tmp_148 = casez_tmp_115;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b01:
        casez_tmp_148 = casez_tmp_116;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b10:
        casez_tmp_148 = casez_tmp_115;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      default:
        casez_tmp_148 = casez_tmp_114;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
  end // always_comb
  reg        casez_tmp_149;	// @[src/main/scala/npc/util/Utility.scala:51:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:51:16]
    casez (io_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
      2'b00:
        casez_tmp_149 = casez_tmp_118;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b01:
        casez_tmp_149 = casez_tmp_119;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b10:
        casez_tmp_149 = casez_tmp_118;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      default:
        casez_tmp_149 = casez_tmp_117;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
  end // always_comb
  reg        casez_tmp_150;	// @[src/main/scala/npc/util/Utility.scala:51:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:51:16]
    casez (io_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
      2'b00:
        casez_tmp_150 = casez_tmp_117;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b01:
        casez_tmp_150 = casez_tmp_118;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b10:
        casez_tmp_150 = casez_tmp_117;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      default:
        casez_tmp_150 = casez_tmp_116;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
  end // always_comb
  reg        casez_tmp_151;	// @[src/main/scala/npc/util/Utility.scala:51:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:51:16]
    casez (io_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
      2'b00:
        casez_tmp_151 = casez_tmp_120;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b01:
        casez_tmp_151 = casez_tmp_121;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b10:
        casez_tmp_151 = casez_tmp_120;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      default:
        casez_tmp_151 = casez_tmp_119;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
  end // always_comb
  reg        casez_tmp_152;	// @[src/main/scala/npc/util/Utility.scala:51:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:51:16]
    casez (io_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
      2'b00:
        casez_tmp_152 = casez_tmp_119;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b01:
        casez_tmp_152 = casez_tmp_120;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b10:
        casez_tmp_152 = casez_tmp_119;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      default:
        casez_tmp_152 = casez_tmp_118;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
  end // always_comb
  reg        casez_tmp_153;	// @[src/main/scala/npc/util/Utility.scala:51:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:51:16]
    casez (io_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
      2'b00:
        casez_tmp_153 = casez_tmp_122;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b01:
        casez_tmp_153 = casez_tmp_123;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b10:
        casez_tmp_153 = casez_tmp_122;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      default:
        casez_tmp_153 = casez_tmp_121;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
  end // always_comb
  reg        casez_tmp_154;	// @[src/main/scala/npc/util/Utility.scala:51:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:51:16]
    casez (io_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
      2'b00:
        casez_tmp_154 = casez_tmp_121;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b01:
        casez_tmp_154 = casez_tmp_122;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b10:
        casez_tmp_154 = casez_tmp_121;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      default:
        casez_tmp_154 = casez_tmp_120;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
  end // always_comb
  reg        casez_tmp_155;	// @[src/main/scala/npc/util/Utility.scala:51:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:51:16]
    casez (io_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
      2'b00:
        casez_tmp_155 = casez_tmp_124;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b01:
        casez_tmp_155 = casez_tmp_125;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b10:
        casez_tmp_155 = casez_tmp_124;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      default:
        casez_tmp_155 = casez_tmp_123;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
  end // always_comb
  reg        casez_tmp_156;	// @[src/main/scala/npc/util/Utility.scala:51:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:51:16]
    casez (io_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
      2'b00:
        casez_tmp_156 = casez_tmp_123;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b01:
        casez_tmp_156 = casez_tmp_124;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b10:
        casez_tmp_156 = casez_tmp_123;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      default:
        casez_tmp_156 = casez_tmp_122;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
  end // always_comb
  reg        casez_tmp_157;	// @[src/main/scala/npc/util/Utility.scala:51:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:51:16]
    casez (io_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
      2'b00:
        casez_tmp_157 = casez_tmp_126;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b01:
        casez_tmp_157 = leftIn;	// @[src/main/scala/npc/util/Utility.scala:36:19, :51:16]
      2'b10:
        casez_tmp_157 = casez_tmp_126;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      default:
        casez_tmp_157 = casez_tmp_125;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
  end // always_comb
  reg        casez_tmp_158;	// @[src/main/scala/npc/util/Utility.scala:51:16]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:51:16]
    casez (io_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
      2'b00:
        casez_tmp_158 = casez_tmp_125;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b01:
        casez_tmp_158 = casez_tmp_126;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      2'b10:
        casez_tmp_158 = casez_tmp_125;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
      default:
        casez_tmp_158 = casez_tmp_124;	// @[src/main/scala/npc/util/Utility.scala:44:16, :51:16]
    endcase	// @[src/main/scala/npc/util/Utility.scala:41:18, :51:16]
  end // always_comb
  assign io_out =
    {casez_tmp_157,
     casez_tmp_158,
     casez_tmp_155,
     casez_tmp_156,
     casez_tmp_153,
     casez_tmp_154,
     casez_tmp_151,
     casez_tmp_152,
     casez_tmp_149,
     casez_tmp_150,
     casez_tmp_147,
     casez_tmp_148,
     casez_tmp_145,
     casez_tmp_146,
     casez_tmp_143,
     casez_tmp_144,
     casez_tmp_141,
     casez_tmp_142,
     casez_tmp_139,
     casez_tmp_140,
     casez_tmp_137,
     casez_tmp_138,
     casez_tmp_135,
     casez_tmp_136,
     casez_tmp_133,
     casez_tmp_134,
     casez_tmp_131,
     casez_tmp_132,
     casez_tmp_129,
     casez_tmp_130,
     casez_tmp_127,
     casez_tmp_128};	// @[src/main/scala/npc/util/Utility.scala:28:7, :51:16]
endmodule

module ALU(	// @[src/main/scala/npc/core/ALU.scala:105:7]
  input  [3:0]  io_aluCtr,	// @[src/main/scala/npc/core/ALU.scala:106:14]
  input  [31:0] io_inA,	// @[src/main/scala/npc/core/ALU.scala:106:14]
                io_inB,	// @[src/main/scala/npc/core/ALU.scala:106:14]
  output [31:0] io_aluOut,	// @[src/main/scala/npc/core/ALU.scala:106:14]
  output        io_less,	// @[src/main/scala/npc/core/ALU.scala:106:14]
                io_zero	// @[src/main/scala/npc/core/ALU.scala:106:14]
);

  wire [31:0] _barrelShift_io_out;	// @[src/main/scala/npc/core/ALU.scala:110:27]
  wire        _adder_io_carry;	// @[src/main/scala/npc/core/ALU.scala:109:27]
  wire        _adder_io_overflow;	// @[src/main/scala/npc/core/ALU.scala:109:27]
  wire [31:0] _adder_io_result;	// @[src/main/scala/npc/core/ALU.scala:109:27]
  wire [2:0]  _aluControl_io_aluSel;	// @[src/main/scala/npc/core/ALU.scala:108:27]
  wire        _aluControl_io_isArith;	// @[src/main/scala/npc/core/ALU.scala:108:27]
  wire        _aluControl_io_isLeft;	// @[src/main/scala/npc/core/ALU.scala:108:27]
  wire        _aluControl_io_isUnsigned;	// @[src/main/scala/npc/core/ALU.scala:108:27]
  wire        _aluControl_io_isSub;	// @[src/main/scala/npc/core/ALU.scala:108:27]
  wire        less =
    _aluControl_io_isUnsigned
      ? _adder_io_carry ^ _aluControl_io_isSub
      : _adder_io_overflow ^ _adder_io_result[31];	// @[src/main/scala/npc/core/ALU.scala:108:27, :109:27, :123:17, :125:20, :126:{23,40}]
  reg  [31:0] casez_tmp;	// @[src/main/scala/chisel3/util/Mux.scala:126:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:147:55]
    casez (_aluControl_io_aluSel)	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:108:27, :147:55]
      3'b000:
        casez_tmp = _adder_io_result;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:109:27, :147:55]
      3'b001:
        casez_tmp = _barrelShift_io_out;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:110:27, :147:55]
      3'b010:
        casez_tmp = {31'h0, less};	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:123:17, :131:36, :147:55]
      3'b011:
        casez_tmp = io_inB;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:147:55]
      3'b100:
        casez_tmp = io_inA ^ io_inB;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:133:25, :147:55]
      3'b101:
        casez_tmp = _barrelShift_io_out;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:110:27, :147:55]
      3'b110:
        casez_tmp = io_inA | io_inB;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:134:25, :147:55]
      default:
        casez_tmp = io_inA & io_inB;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:135:25, :147:55]
    endcase	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:108:27, :147:55]
  end // always_comb
  ALUControl aluControl (	// @[src/main/scala/npc/core/ALU.scala:108:27]
    .io_aluSel     (_aluControl_io_aluSel),
    .io_isArith    (_aluControl_io_isArith),
    .io_isLeft     (_aluControl_io_isLeft),
    .io_isUnsigned (_aluControl_io_isUnsigned),
    .io_isSub      (_aluControl_io_isSub),
    .io_aluCtr     (io_aluCtr)
  );
  Adder adder (	// @[src/main/scala/npc/core/ALU.scala:109:27]
    .io_ina      (io_inA),
    .io_inb      (io_inB),
    .io_addSub   (_aluControl_io_isSub),	// @[src/main/scala/npc/core/ALU.scala:108:27]
    .io_carry    (_adder_io_carry),
    .io_zero     (io_zero),
    .io_overflow (_adder_io_overflow),
    .io_result   (_adder_io_result)
  );
  BarrelShift barrelShift (	// @[src/main/scala/npc/core/ALU.scala:110:27]
    .io_in      (io_inA),
    .io_shamt   (io_inB[4:0]),	// @[src/main/scala/npc/core/ALU.scala:119:35]
    .io_isLeft  (_aluControl_io_isLeft),	// @[src/main/scala/npc/core/ALU.scala:108:27]
    .io_isArith (_aluControl_io_isArith),	// @[src/main/scala/npc/core/ALU.scala:108:27]
    .io_out     (_barrelShift_io_out)
  );
  assign io_aluOut = casez_tmp;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:105:7]
  assign io_less = less;	// @[src/main/scala/npc/core/ALU.scala:105:7, :123:17]
endmodule

module CSRControl(	// @[src/main/scala/npc/core/CSR.scala:70:7]
  input         clock,	// @[src/main/scala/npc/core/CSR.scala:70:7]
                reset,	// @[src/main/scala/npc/core/CSR.scala:70:7]
  input  [2:0]  io_csrCtr,	// @[src/main/scala/npc/core/CSR.scala:72:16]
  input  [11:0] io_csrAddr,	// @[src/main/scala/npc/core/CSR.scala:72:16]
  input  [31:0] io_csrIn,	// @[src/main/scala/npc/core/CSR.scala:72:16]
  output [31:0] io_csrOut,	// @[src/main/scala/npc/core/CSR.scala:72:16]
  input  [31:0] io_epc	// @[src/main/scala/npc/core/CSR.scala:72:16]
);

  reg  [1:0]  priv;	// @[src/main/scala/npc/core/CSR.scala:73:21]
  reg  [31:0] csrs_4_2;	// @[src/main/scala/npc/core/CSR.scala:80:47]
  reg  [31:0] csrs_2_2;	// @[src/main/scala/npc/core/CSR.scala:83:47]
  reg  [31:0] csrs_3_2;	// @[src/main/scala/npc/core/CSR.scala:83:47]
  reg  [31:0] csrs_0_2;	// @[src/main/scala/npc/core/CSR.scala:83:47]
  wire [31:0] csrRead =
    io_csrAddr[9:0] == 10'h342
      ? csrs_0_2
      : io_csrAddr == 12'hF11
          ? 32'h79737978
          : io_csrAddr[9:0] == 10'h305
              ? csrs_2_2
              : io_csrAddr[9:0] == 10'h341
                  ? csrs_3_2
                  : io_csrAddr[9:0] == 10'h300 ? csrs_4_2 : 32'h0;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:80:47, :81:51, :83:47, :88:85]
  reg  [3:0]  casez_tmp;	// @[src/main/scala/chisel3/util/Mux.scala:126:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:136:40]
    casez (priv)	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:73:21, :136:40]
      2'b00:
        casez_tmp = 4'h8;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:136:40]
      2'b01:
        casez_tmp = 4'h9;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:136:40]
      2'b10:
        casez_tmp = 4'h2;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:136:40]
      default:
        casez_tmp = 4'hB;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:136:40]
    endcase	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:73:21, :136:40]
  end // always_comb
  wire [31:0] csrSet = csrRead | io_csrIn;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:89:38]
  wire        _csrCommonWrite_T_1 = io_csrCtr == 3'h1;	// @[src/main/scala/npc/core/CSR.scala:70:7, :98:40]
  wire        _csrCommonWrite_T_3 = io_csrCtr == 3'h2;	// @[src/main/scala/npc/core/CSR.scala:70:7, :98:40]
  wire [31:0] _csrCommonWrite_T_6 = ({32{io_csrCtr != 3'h3}} | ~io_csrIn) & csrRead;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:70:7, :90:41, :98:40]
  always @(posedge clock) begin	// @[src/main/scala/npc/core/CSR.scala:70:7]
    if (reset) begin	// @[src/main/scala/npc/core/CSR.scala:70:7]
      priv <= 2'h3;	// @[src/main/scala/npc/core/CSR.scala:73:21]
      csrs_4_2 <= 32'h1800;	// @[src/main/scala/npc/core/CSR.scala:80:47]
      csrs_2_2 <= 32'h0;	// @[src/main/scala/npc/core/CSR.scala:83:47]
      csrs_3_2 <= 32'h0;	// @[src/main/scala/npc/core/CSR.scala:83:47]
      csrs_0_2 <= 32'h0;	// @[src/main/scala/npc/core/CSR.scala:83:47]
    end
    else begin	// @[src/main/scala/npc/core/CSR.scala:70:7]
      if (io_csrCtr == 3'h4)	// @[src/main/scala/npc/core/CSR.scala:70:7, :179:38]
        priv <= 2'h3;	// @[src/main/scala/npc/core/CSR.scala:73:21]
      else if (io_csrCtr == 3'h5)	// @[src/main/scala/npc/core/CSR.scala:70:7, :179:38]
        priv <= csrs_4_2[12:11];	// @[src/main/scala/npc/core/CSR.scala:73:21, :80:47, :102:50]
      if ((io_csrAddr[9:0] == 10'h300 | io_csrCtr == 3'h4 | io_csrCtr == 3'h5)
          & (|io_csrCtr)) begin	// @[src/main/scala/npc/core/CSR.scala:70:7, :88:85, :103:{31,69,90}, :104:16, :113:34, :121:40]
        if (io_csrCtr == 3'h4)	// @[src/main/scala/npc/core/CSR.scala:70:7, :121:40]
          csrs_4_2 <=
            {csrs_4_2[31:13],
             priv,
             csrs_4_2[10:8],
             csrs_4_2[3],
             csrs_4_2[6:4],
             1'h0,
             csrs_4_2[2:0]};	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:73:21, :80:47, :102:50, :119:43]
        else if (io_csrCtr == 3'h5)	// @[src/main/scala/npc/core/CSR.scala:70:7, :121:40]
          csrs_4_2 <=
            {csrs_4_2[31:13],
             2'h0,
             csrs_4_2[10:8],
             1'h1,
             csrs_4_2[6:4],
             csrs_4_2[7],
             csrs_4_2[2:0]};	// @[src/main/scala/npc/core/CSR.scala:80:47, :98:40, :102:50, :110:22, :119:43, :120:41]
        else if (_csrCommonWrite_T_1)	// @[src/main/scala/npc/core/CSR.scala:98:40]
          csrs_4_2 <= io_csrIn;	// @[src/main/scala/npc/core/CSR.scala:80:47]
        else if (_csrCommonWrite_T_3)	// @[src/main/scala/npc/core/CSR.scala:98:40]
          csrs_4_2 <= csrSet;	// @[src/main/scala/npc/core/CSR.scala:80:47, :89:38]
        else	// @[src/main/scala/npc/core/CSR.scala:98:40]
          csrs_4_2 <= _csrCommonWrite_T_6;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:80:47]
      end
      if (io_csrAddr[9:0] == 10'h305) begin	// @[src/main/scala/npc/core/CSR.scala:88:85, :171:37]
        if (_csrCommonWrite_T_1)	// @[src/main/scala/npc/core/CSR.scala:98:40]
          csrs_2_2 <= io_csrIn;	// @[src/main/scala/npc/core/CSR.scala:83:47]
        else if (_csrCommonWrite_T_3)	// @[src/main/scala/npc/core/CSR.scala:98:40]
          csrs_2_2 <= csrSet;	// @[src/main/scala/npc/core/CSR.scala:83:47, :89:38]
        else	// @[src/main/scala/npc/core/CSR.scala:98:40]
          csrs_2_2 <= _csrCommonWrite_T_6;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:83:47]
      end
      if ((io_csrAddr[9:0] == 10'h341 | io_csrCtr == 3'h4) & (|io_csrCtr)) begin	// @[src/main/scala/npc/core/CSR.scala:70:7, :88:85, :121:40, :153:{28,49,63}, :154:14]
        if (io_csrCtr == 3'h4)	// @[src/main/scala/npc/core/CSR.scala:70:7, :162:40]
          csrs_3_2 <= io_epc;	// @[src/main/scala/npc/core/CSR.scala:83:47]
        else if (~(io_csrCtr == 3'h5)) begin	// @[src/main/scala/npc/core/CSR.scala:70:7, :162:40]
          if (_csrCommonWrite_T_1)	// @[src/main/scala/npc/core/CSR.scala:98:40]
            csrs_3_2 <= io_csrIn;	// @[src/main/scala/npc/core/CSR.scala:83:47]
          else if (_csrCommonWrite_T_3)	// @[src/main/scala/npc/core/CSR.scala:98:40]
            csrs_3_2 <= csrSet;	// @[src/main/scala/npc/core/CSR.scala:83:47, :89:38]
          else	// @[src/main/scala/npc/core/CSR.scala:98:40]
            csrs_3_2 <= _csrCommonWrite_T_6;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:83:47]
        end
      end
      if ((io_csrAddr[9:0] == 10'h342 | io_csrCtr == 3'h4 | io_csrCtr == 3'h5)
          & (|io_csrCtr)) begin	// @[src/main/scala/npc/core/CSR.scala:70:7, :88:85, :121:40, :127:{30,67,88}, :128:16, :139:16]
        if (io_csrCtr == 3'h4)	// @[src/main/scala/npc/core/CSR.scala:70:7, :147:40]
          csrs_0_2 <= {28'h0, casez_tmp};	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:83:47]
        else if (~(io_csrCtr == 3'h5)) begin	// @[src/main/scala/npc/core/CSR.scala:70:7, :147:40]
          if (_csrCommonWrite_T_1)	// @[src/main/scala/npc/core/CSR.scala:98:40]
            csrs_0_2 <= io_csrIn;	// @[src/main/scala/npc/core/CSR.scala:83:47]
          else if (_csrCommonWrite_T_3)	// @[src/main/scala/npc/core/CSR.scala:98:40]
            csrs_0_2 <= csrSet;	// @[src/main/scala/npc/core/CSR.scala:83:47, :89:38]
          else	// @[src/main/scala/npc/core/CSR.scala:98:40]
            csrs_0_2 <= _csrCommonWrite_T_6;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:83:47]
        end
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/npc/core/CSR.scala:70:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/core/CSR.scala:70:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/core/CSR.scala:70:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:4];	// @[src/main/scala/npc/core/CSR.scala:70:7]
    initial begin	// @[src/main/scala/npc/core/CSR.scala:70:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/core/CSR.scala:70:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/core/CSR.scala:70:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/npc/core/CSR.scala:70:7]
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/npc/core/CSR.scala:70:7]
        end	// @[src/main/scala/npc/core/CSR.scala:70:7]
        priv = _RANDOM[3'h0][1:0];	// @[src/main/scala/npc/core/CSR.scala:70:7, :73:21]
        csrs_4_2 = {_RANDOM[3'h0][31:2], _RANDOM[3'h1][1:0]};	// @[src/main/scala/npc/core/CSR.scala:70:7, :73:21, :80:47]
        csrs_2_2 = {_RANDOM[3'h1][31:2], _RANDOM[3'h2][1:0]};	// @[src/main/scala/npc/core/CSR.scala:70:7, :80:47, :83:47]
        csrs_3_2 = {_RANDOM[3'h2][31:2], _RANDOM[3'h3][1:0]};	// @[src/main/scala/npc/core/CSR.scala:70:7, :83:47]
        csrs_0_2 = {_RANDOM[3'h3][31:2], _RANDOM[3'h4][1:0]};	// @[src/main/scala/npc/core/CSR.scala:70:7, :83:47]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/core/CSR.scala:70:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/core/CSR.scala:70:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_csrOut =
    (|io_csrCtr)
      ? (io_csrCtr == 3'h4 ? csrs_2_2 : io_csrCtr == 3'h5 ? csrs_3_2 : csrRead)
      : 32'h0;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:70:7, :83:47, :121:40, :187:38]
endmodule

module BrCond(	// @[src/main/scala/npc/core/BrCond.scala:16:7]
  input  [2:0] io_brType,	// @[src/main/scala/npc/core/BrCond.scala:17:14]
  input        io_less,	// @[src/main/scala/npc/core/BrCond.scala:17:14]
               io_zero,	// @[src/main/scala/npc/core/BrCond.scala:17:14]
  output       io_PCASrc,	// @[src/main/scala/npc/core/BrCond.scala:17:14]
               io_PCBSrc	// @[src/main/scala/npc/core/BrCond.scala:17:14]
);

  assign io_PCASrc =
    io_brType == 3'h1 | io_brType == 3'h2
    | (io_brType == 3'h4
         ? io_zero
         : io_brType == 3'h5
             ? ~io_zero
             : io_brType == 3'h6 ? io_less : (&io_brType) & ~io_less);	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/BrCond.scala:16:7, :20:14, :22:14, :33:44]
  assign io_PCBSrc = io_brType != 3'h2;	// @[src/main/scala/npc/core/BrCond.scala:16:7, :33:44, :35:30]
endmodule

module EXU(	// @[src/main/scala/npc/core/EXU.scala:38:7]
  input         clock,	// @[src/main/scala/npc/core/EXU.scala:38:7]
                reset,	// @[src/main/scala/npc/core/EXU.scala:38:7]
  output        io_in_ready,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input         io_in_valid,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input  [31:0] io_in_bits_pc,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_in_bits_rd1,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_in_bits_rd2,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input  [4:0]  io_in_bits_wa,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input  [31:0] io_in_bits_imm,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_in_bits_uimm,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input         io_in_bits_control_regWe,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_in_bits_control_aluASrc,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input  [1:0]  io_in_bits_control_aluBSrc,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input  [3:0]  io_in_bits_control_aluCtr,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input         io_in_bits_control_csrSrc,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input  [2:0]  io_in_bits_control_csrCtr,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_in_bits_control_brType,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input         io_in_bits_control_pcSrc,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input  [1:0]  io_in_bits_control_wbSrc,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input         io_in_bits_control_memRen,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_in_bits_control_memWen,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input  [2:0]  io_in_bits_control_memOp,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input         io_out_ready,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  output        io_out_valid,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  output [4:0]  io_out_bits_wa,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  output [31:0] io_out_bits_pcCom,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_out_bits_aluOut,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_out_bits_memOut,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_out_bits_csrOut,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  output        io_out_bits_control_regWe,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_out_bits_control_pcSrc,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  output [1:0]  io_out_bits_control_wbSrc,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input         io_LSUIn_ready,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  output        io_LSUIn_valid,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  output [2:0]  io_LSUIn_bits_memOp,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  output        io_LSUIn_bits_ren,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  output [31:0] io_LSUIn_bits_raddr,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  output        io_LSUIn_bits_wen,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  output [31:0] io_LSUIn_bits_waddr,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_LSUIn_bits_wdata,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  output        io_LSUOut_ready,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input         io_LSUOut_valid,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input  [31:0] io_LSUOut_bits_rdata	// @[src/main/scala/npc/core/EXU.scala:39:14]
);

  wire        isWaitLSURes;	// @[src/main/scala/npc/core/EXU.scala:64:28]
  wire        isSendLSUReq;	// @[src/main/scala/npc/core/EXU.scala:63:28]
  wire        isIdle;	// @[src/main/scala/npc/core/EXU.scala:62:28]
  wire        _BrCond_io_PCASrc;	// @[src/main/scala/npc/core/EXU.scala:43:26]
  wire        _BrCond_io_PCBSrc;	// @[src/main/scala/npc/core/EXU.scala:43:26]
  wire [31:0] _ALU_io_aluOut;	// @[src/main/scala/npc/core/EXU.scala:41:26]
  wire        _ALU_io_less;	// @[src/main/scala/npc/core/EXU.scala:41:26]
  wire        _ALU_io_zero;	// @[src/main/scala/npc/core/EXU.scala:41:26]
  reg  [1:0]  state;	// @[src/main/scala/npc/core/EXU.scala:46:68]
  wire        _in_T = isIdle & io_in_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/npc/core/EXU.scala:62:28]
  wire        _lsuOut_T = isWaitLSURes & io_LSUOut_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/npc/core/EXU.scala:64:28]
  reg  [1:0]  casez_tmp;	// @[src/main/scala/npc/core/EXU.scala:47:35]
  always_comb begin	// @[src/main/scala/npc/core/EXU.scala:47:35]
    casez (state)	// @[src/main/scala/npc/core/EXU.scala:46:68, :47:35]
      2'b00:
        casez_tmp =
          _in_T & (io_in_bits_control_memWen | io_in_bits_control_memRen)
            ? 2'h1
            : {2{_in_T}};	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/EXU.scala:47:35, :52:{23,53}]
      2'b01:
        casez_tmp = io_LSUIn_ready & isSendLSUReq ? 2'h2 : 2'h1;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/EXU.scala:47:35, :56:25, :63:28]
      2'b10:
        casez_tmp = {1'h1, _lsuOut_T};	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/npc/core/EXU.scala:47:35, :57:25, :80:50]
      default:
        casez_tmp = io_out_ready & (&state) ? 2'h0 : 2'h3;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/EXU.scala:46:68, :47:35, :58:19, :65:28]
    endcase	// @[src/main/scala/npc/core/EXU.scala:46:68, :47:35]
  end // always_comb
  assign isIdle = state == 2'h0;	// @[src/main/scala/npc/core/EXU.scala:46:68, :62:28]
  assign isSendLSUReq = state == 2'h1;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/EXU.scala:46:68, :63:28]
  assign isWaitLSURes = state == 2'h2;	// @[src/main/scala/npc/core/EXU.scala:46:68, :56:25, :64:28]
  reg  [31:0] in_pc;	// @[src/main/scala/npc/core/EXU.scala:67:26]
  reg  [31:0] in_rd1;	// @[src/main/scala/npc/core/EXU.scala:67:26]
  reg  [31:0] in_rd2;	// @[src/main/scala/npc/core/EXU.scala:67:26]
  reg  [31:0] in_imm;	// @[src/main/scala/npc/core/EXU.scala:67:26]
  reg  [31:0] in_uimm;	// @[src/main/scala/npc/core/EXU.scala:67:26]
  reg         in_control_aluASrc;	// @[src/main/scala/npc/core/EXU.scala:67:26]
  reg  [1:0]  in_control_aluBSrc;	// @[src/main/scala/npc/core/EXU.scala:67:26]
  reg  [3:0]  in_control_aluCtr;	// @[src/main/scala/npc/core/EXU.scala:67:26]
  reg         in_control_csrSrc;	// @[src/main/scala/npc/core/EXU.scala:67:26]
  reg  [2:0]  in_control_csrCtr;	// @[src/main/scala/npc/core/EXU.scala:67:26]
  reg  [2:0]  in_control_brType;	// @[src/main/scala/npc/core/EXU.scala:67:26]
  reg         in_control_memRen;	// @[src/main/scala/npc/core/EXU.scala:67:26]
  reg         in_control_memWen;	// @[src/main/scala/npc/core/EXU.scala:67:26]
  reg  [2:0]  in_control_memOp;	// @[src/main/scala/npc/core/EXU.scala:67:26]
  reg  [31:0] casez_tmp_0;	// @[src/main/scala/chisel3/util/Mux.scala:126:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/EXU.scala:88:50]
    casez (in_control_aluBSrc)	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/EXU.scala:67:26, :88:50]
      2'b00:
        casez_tmp_0 = in_rd2;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/EXU.scala:67:26, :88:50]
      2'b01:
        casez_tmp_0 = in_imm;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/EXU.scala:67:26, :88:50]
      2'b10:
        casez_tmp_0 = 32'h4;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/EXU.scala:88:50]
      default:
        casez_tmp_0 = 32'h4;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/EXU.scala:88:50]
    endcase	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/EXU.scala:67:26, :88:50]
  end // always_comb
  reg  [31:0] lsuOut_rdata;	// @[src/main/scala/npc/core/EXU.scala:122:25]
  always @(posedge clock) begin	// @[src/main/scala/npc/core/EXU.scala:38:7]
    if (reset)	// @[src/main/scala/npc/core/EXU.scala:38:7]
      state <= 2'h0;	// @[src/main/scala/npc/core/EXU.scala:46:68]
    else	// @[src/main/scala/npc/core/EXU.scala:38:7]
      state <= casez_tmp;	// @[src/main/scala/npc/core/EXU.scala:46:68, :47:35]
    if (_in_T) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      in_pc <= io_in_bits_pc;	// @[src/main/scala/npc/core/EXU.scala:67:26]
      in_rd1 <= io_in_bits_rd1;	// @[src/main/scala/npc/core/EXU.scala:67:26]
      in_rd2 <= io_in_bits_rd2;	// @[src/main/scala/npc/core/EXU.scala:67:26]
      in_imm <= io_in_bits_imm;	// @[src/main/scala/npc/core/EXU.scala:67:26]
      in_uimm <= io_in_bits_uimm;	// @[src/main/scala/npc/core/EXU.scala:67:26]
      in_control_aluASrc <= io_in_bits_control_aluASrc;	// @[src/main/scala/npc/core/EXU.scala:67:26]
      in_control_aluBSrc <= io_in_bits_control_aluBSrc;	// @[src/main/scala/npc/core/EXU.scala:67:26]
      in_control_aluCtr <= io_in_bits_control_aluCtr;	// @[src/main/scala/npc/core/EXU.scala:67:26]
      in_control_csrSrc <= io_in_bits_control_csrSrc;	// @[src/main/scala/npc/core/EXU.scala:67:26]
      in_control_csrCtr <= io_in_bits_control_csrCtr;	// @[src/main/scala/npc/core/EXU.scala:67:26]
      in_control_brType <= io_in_bits_control_brType;	// @[src/main/scala/npc/core/EXU.scala:67:26]
      in_control_memRen <= io_in_bits_control_memRen;	// @[src/main/scala/npc/core/EXU.scala:67:26]
      in_control_memWen <= io_in_bits_control_memWen;	// @[src/main/scala/npc/core/EXU.scala:67:26]
      in_control_memOp <= io_in_bits_control_memOp;	// @[src/main/scala/npc/core/EXU.scala:67:26]
    end
    if (_lsuOut_T)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      lsuOut_rdata <= io_LSUOut_bits_rdata;	// @[src/main/scala/npc/core/EXU.scala:122:25]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/npc/core/EXU.scala:38:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/core/EXU.scala:38:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/core/EXU.scala:38:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:6];	// @[src/main/scala/npc/core/EXU.scala:38:7]
    initial begin	// @[src/main/scala/npc/core/EXU.scala:38:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/core/EXU.scala:38:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/core/EXU.scala:38:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/npc/core/EXU.scala:38:7]
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/npc/core/EXU.scala:38:7]
        end	// @[src/main/scala/npc/core/EXU.scala:38:7]
        state = _RANDOM[3'h0][1:0];	// @[src/main/scala/npc/core/EXU.scala:38:7, :46:68]
        in_pc = {_RANDOM[3'h0][31:2], _RANDOM[3'h1][1:0]};	// @[src/main/scala/npc/core/EXU.scala:38:7, :46:68, :67:26]
        in_rd1 = {_RANDOM[3'h1][31:2], _RANDOM[3'h2][1:0]};	// @[src/main/scala/npc/core/EXU.scala:38:7, :67:26]
        in_rd2 = {_RANDOM[3'h2][31:2], _RANDOM[3'h3][1:0]};	// @[src/main/scala/npc/core/EXU.scala:38:7, :67:26]
        in_imm = {_RANDOM[3'h3][31:7], _RANDOM[3'h4][6:0]};	// @[src/main/scala/npc/core/EXU.scala:38:7, :67:26]
        in_uimm = {_RANDOM[3'h4][31:7], _RANDOM[3'h5][6:0]};	// @[src/main/scala/npc/core/EXU.scala:38:7, :67:26]
        in_control_aluASrc = _RANDOM[3'h5][8];	// @[src/main/scala/npc/core/EXU.scala:38:7, :67:26]
        in_control_aluBSrc = _RANDOM[3'h5][10:9];	// @[src/main/scala/npc/core/EXU.scala:38:7, :67:26]
        in_control_aluCtr = _RANDOM[3'h5][14:11];	// @[src/main/scala/npc/core/EXU.scala:38:7, :67:26]
        in_control_csrSrc = _RANDOM[3'h5][15];	// @[src/main/scala/npc/core/EXU.scala:38:7, :67:26]
        in_control_csrCtr = _RANDOM[3'h5][18:16];	// @[src/main/scala/npc/core/EXU.scala:38:7, :67:26]
        in_control_brType = _RANDOM[3'h5][21:19];	// @[src/main/scala/npc/core/EXU.scala:38:7, :67:26]
        in_control_memRen = _RANDOM[3'h5][25];	// @[src/main/scala/npc/core/EXU.scala:38:7, :67:26]
        in_control_memWen = _RANDOM[3'h5][26];	// @[src/main/scala/npc/core/EXU.scala:38:7, :67:26]
        in_control_memOp = _RANDOM[3'h5][29:27];	// @[src/main/scala/npc/core/EXU.scala:38:7, :67:26]
        lsuOut_rdata = _RANDOM[3'h6];	// @[src/main/scala/npc/core/EXU.scala:38:7, :122:25]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/core/EXU.scala:38:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/core/EXU.scala:38:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ALU ALU (	// @[src/main/scala/npc/core/EXU.scala:41:26]
    .io_aluCtr (in_control_aluCtr),	// @[src/main/scala/npc/core/EXU.scala:67:26]
    .io_inA    (in_control_aluASrc ? in_pc : in_rd1),	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/EXU.scala:67:26]
    .io_inB    (casez_tmp_0),	// @[src/main/scala/chisel3/util/Mux.scala:126:16]
    .io_aluOut (_ALU_io_aluOut),
    .io_less   (_ALU_io_less),
    .io_zero   (_ALU_io_zero)
  );
  CSRControl CSRControl (	// @[src/main/scala/npc/core/EXU.scala:42:26]
    .clock      (clock),
    .reset      (reset),
    .io_csrCtr  ((&state) ? in_control_csrCtr : 3'h0),	// @[src/main/scala/npc/core/EXU.scala:38:7, :46:68, :65:28, :67:26, :104:31]
    .io_csrAddr (in_imm[11:0]),	// @[src/main/scala/npc/core/EXU.scala:67:26, :101:25]
    .io_csrIn   (in_control_csrSrc ? in_uimm : in_rd1),	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/EXU.scala:67:26]
    .io_csrOut  (io_out_bits_csrOut),
    .io_epc     (in_pc)	// @[src/main/scala/npc/core/EXU.scala:67:26]
  );
  BrCond BrCond (	// @[src/main/scala/npc/core/EXU.scala:43:26]
    .io_brType (in_control_brType),	// @[src/main/scala/npc/core/EXU.scala:67:26]
    .io_less   (_ALU_io_less),	// @[src/main/scala/npc/core/EXU.scala:41:26]
    .io_zero   (_ALU_io_zero),	// @[src/main/scala/npc/core/EXU.scala:41:26]
    .io_PCASrc (_BrCond_io_PCASrc),
    .io_PCBSrc (_BrCond_io_PCBSrc)
  );
  assign io_in_ready = isIdle;	// @[src/main/scala/npc/core/EXU.scala:38:7, :62:28]
  assign io_out_valid = &state;	// @[src/main/scala/npc/core/EXU.scala:38:7, :46:68, :65:28]
  assign io_out_bits_wa = io_in_bits_wa;	// @[src/main/scala/npc/core/EXU.scala:38:7]
  assign io_out_bits_pcCom =
    (_BrCond_io_PCASrc ? in_imm : 32'h4) + (_BrCond_io_PCBSrc ? in_pc : in_rd1);	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/EXU.scala:38:7, :43:26, :67:26, :109:19, :110:19, :127:39]
  assign io_out_bits_aluOut = _ALU_io_aluOut;	// @[src/main/scala/npc/core/EXU.scala:38:7, :41:26]
  assign io_out_bits_memOut = lsuOut_rdata;	// @[src/main/scala/npc/core/EXU.scala:38:7, :122:25]
  assign io_out_bits_control_regWe = io_in_bits_control_regWe;	// @[src/main/scala/npc/core/EXU.scala:38:7]
  assign io_out_bits_control_pcSrc = io_in_bits_control_pcSrc;	// @[src/main/scala/npc/core/EXU.scala:38:7]
  assign io_out_bits_control_wbSrc = io_in_bits_control_wbSrc;	// @[src/main/scala/npc/core/EXU.scala:38:7]
  assign io_LSUIn_valid = isSendLSUReq;	// @[src/main/scala/npc/core/EXU.scala:38:7, :63:28]
  assign io_LSUIn_bits_memOp = in_control_memOp;	// @[src/main/scala/npc/core/EXU.scala:38:7, :67:26]
  assign io_LSUIn_bits_ren = in_control_memRen;	// @[src/main/scala/npc/core/EXU.scala:38:7, :67:26]
  assign io_LSUIn_bits_raddr = _ALU_io_aluOut;	// @[src/main/scala/npc/core/EXU.scala:38:7, :41:26]
  assign io_LSUIn_bits_wen = in_control_memWen;	// @[src/main/scala/npc/core/EXU.scala:38:7, :67:26]
  assign io_LSUIn_bits_waddr = _ALU_io_aluOut;	// @[src/main/scala/npc/core/EXU.scala:38:7, :41:26]
  assign io_LSUIn_bits_wdata = in_rd2;	// @[src/main/scala/npc/core/EXU.scala:38:7, :67:26]
  assign io_LSUOut_ready = isWaitLSURes;	// @[src/main/scala/npc/core/EXU.scala:38:7, :64:28]
endmodule

module LSU(	// @[src/main/scala/npc/core/LSU.scala:54:7]
  input         clock,	// @[src/main/scala/npc/core/LSU.scala:54:7]
                reset,	// @[src/main/scala/npc/core/LSU.scala:54:7]
  output        io_in_ready,	// @[src/main/scala/npc/core/LSU.scala:55:14]
  input         io_in_valid,	// @[src/main/scala/npc/core/LSU.scala:55:14]
  input  [2:0]  io_in_bits_memOp,	// @[src/main/scala/npc/core/LSU.scala:55:14]
  input         io_in_bits_ren,	// @[src/main/scala/npc/core/LSU.scala:55:14]
  input  [31:0] io_in_bits_raddr,	// @[src/main/scala/npc/core/LSU.scala:55:14]
  input         io_in_bits_wen,	// @[src/main/scala/npc/core/LSU.scala:55:14]
  input  [31:0] io_in_bits_waddr,	// @[src/main/scala/npc/core/LSU.scala:55:14]
                io_in_bits_wdata,	// @[src/main/scala/npc/core/LSU.scala:55:14]
  input         io_out_ready,	// @[src/main/scala/npc/core/LSU.scala:55:14]
  output        io_out_valid,	// @[src/main/scala/npc/core/LSU.scala:55:14]
  output [31:0] io_out_bits_rdata,	// @[src/main/scala/npc/core/LSU.scala:55:14]
  input         io_master_awready,	// @[src/main/scala/npc/core/LSU.scala:55:14]
  output        io_master_awvalid,	// @[src/main/scala/npc/core/LSU.scala:55:14]
  output [31:0] io_master_awaddr,	// @[src/main/scala/npc/core/LSU.scala:55:14]
  input         io_master_wready,	// @[src/main/scala/npc/core/LSU.scala:55:14]
  output        io_master_wvalid,	// @[src/main/scala/npc/core/LSU.scala:55:14]
  output [31:0] io_master_wdata,	// @[src/main/scala/npc/core/LSU.scala:55:14]
  output [3:0]  io_master_wstrb,	// @[src/main/scala/npc/core/LSU.scala:55:14]
  output        io_master_bready,	// @[src/main/scala/npc/core/LSU.scala:55:14]
  input         io_master_bvalid,	// @[src/main/scala/npc/core/LSU.scala:55:14]
  input  [1:0]  io_master_bresp,	// @[src/main/scala/npc/core/LSU.scala:55:14]
  input         io_master_arready,	// @[src/main/scala/npc/core/LSU.scala:55:14]
  output        io_master_arvalid,	// @[src/main/scala/npc/core/LSU.scala:55:14]
  output [31:0] io_master_araddr,	// @[src/main/scala/npc/core/LSU.scala:55:14]
  output        io_master_rready,	// @[src/main/scala/npc/core/LSU.scala:55:14]
  input         io_master_rvalid,	// @[src/main/scala/npc/core/LSU.scala:55:14]
  input  [1:0]  io_master_rresp,	// @[src/main/scala/npc/core/LSU.scala:55:14]
  input  [31:0] io_master_rdata,	// @[src/main/scala/npc/core/LSU.scala:55:14]
  output [2:0]  io_master_awsize,	// @[src/main/scala/npc/core/LSU.scala:55:14]
  output        io_master_wlast,	// @[src/main/scala/npc/core/LSU.scala:55:14]
  output [2:0]  io_master_arsize	// @[src/main/scala/npc/core/LSU.scala:55:14]
);

  wire        io_master_wlast_0;	// @[src/main/scala/npc/core/LSU.scala:159:34]
  wire        io_master_awvalid_0;	// @[src/main/scala/npc/core/LSU.scala:152:35]
  wire        isWaitRead;	// @[src/main/scala/npc/core/LSU.scala:138:27]
  wire        isSetRaddr;	// @[src/main/scala/npc/core/LSU.scala:137:27]
  wire        isWaitBresp;	// @[src/main/scala/npc/core/LSU.scala:136:27]
  wire        isIdle;	// @[src/main/scala/npc/core/LSU.scala:132:27]
  wire        _state_T_2 = isIdle & io_in_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/npc/core/LSU.scala:132:27]
  reg  [2:0]  in_memOp;	// @[src/main/scala/npc/core/LSU.scala:57:24]
  reg  [31:0] in_raddr;	// @[src/main/scala/npc/core/LSU.scala:57:24]
  reg  [31:0] in_waddr;	// @[src/main/scala/npc/core/LSU.scala:57:24]
  reg  [31:0] in_wdata;	// @[src/main/scala/npc/core/LSU.scala:57:24]
  wire [6:0]  _wmask_T_1 =
    {3'h0, {2{in_memOp[1]}}, |{in_memOp[0], in_memOp[1]}, 1'h1} << in_waddr[1:0];	// @[src/main/scala/chisel3/util/pla.scala:90:45, :102:36, :114:{19,36}, src/main/scala/npc/core/LSU.scala:54:7, :57:24, :69:{17,28}]
  wire [2:0]  _size_T_1 = {1'h0, in_memOp[1:0]};	// @[src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/chisel3/util/pla.scala:102:36, src/main/scala/npc/core/LSU.scala:57:24]
  wire        bfire = io_master_bvalid & isWaitBresp;	// @[src/main/scala/npc/core/LSU.scala:88:33, :136:27]
  wire        rfire = io_master_rvalid & isWaitRead;	// @[src/main/scala/npc/core/LSU.scala:90:33, :138:27]
  reg  [2:0]  state;	// @[src/main/scala/npc/core/LSU.scala:93:120]
  reg  [2:0]  casez_tmp;	// @[src/main/scala/npc/core/LSU.scala:94:35]
  wire        awfire = io_master_awvalid_0 & io_master_awready;	// @[src/main/scala/npc/core/LSU.scala:86:34, :152:35]
  wire        wfire = io_master_wlast_0 & io_master_wready;	// @[src/main/scala/npc/core/LSU.scala:87:33, :159:34]
  wire        _state_T_21 = io_out_ready & (&state);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/npc/core/LSU.scala:93:120, :139:27]
  always_comb begin	// @[src/main/scala/npc/core/LSU.scala:94:35]
    casez (state)	// @[src/main/scala/npc/core/LSU.scala:93:120, :94:35]
      3'b000:
        casez_tmp =
          _state_T_2 & io_in_bits_wen ? 3'h1 : _state_T_2 & io_in_bits_ren ? 3'h5 : 3'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/LSU.scala:54:7, :94:35, :99:23, :100:23]
      3'b001:
        casez_tmp = awfire & wfire ? 3'h4 : awfire ? 3'h3 : wfire ? 3'h2 : 3'h1;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/LSU.scala:54:7, :86:34, :87:33, :94:35, :106:19]
      3'b010:
        casez_tmp = awfire ? 3'h4 : 3'h2;	// @[src/main/scala/npc/core/LSU.scala:54:7, :86:34, :94:35, :111:23]
      3'b011:
        casez_tmp = wfire ? 3'h4 : 3'h3;	// @[src/main/scala/npc/core/LSU.scala:54:7, :87:33, :94:35, :112:23]
      3'b100:
        casez_tmp = bfire & _state_T_21 ? 3'h0 : bfire ? 3'h7 : 3'h4;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/LSU.scala:54:7, :83:43, :88:33, :94:35, :116:18]
      3'b101:
        casez_tmp = isSetRaddr & io_master_arready ? 3'h6 : 3'h5;	// @[src/main/scala/npc/core/LSU.scala:54:7, :89:34, :94:35, :120:23, :137:27]
      3'b110:
        casez_tmp = rfire & _state_T_21 ? 3'h0 : {2'h3, rfire};	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/LSU.scala:54:7, :90:33, :94:35, :124:18]
      default:
        casez_tmp = _state_T_21 ? 3'h0 : 3'h7;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/npc/core/LSU.scala:54:7, :83:43, :94:35, :128:22]
    endcase	// @[src/main/scala/npc/core/LSU.scala:93:120, :94:35]
  end // always_comb
  assign isIdle = state == 3'h0;	// @[src/main/scala/npc/core/LSU.scala:54:7, :93:120, :132:27]
  wire        isSetWrite = state == 3'h1;	// @[src/main/scala/npc/core/LSU.scala:54:7, :93:120, :133:27]
  assign isWaitBresp = state == 3'h4;	// @[src/main/scala/npc/core/LSU.scala:54:7, :93:120, :136:27]
  assign isSetRaddr = state == 3'h5;	// @[src/main/scala/npc/core/LSU.scala:54:7, :93:120, :137:27]
  assign isWaitRead = state == 3'h6;	// @[src/main/scala/npc/core/LSU.scala:93:120, :120:23, :138:27]
  `ifndef SYNTHESIS	// @[src/main/scala/npc/core/LSU.scala:141:9]
    wire [38:0] _GEN = 39'h1 << in_memOp[1:0];	// @[src/main/scala/chisel3/util/pla.scala:102:36, src/main/scala/npc/core/LSU.scala:57:24, :141:43]
    always @(posedge clock) begin	// @[src/main/scala/npc/core/LSU.scala:141:9]
      if (~reset & (~(_GEN[32:1]) & in_raddr) != in_raddr) begin	// @[src/main/scala/chisel3/util/pla.scala:114:36, src/main/scala/npc/core/LSU.scala:57:24, :141:{9,28,30,43,52,61}]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/npc/core/LSU.scala:141:9]
          $error("Assertion failed: %x %x\n    at LSU.scala:141 assert((io.master.araddr & ~((1.U(32.W) << size) >> 1.U)) === io.master.araddr, \"%%%%x %%%%x\", io.master.araddr, size)\n",
                 in_raddr, _size_T_1);	// @[src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/npc/core/LSU.scala:57:24, :141:9]
        if (`STOP_COND_)	// @[src/main/scala/npc/core/LSU.scala:141:9]
          $fatal;	// @[src/main/scala/npc/core/LSU.scala:141:9]
      end
      if (~reset & (~(_GEN[32:1]) & in_waddr) != in_waddr) begin	// @[src/main/scala/chisel3/util/pla.scala:114:36, src/main/scala/npc/core/LSU.scala:57:24, :141:{9,30,43,52}, :142:{9,28,61}]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/npc/core/LSU.scala:142:9]
          $error("Assertion failed: %x %x\n    at LSU.scala:142 assert((io.master.awaddr & ~((1.U(32.W) << size) >> 1.U)) === io.master.awaddr, \"%%%%x %%%%x\", io.master.awaddr, size)\n",
                 in_waddr, _size_T_1);	// @[src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/npc/core/LSU.scala:57:24, :142:9]
        if (`STOP_COND_)	// @[src/main/scala/npc/core/LSU.scala:142:9]
          $fatal;	// @[src/main/scala/npc/core/LSU.scala:142:9]
      end
      if (~reset & ~(~bfire | io_master_bresp == 2'h0)) begin	// @[src/main/scala/chisel3/util/pla.scala:114:36, src/main/scala/npc/core/LSU.scala:88:33, :141:9, :143:{9,10,17,36}]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/npc/core/LSU.scala:143:9]
          $error("Assertion failed\n    at LSU.scala:143 assert(!bfire || io.master.bresp === \"b00\".U(2.W))\n");	// @[src/main/scala/npc/core/LSU.scala:143:9]
        if (`STOP_COND_)	// @[src/main/scala/npc/core/LSU.scala:143:9]
          $fatal;	// @[src/main/scala/npc/core/LSU.scala:143:9]
      end
      if (~reset & ~(~rfire | io_master_rresp == 2'h0)) begin	// @[src/main/scala/chisel3/util/pla.scala:114:36, src/main/scala/npc/core/LSU.scala:90:33, :141:9, :144:{9,10,17,36}]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/npc/core/LSU.scala:144:9]
          $error("Assertion failed\n    at LSU.scala:144 assert(!rfire || io.master.rresp === \"b00\".U(2.W))\n");	// @[src/main/scala/npc/core/LSU.scala:144:9]
        if (`STOP_COND_)	// @[src/main/scala/npc/core/LSU.scala:144:9]
          $fatal;	// @[src/main/scala/npc/core/LSU.scala:144:9]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg  [31:0] io_out_bits_rdata_r;	// @[src/main/scala/npc/core/LSU.scala:150:33]
  assign io_master_awvalid_0 = isSetWrite | state == 3'h2;	// @[src/main/scala/npc/core/LSU.scala:54:7, :93:120, :133:27, :134:27, :152:35]
  assign io_master_wlast_0 = isSetWrite | state == 3'h3;	// @[src/main/scala/npc/core/LSU.scala:54:7, :93:120, :133:27, :135:27, :159:34]
  wire [62:0] _io_master_wdata_T_2 = {31'h0, in_wdata} << {58'h0, in_waddr[1:0], 3'h0};	// @[src/main/scala/npc/core/LSU.scala:54:7, :57:24, :69:28, :160:32]
  wire [31:0] lshift = io_master_rdata >> {27'h0, in_raddr[1:0], 3'h0};	// @[src/main/scala/npc/core/LSU.scala:54:7, :57:24, :73:34, :74:33]
  always @(posedge clock) begin	// @[src/main/scala/npc/core/LSU.scala:54:7]
    if (_state_T_2) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      in_memOp <= io_in_bits_memOp;	// @[src/main/scala/npc/core/LSU.scala:57:24]
      in_raddr <= io_in_bits_raddr;	// @[src/main/scala/npc/core/LSU.scala:57:24]
      in_waddr <= io_in_bits_waddr;	// @[src/main/scala/npc/core/LSU.scala:57:24]
      in_wdata <= io_in_bits_wdata;	// @[src/main/scala/npc/core/LSU.scala:57:24]
    end
    if (rfire)	// @[src/main/scala/npc/core/LSU.scala:90:33]
      io_out_bits_rdata_r <=
        in_memOp == 3'h1
          ? {{16{lshift[15]}}, lshift[15:0]}
          : in_memOp == 3'h0
              ? {{24{lshift[7]}}, lshift[7:0]}
              : in_memOp == 3'h5
                  ? {16'h0, lshift[15:0]}
                  : in_memOp == 3'h4 ? {24'h0, lshift[7:0]} : lshift;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/LSU.scala:54:7, :57:24, :74:33, :79:{19,30,36,45}, :80:{19,30,35,44}, :81:35, :82:35, :83:43, :150:33]
    if (reset)	// @[src/main/scala/npc/core/LSU.scala:54:7]
      state <= 3'h0;	// @[src/main/scala/npc/core/LSU.scala:54:7, :93:120]
    else	// @[src/main/scala/npc/core/LSU.scala:54:7]
      state <= casez_tmp;	// @[src/main/scala/npc/core/LSU.scala:93:120, :94:35]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/npc/core/LSU.scala:54:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/core/LSU.scala:54:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/core/LSU.scala:54:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:4];	// @[src/main/scala/npc/core/LSU.scala:54:7]
    initial begin	// @[src/main/scala/npc/core/LSU.scala:54:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/core/LSU.scala:54:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/core/LSU.scala:54:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/npc/core/LSU.scala:54:7]
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/npc/core/LSU.scala:54:7]
        end	// @[src/main/scala/npc/core/LSU.scala:54:7]
        in_memOp = _RANDOM[3'h0][2:0];	// @[src/main/scala/npc/core/LSU.scala:54:7, :57:24]
        in_raddr = {_RANDOM[3'h0][31:4], _RANDOM[3'h1][3:0]};	// @[src/main/scala/npc/core/LSU.scala:54:7, :57:24]
        in_waddr = {_RANDOM[3'h1][31:5], _RANDOM[3'h2][4:0]};	// @[src/main/scala/npc/core/LSU.scala:54:7, :57:24]
        in_wdata = {_RANDOM[3'h2][31:5], _RANDOM[3'h3][4:0]};	// @[src/main/scala/npc/core/LSU.scala:54:7, :57:24]
        state = _RANDOM[3'h3][7:5];	// @[src/main/scala/npc/core/LSU.scala:54:7, :57:24, :93:120]
        io_out_bits_rdata_r = {_RANDOM[3'h3][31:10], _RANDOM[3'h4][9:0]};	// @[src/main/scala/npc/core/LSU.scala:54:7, :57:24, :150:33]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/core/LSU.scala:54:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/core/LSU.scala:54:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_ready = isIdle;	// @[src/main/scala/npc/core/LSU.scala:54:7, :132:27]
  assign io_out_valid = &state;	// @[src/main/scala/npc/core/LSU.scala:54:7, :93:120, :139:27]
  assign io_out_bits_rdata = io_out_bits_rdata_r;	// @[src/main/scala/npc/core/LSU.scala:54:7, :150:33]
  assign io_master_awvalid = io_master_awvalid_0;	// @[src/main/scala/npc/core/LSU.scala:54:7, :152:35]
  assign io_master_awaddr = in_waddr;	// @[src/main/scala/npc/core/LSU.scala:54:7, :57:24]
  assign io_master_wvalid = io_master_wlast_0;	// @[src/main/scala/npc/core/LSU.scala:54:7, :159:34]
  assign io_master_wdata = _io_master_wdata_T_2[31:0];	// @[src/main/scala/npc/core/LSU.scala:54:7, :160:{20,32}]
  assign io_master_wstrb = _wmask_T_1[3:0];	// @[src/main/scala/npc/core/LSU.scala:54:7, :69:{9,17}]
  assign io_master_bready = isWaitBresp;	// @[src/main/scala/npc/core/LSU.scala:54:7, :136:27]
  assign io_master_arvalid = isSetRaddr;	// @[src/main/scala/npc/core/LSU.scala:54:7, :137:27]
  assign io_master_araddr = in_raddr;	// @[src/main/scala/npc/core/LSU.scala:54:7, :57:24]
  assign io_master_rready = isWaitRead;	// @[src/main/scala/npc/core/LSU.scala:54:7, :138:27]
  assign io_master_awsize = _size_T_1;	// @[src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/npc/core/LSU.scala:54:7]
  assign io_master_wlast = io_master_wlast_0;	// @[src/main/scala/npc/core/LSU.scala:54:7, :159:34]
  assign io_master_arsize = _size_T_1;	// @[src/main/scala/chisel3/util/experimental/decode/DecoderBundle.scala:88:106, src/main/scala/npc/core/LSU.scala:54:7]
endmodule

module WBU(	// @[src/main/scala/npc/core/WBU.scala:20:7]
  output        io_in_ready,	// @[src/main/scala/npc/core/WBU.scala:21:14]
  input         io_in_valid,	// @[src/main/scala/npc/core/WBU.scala:21:14]
  input  [4:0]  io_in_bits_wa,	// @[src/main/scala/npc/core/WBU.scala:21:14]
  input  [31:0] io_in_bits_pcCom,	// @[src/main/scala/npc/core/WBU.scala:21:14]
                io_in_bits_aluOut,	// @[src/main/scala/npc/core/WBU.scala:21:14]
                io_in_bits_memOut,	// @[src/main/scala/npc/core/WBU.scala:21:14]
                io_in_bits_csrOut,	// @[src/main/scala/npc/core/WBU.scala:21:14]
  input         io_in_bits_control_regWe,	// @[src/main/scala/npc/core/WBU.scala:21:14]
                io_in_bits_control_pcSrc,	// @[src/main/scala/npc/core/WBU.scala:21:14]
  input  [1:0]  io_in_bits_control_wbSrc,	// @[src/main/scala/npc/core/WBU.scala:21:14]
  input         io_out_ready,	// @[src/main/scala/npc/core/WBU.scala:21:14]
  output        io_out_valid,	// @[src/main/scala/npc/core/WBU.scala:21:14]
  output [31:0] io_out_bits_nextPc,	// @[src/main/scala/npc/core/WBU.scala:21:14]
  output [3:0]  io_RegFileAccess_wa,	// @[src/main/scala/npc/core/WBU.scala:21:14]
  output        io_RegFileAccess_we,	// @[src/main/scala/npc/core/WBU.scala:21:14]
  output [31:0] io_RegFileAccess_wd	// @[src/main/scala/npc/core/WBU.scala:21:14]
);

  reg [31:0] casez_tmp;	// @[src/main/scala/chisel3/util/Mux.scala:126:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/WBU.scala:53:48]
    casez (io_in_bits_control_wbSrc)	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/WBU.scala:53:48]
      2'b00:
        casez_tmp = io_in_bits_aluOut;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/WBU.scala:53:48]
      2'b01:
        casez_tmp = io_in_bits_memOut;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/WBU.scala:53:48]
      2'b10:
        casez_tmp = io_in_bits_csrOut;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/WBU.scala:53:48]
      default:
        casez_tmp = io_in_bits_aluOut;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/WBU.scala:53:48]
    endcase	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/WBU.scala:53:48]
  end // always_comb
  assign io_in_ready = io_out_ready;	// @[src/main/scala/npc/core/WBU.scala:20:7]
  assign io_out_valid = io_in_valid;	// @[src/main/scala/npc/core/WBU.scala:20:7]
  assign io_out_bits_nextPc =
    io_in_bits_control_pcSrc ? io_in_bits_csrOut : io_in_bits_pcCom;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/WBU.scala:20:7]
  assign io_RegFileAccess_wa = io_in_bits_wa[3:0];	// @[src/main/scala/npc/core/WBU.scala:20:7, :59:23]
  assign io_RegFileAccess_we = io_in_bits_control_regWe & io_in_valid;	// @[src/main/scala/npc/core/WBU.scala:20:7, :60:51]
  assign io_RegFileAccess_wd = casez_tmp;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/WBU.scala:20:7]
endmodule

module RegFile(	// @[src/main/scala/npc/core/RegFile.scala:16:7]
  input         clock,	// @[src/main/scala/npc/core/RegFile.scala:16:7]
  input  [3:0]  io_ra1,	// @[src/main/scala/npc/core/RegFile.scala:18:15]
                io_ra2,	// @[src/main/scala/npc/core/RegFile.scala:18:15]
  output [31:0] io_rd1,	// @[src/main/scala/npc/core/RegFile.scala:18:15]
                io_rd2,	// @[src/main/scala/npc/core/RegFile.scala:18:15]
  input  [3:0]  io_wa,	// @[src/main/scala/npc/core/RegFile.scala:18:15]
  input         io_we,	// @[src/main/scala/npc/core/RegFile.scala:18:15]
  input  [31:0] io_wd	// @[src/main/scala/npc/core/RegFile.scala:18:15]
);

  reg  [31:0] reg_0;	// @[src/main/scala/npc/core/RegFile.scala:19:16]
  reg  [31:0] reg_1;	// @[src/main/scala/npc/core/RegFile.scala:19:16]
  reg  [31:0] reg_2;	// @[src/main/scala/npc/core/RegFile.scala:19:16]
  reg  [31:0] reg_3;	// @[src/main/scala/npc/core/RegFile.scala:19:16]
  reg  [31:0] reg_4;	// @[src/main/scala/npc/core/RegFile.scala:19:16]
  reg  [31:0] reg_5;	// @[src/main/scala/npc/core/RegFile.scala:19:16]
  reg  [31:0] reg_6;	// @[src/main/scala/npc/core/RegFile.scala:19:16]
  reg  [31:0] reg_7;	// @[src/main/scala/npc/core/RegFile.scala:19:16]
  reg  [31:0] reg_8;	// @[src/main/scala/npc/core/RegFile.scala:19:16]
  reg  [31:0] reg_9;	// @[src/main/scala/npc/core/RegFile.scala:19:16]
  reg  [31:0] reg_10;	// @[src/main/scala/npc/core/RegFile.scala:19:16]
  reg  [31:0] reg_11;	// @[src/main/scala/npc/core/RegFile.scala:19:16]
  reg  [31:0] reg_12;	// @[src/main/scala/npc/core/RegFile.scala:19:16]
  reg  [31:0] reg_13;	// @[src/main/scala/npc/core/RegFile.scala:19:16]
  reg  [31:0] reg_14;	// @[src/main/scala/npc/core/RegFile.scala:19:16]
  reg  [31:0] reg_15;	// @[src/main/scala/npc/core/RegFile.scala:19:16]
  reg  [31:0] casez_tmp;	// @[src/main/scala/npc/core/RegFile.scala:20:20]
  always_comb begin	// @[src/main/scala/npc/core/RegFile.scala:20:20]
    casez (io_ra1)	// @[src/main/scala/npc/core/RegFile.scala:20:20]
      4'b0000:
        casez_tmp = reg_0;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b0001:
        casez_tmp = reg_1;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b0010:
        casez_tmp = reg_2;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b0011:
        casez_tmp = reg_3;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b0100:
        casez_tmp = reg_4;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b0101:
        casez_tmp = reg_5;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b0110:
        casez_tmp = reg_6;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b0111:
        casez_tmp = reg_7;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b1000:
        casez_tmp = reg_8;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b1001:
        casez_tmp = reg_9;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b1010:
        casez_tmp = reg_10;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b1011:
        casez_tmp = reg_11;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b1100:
        casez_tmp = reg_12;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b1101:
        casez_tmp = reg_13;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b1110:
        casez_tmp = reg_14;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      default:
        casez_tmp = reg_15;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
    endcase	// @[src/main/scala/npc/core/RegFile.scala:20:20]
  end // always_comb
  reg  [31:0] casez_tmp_0;	// @[src/main/scala/npc/core/RegFile.scala:21:20]
  always_comb begin	// @[src/main/scala/npc/core/RegFile.scala:20:20]
    casez (io_ra2)	// @[src/main/scala/npc/core/RegFile.scala:20:20]
      4'b0000:
        casez_tmp_0 = reg_0;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b0001:
        casez_tmp_0 = reg_1;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b0010:
        casez_tmp_0 = reg_2;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b0011:
        casez_tmp_0 = reg_3;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b0100:
        casez_tmp_0 = reg_4;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b0101:
        casez_tmp_0 = reg_5;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b0110:
        casez_tmp_0 = reg_6;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b0111:
        casez_tmp_0 = reg_7;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b1000:
        casez_tmp_0 = reg_8;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b1001:
        casez_tmp_0 = reg_9;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b1010:
        casez_tmp_0 = reg_10;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b1011:
        casez_tmp_0 = reg_11;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b1100:
        casez_tmp_0 = reg_12;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b1101:
        casez_tmp_0 = reg_13;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b1110:
        casez_tmp_0 = reg_14;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      default:
        casez_tmp_0 = reg_15;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
    endcase	// @[src/main/scala/npc/core/RegFile.scala:20:20]
  end // always_comb
  reg  [31:0] casez_tmp_1;	// @[src/main/scala/npc/core/RegFile.scala:22:20]
  always_comb begin	// @[src/main/scala/npc/core/RegFile.scala:20:20]
    casez (io_wa)	// @[src/main/scala/npc/core/RegFile.scala:20:20]
      4'b0000:
        casez_tmp_1 = reg_0;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b0001:
        casez_tmp_1 = reg_1;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b0010:
        casez_tmp_1 = reg_2;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b0011:
        casez_tmp_1 = reg_3;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b0100:
        casez_tmp_1 = reg_4;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b0101:
        casez_tmp_1 = reg_5;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b0110:
        casez_tmp_1 = reg_6;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b0111:
        casez_tmp_1 = reg_7;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b1000:
        casez_tmp_1 = reg_8;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b1001:
        casez_tmp_1 = reg_9;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b1010:
        casez_tmp_1 = reg_10;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b1011:
        casez_tmp_1 = reg_11;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b1100:
        casez_tmp_1 = reg_12;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b1101:
        casez_tmp_1 = reg_13;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      4'b1110:
        casez_tmp_1 = reg_14;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
      default:
        casez_tmp_1 = reg_15;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :20:20]
    endcase	// @[src/main/scala/npc/core/RegFile.scala:20:20]
  end // always_comb
  wire        _reg_T_1 = io_we & (|io_wa);	// @[src/main/scala/npc/core/RegFile.scala:22:{27,36}]
  always @(posedge clock) begin	// @[src/main/scala/npc/core/RegFile.scala:16:7]
    if (io_wa == 4'h0) begin	// @[src/main/scala/npc/core/RegFile.scala:16:7, :22:14]
      if (_reg_T_1)	// @[src/main/scala/npc/core/RegFile.scala:22:27]
        reg_0 <= io_wd;	// @[src/main/scala/npc/core/RegFile.scala:19:16]
      else	// @[src/main/scala/npc/core/RegFile.scala:22:27]
        reg_0 <= casez_tmp_1;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :22:20]
    end
    if (io_wa == 4'h1) begin	// @[src/main/scala/npc/core/RegFile.scala:16:7, :22:14]
      if (_reg_T_1)	// @[src/main/scala/npc/core/RegFile.scala:22:27]
        reg_1 <= io_wd;	// @[src/main/scala/npc/core/RegFile.scala:19:16]
      else	// @[src/main/scala/npc/core/RegFile.scala:22:27]
        reg_1 <= casez_tmp_1;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :22:20]
    end
    if (io_wa == 4'h2) begin	// @[src/main/scala/npc/core/RegFile.scala:16:7, :22:14]
      if (_reg_T_1)	// @[src/main/scala/npc/core/RegFile.scala:22:27]
        reg_2 <= io_wd;	// @[src/main/scala/npc/core/RegFile.scala:19:16]
      else	// @[src/main/scala/npc/core/RegFile.scala:22:27]
        reg_2 <= casez_tmp_1;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :22:20]
    end
    if (io_wa == 4'h3) begin	// @[src/main/scala/npc/core/RegFile.scala:16:7, :22:14]
      if (_reg_T_1)	// @[src/main/scala/npc/core/RegFile.scala:22:27]
        reg_3 <= io_wd;	// @[src/main/scala/npc/core/RegFile.scala:19:16]
      else	// @[src/main/scala/npc/core/RegFile.scala:22:27]
        reg_3 <= casez_tmp_1;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :22:20]
    end
    if (io_wa == 4'h4) begin	// @[src/main/scala/npc/core/RegFile.scala:16:7, :22:14]
      if (_reg_T_1)	// @[src/main/scala/npc/core/RegFile.scala:22:27]
        reg_4 <= io_wd;	// @[src/main/scala/npc/core/RegFile.scala:19:16]
      else	// @[src/main/scala/npc/core/RegFile.scala:22:27]
        reg_4 <= casez_tmp_1;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :22:20]
    end
    if (io_wa == 4'h5) begin	// @[src/main/scala/npc/core/RegFile.scala:16:7, :22:14]
      if (_reg_T_1)	// @[src/main/scala/npc/core/RegFile.scala:22:27]
        reg_5 <= io_wd;	// @[src/main/scala/npc/core/RegFile.scala:19:16]
      else	// @[src/main/scala/npc/core/RegFile.scala:22:27]
        reg_5 <= casez_tmp_1;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :22:20]
    end
    if (io_wa == 4'h6) begin	// @[src/main/scala/npc/core/RegFile.scala:16:7, :22:14]
      if (_reg_T_1)	// @[src/main/scala/npc/core/RegFile.scala:22:27]
        reg_6 <= io_wd;	// @[src/main/scala/npc/core/RegFile.scala:19:16]
      else	// @[src/main/scala/npc/core/RegFile.scala:22:27]
        reg_6 <= casez_tmp_1;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :22:20]
    end
    if (io_wa == 4'h7) begin	// @[src/main/scala/npc/core/RegFile.scala:16:7, :22:14]
      if (_reg_T_1)	// @[src/main/scala/npc/core/RegFile.scala:22:27]
        reg_7 <= io_wd;	// @[src/main/scala/npc/core/RegFile.scala:19:16]
      else	// @[src/main/scala/npc/core/RegFile.scala:22:27]
        reg_7 <= casez_tmp_1;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :22:20]
    end
    if (io_wa == 4'h8) begin	// @[src/main/scala/npc/core/RegFile.scala:16:7, :22:14]
      if (_reg_T_1)	// @[src/main/scala/npc/core/RegFile.scala:22:27]
        reg_8 <= io_wd;	// @[src/main/scala/npc/core/RegFile.scala:19:16]
      else	// @[src/main/scala/npc/core/RegFile.scala:22:27]
        reg_8 <= casez_tmp_1;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :22:20]
    end
    if (io_wa == 4'h9) begin	// @[src/main/scala/npc/core/RegFile.scala:16:7, :22:14]
      if (_reg_T_1)	// @[src/main/scala/npc/core/RegFile.scala:22:27]
        reg_9 <= io_wd;	// @[src/main/scala/npc/core/RegFile.scala:19:16]
      else	// @[src/main/scala/npc/core/RegFile.scala:22:27]
        reg_9 <= casez_tmp_1;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :22:20]
    end
    if (io_wa == 4'hA) begin	// @[src/main/scala/npc/core/RegFile.scala:16:7, :22:14]
      if (_reg_T_1)	// @[src/main/scala/npc/core/RegFile.scala:22:27]
        reg_10 <= io_wd;	// @[src/main/scala/npc/core/RegFile.scala:19:16]
      else	// @[src/main/scala/npc/core/RegFile.scala:22:27]
        reg_10 <= casez_tmp_1;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :22:20]
    end
    if (io_wa == 4'hB) begin	// @[src/main/scala/npc/core/RegFile.scala:16:7, :22:14]
      if (_reg_T_1)	// @[src/main/scala/npc/core/RegFile.scala:22:27]
        reg_11 <= io_wd;	// @[src/main/scala/npc/core/RegFile.scala:19:16]
      else	// @[src/main/scala/npc/core/RegFile.scala:22:27]
        reg_11 <= casez_tmp_1;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :22:20]
    end
    if (io_wa == 4'hC) begin	// @[src/main/scala/npc/core/RegFile.scala:16:7, :22:14]
      if (_reg_T_1)	// @[src/main/scala/npc/core/RegFile.scala:22:27]
        reg_12 <= io_wd;	// @[src/main/scala/npc/core/RegFile.scala:19:16]
      else	// @[src/main/scala/npc/core/RegFile.scala:22:27]
        reg_12 <= casez_tmp_1;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :22:20]
    end
    if (io_wa == 4'hD) begin	// @[src/main/scala/npc/core/RegFile.scala:16:7, :22:14]
      if (_reg_T_1)	// @[src/main/scala/npc/core/RegFile.scala:22:27]
        reg_13 <= io_wd;	// @[src/main/scala/npc/core/RegFile.scala:19:16]
      else	// @[src/main/scala/npc/core/RegFile.scala:22:27]
        reg_13 <= casez_tmp_1;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :22:20]
    end
    if (io_wa == 4'hE) begin	// @[src/main/scala/npc/core/RegFile.scala:16:7, :22:14]
      if (_reg_T_1)	// @[src/main/scala/npc/core/RegFile.scala:22:27]
        reg_14 <= io_wd;	// @[src/main/scala/npc/core/RegFile.scala:19:16]
      else	// @[src/main/scala/npc/core/RegFile.scala:22:27]
        reg_14 <= casez_tmp_1;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :22:20]
    end
    if (&io_wa) begin	// @[src/main/scala/npc/core/RegFile.scala:22:14]
      if (_reg_T_1)	// @[src/main/scala/npc/core/RegFile.scala:22:27]
        reg_15 <= io_wd;	// @[src/main/scala/npc/core/RegFile.scala:19:16]
      else	// @[src/main/scala/npc/core/RegFile.scala:22:27]
        reg_15 <= casez_tmp_1;	// @[src/main/scala/npc/core/RegFile.scala:19:16, :22:20]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/npc/core/RegFile.scala:16:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/core/RegFile.scala:16:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/core/RegFile.scala:16:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:15];	// @[src/main/scala/npc/core/RegFile.scala:16:7]
    initial begin	// @[src/main/scala/npc/core/RegFile.scala:16:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/core/RegFile.scala:16:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/core/RegFile.scala:16:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/npc/core/RegFile.scala:16:7]
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          _RANDOM[i[3:0]] = `RANDOM;	// @[src/main/scala/npc/core/RegFile.scala:16:7]
        end	// @[src/main/scala/npc/core/RegFile.scala:16:7]
        reg_0 = _RANDOM[4'h0];	// @[src/main/scala/npc/core/RegFile.scala:16:7, :19:16]
        reg_1 = _RANDOM[4'h1];	// @[src/main/scala/npc/core/RegFile.scala:16:7, :19:16]
        reg_2 = _RANDOM[4'h2];	// @[src/main/scala/npc/core/RegFile.scala:16:7, :19:16]
        reg_3 = _RANDOM[4'h3];	// @[src/main/scala/npc/core/RegFile.scala:16:7, :19:16]
        reg_4 = _RANDOM[4'h4];	// @[src/main/scala/npc/core/RegFile.scala:16:7, :19:16]
        reg_5 = _RANDOM[4'h5];	// @[src/main/scala/npc/core/RegFile.scala:16:7, :19:16]
        reg_6 = _RANDOM[4'h6];	// @[src/main/scala/npc/core/RegFile.scala:16:7, :19:16]
        reg_7 = _RANDOM[4'h7];	// @[src/main/scala/npc/core/RegFile.scala:16:7, :19:16]
        reg_8 = _RANDOM[4'h8];	// @[src/main/scala/npc/core/RegFile.scala:16:7, :19:16]
        reg_9 = _RANDOM[4'h9];	// @[src/main/scala/npc/core/RegFile.scala:16:7, :19:16]
        reg_10 = _RANDOM[4'hA];	// @[src/main/scala/npc/core/RegFile.scala:16:7, :19:16]
        reg_11 = _RANDOM[4'hB];	// @[src/main/scala/npc/core/RegFile.scala:16:7, :19:16]
        reg_12 = _RANDOM[4'hC];	// @[src/main/scala/npc/core/RegFile.scala:16:7, :19:16]
        reg_13 = _RANDOM[4'hD];	// @[src/main/scala/npc/core/RegFile.scala:16:7, :19:16]
        reg_14 = _RANDOM[4'hE];	// @[src/main/scala/npc/core/RegFile.scala:16:7, :19:16]
        reg_15 = _RANDOM[4'hF];	// @[src/main/scala/npc/core/RegFile.scala:16:7, :19:16]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/core/RegFile.scala:16:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/core/RegFile.scala:16:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rd1 = (|io_ra1) ? casez_tmp : 32'h0;	// @[src/main/scala/npc/core/RegFile.scala:16:7, :20:{20,28}]
  assign io_rd2 = (|io_ra2) ? casez_tmp_0 : 32'h0;	// @[src/main/scala/npc/core/RegFile.scala:16:7, :20:20, :21:{20,28}]
endmodule

module CLINT(	// @[src/main/scala/npc/core/CLINT.scala:11:7]
  input         clock,	// @[src/main/scala/npc/core/CLINT.scala:11:7]
                reset,	// @[src/main/scala/npc/core/CLINT.scala:11:7]
  output        io_awready,	// @[src/main/scala/npc/core/CLINT.scala:12:17]
  input         io_awvalid,	// @[src/main/scala/npc/core/CLINT.scala:12:17]
  input  [31:0] io_awaddr,	// @[src/main/scala/npc/core/CLINT.scala:12:17]
  output        io_wready,	// @[src/main/scala/npc/core/CLINT.scala:12:17]
  input         io_wvalid,	// @[src/main/scala/npc/core/CLINT.scala:12:17]
  input  [31:0] io_wdata,	// @[src/main/scala/npc/core/CLINT.scala:12:17]
  input         io_bready,	// @[src/main/scala/npc/core/CLINT.scala:12:17]
  output        io_bvalid,	// @[src/main/scala/npc/core/CLINT.scala:12:17]
  output [1:0]  io_bresp,	// @[src/main/scala/npc/core/CLINT.scala:12:17]
  output        io_arready,	// @[src/main/scala/npc/core/CLINT.scala:12:17]
  input         io_arvalid,	// @[src/main/scala/npc/core/CLINT.scala:12:17]
  input  [31:0] io_araddr,	// @[src/main/scala/npc/core/CLINT.scala:12:17]
  input         io_rready,	// @[src/main/scala/npc/core/CLINT.scala:12:17]
  output        io_rvalid,	// @[src/main/scala/npc/core/CLINT.scala:12:17]
  output [1:0]  io_rresp,	// @[src/main/scala/npc/core/CLINT.scala:12:17]
  output [31:0] io_rdata	// @[src/main/scala/npc/core/CLINT.scala:12:17]
);

  wire        wready;	// @[src/main/scala/npc/core/CLINT.scala:57:38]
  wire        awready;	// @[src/main/scala/npc/core/CLINT.scala:50:45]
  reg  [2:0]  state;	// @[src/main/scala/npc/core/CLINT.scala:24:28]
  reg  [63:0] mtime;	// @[src/main/scala/npc/core/CLINT.scala:13:22]
  wire        awfire = io_awvalid & awready;	// @[src/main/scala/npc/core/CLINT.scala:15:27, :50:45]
  wire        wfire = io_wvalid & wready;	// @[src/main/scala/npc/core/CLINT.scala:16:26, :57:38]
  wire        arfire = io_arvalid & ~(|state);	// @[src/main/scala/npc/core/CLINT.scala:18:27, :24:28, :25:27]
  wire        bvalid = state == 3'h3;	// @[src/main/scala/npc/core/CLINT.scala:11:7, :24:28, :28:27]
  wire        rvalid = state == 3'h4;	// @[src/main/scala/npc/core/CLINT.scala:11:7, :24:28, :29:27]
  assign awready = ~(|state) | state == 3'h1;	// @[src/main/scala/npc/core/CLINT.scala:11:7, :24:28, :25:27, :26:27, :50:45]
  reg  [31:0] writeAddr;	// @[src/main/scala/npc/core/CLINT.scala:51:35]
  assign wready = ~(|state) | state == 3'h2;	// @[src/main/scala/npc/core/CLINT.scala:11:7, :24:28, :25:27, :27:27, :57:38]
  reg  [31:0] writeData;	// @[src/main/scala/npc/core/CLINT.scala:58:28]
  reg  [31:0] readAddr;	// @[src/main/scala/npc/core/CLINT.scala:80:34]
  `ifndef SYNTHESIS	// @[src/main/scala/npc/core/CLINT.scala:20:9]
    always @(posedge clock) begin	// @[src/main/scala/npc/core/CLINT.scala:20:9]
      if (~reset & arfire & (awfire | wfire)) begin	// @[src/main/scala/npc/core/CLINT.scala:15:27, :16:26, :18:27, :20:{9,30}]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/npc/core/CLINT.scala:20:9]
          $error("Assertion failed\n    at CLINT.scala:20 assert(!(arfire && (awfire || wfire)))\n");	// @[src/main/scala/npc/core/CLINT.scala:20:9]
        if (`STOP_COND_)	// @[src/main/scala/npc/core/CLINT.scala:20:9]
          $fatal;	// @[src/main/scala/npc/core/CLINT.scala:20:9]
      end
      if (~reset & writeAddr != {writeAddr[31:2], 2'h0}) begin	// @[src/main/scala/npc/core/CLINT.scala:20:9, :51:35, :52:{35,51,58}, :53:36, :54:9]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/npc/core/CLINT.scala:54:9]
          $error("Assertion failed\n    at CLINT.scala:54 assert(writeAddrAligned)\n");	// @[src/main/scala/npc/core/CLINT.scala:54:9]
        if (`STOP_COND_)	// @[src/main/scala/npc/core/CLINT.scala:54:9]
          $fatal;	// @[src/main/scala/npc/core/CLINT.scala:54:9]
      end
      if (~reset & readAddr != {readAddr[31:2], 2'h0}) begin	// @[src/main/scala/npc/core/CLINT.scala:20:9, :52:58, :80:34, :81:{33,49}, :82:34, :83:9]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/npc/core/CLINT.scala:83:9]
          $error("Assertion failed\n    at CLINT.scala:83 assert(readAddrAligned)\n");	// @[src/main/scala/npc/core/CLINT.scala:83:9]
        if (`STOP_COND_)	// @[src/main/scala/npc/core/CLINT.scala:83:9]
          $fatal;	// @[src/main/scala/npc/core/CLINT.scala:83:9]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        readLow = readAddr[31:2] == 30'h800000;	// @[src/main/scala/npc/core/CLINT.scala:80:34, :81:33, :88:34]
  wire        readHigh = readAddr[31:2] == 30'h800001;	// @[src/main/scala/npc/core/CLINT.scala:80:34, :81:33, :89:34]
  always @(posedge clock) begin	// @[src/main/scala/npc/core/CLINT.scala:11:7]
    if (reset) begin	// @[src/main/scala/npc/core/CLINT.scala:11:7]
      mtime <= 64'h0;	// @[src/main/scala/npc/core/CLINT.scala:13:22]
      state <= 3'h0;	// @[src/main/scala/npc/core/CLINT.scala:11:7, :24:28]
      writeAddr <= 32'h0;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CLINT.scala:51:35]
    end
    else begin	// @[src/main/scala/npc/core/CLINT.scala:11:7]
      mtime <= mtime + 64'h1;	// @[src/main/scala/npc/core/CLINT.scala:13:22, :66:11]
      if (state == 3'h4)	// @[src/main/scala/npc/core/CLINT.scala:11:7, :24:28, :31:35]
        state <= {~(rvalid & io_rready), 2'h0};	// @[src/main/scala/npc/core/CLINT.scala:19:26, :24:28, :29:27, :45:19, :52:58]
      else if (state == 3'h3) begin	// @[src/main/scala/npc/core/CLINT.scala:11:7, :24:28, :31:35]
        if (bvalid & io_bready)	// @[src/main/scala/npc/core/CLINT.scala:17:26, :28:27]
          state <= 3'h0;	// @[src/main/scala/npc/core/CLINT.scala:11:7, :24:28]
        else	// @[src/main/scala/npc/core/CLINT.scala:17:26]
          state <= 3'h3;	// @[src/main/scala/npc/core/CLINT.scala:11:7, :24:28]
      end
      else if (state == 3'h2)	// @[src/main/scala/npc/core/CLINT.scala:11:7, :24:28, :31:35]
        state <= {2'h1, wfire};	// @[src/main/scala/npc/core/CLINT.scala:16:26, :24:28, :43:24]
      else if (state == 3'h1)	// @[src/main/scala/npc/core/CLINT.scala:11:7, :24:28, :31:35]
        state <= {1'h0, awfire, 1'h1};	// @[src/main/scala/npc/core/CLINT.scala:15:27, :20:{9,10}, :24:28, :42:24]
      else if (|state)	// @[src/main/scala/npc/core/CLINT.scala:24:28, :25:27]
        state <= 3'h0;	// @[src/main/scala/npc/core/CLINT.scala:11:7, :24:28]
      else if (arfire)	// @[src/main/scala/npc/core/CLINT.scala:18:27]
        state <= 3'h4;	// @[src/main/scala/npc/core/CLINT.scala:11:7, :24:28]
      else if (awfire & wfire)	// @[src/main/scala/npc/core/CLINT.scala:15:27, :16:26, :37:19]
        state <= 3'h3;	// @[src/main/scala/npc/core/CLINT.scala:11:7, :24:28]
      else if (wfire)	// @[src/main/scala/npc/core/CLINT.scala:16:26]
        state <= 3'h1;	// @[src/main/scala/npc/core/CLINT.scala:11:7, :24:28]
      else	// @[src/main/scala/npc/core/CLINT.scala:16:26]
        state <= {1'h0, awfire, 1'h0};	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CLINT.scala:15:27, :20:10, :24:28]
      if (awfire)	// @[src/main/scala/npc/core/CLINT.scala:15:27]
        writeAddr <= io_awaddr;	// @[src/main/scala/npc/core/CLINT.scala:51:35]
    end
    if (wfire)	// @[src/main/scala/npc/core/CLINT.scala:16:26]
      writeData <= io_wdata;	// @[src/main/scala/npc/core/CLINT.scala:58:28]
    if (arfire)	// @[src/main/scala/npc/core/CLINT.scala:18:27]
      readAddr <= io_araddr;	// @[src/main/scala/npc/core/CLINT.scala:80:34]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/npc/core/CLINT.scala:11:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/core/CLINT.scala:11:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/core/CLINT.scala:11:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:5];	// @[src/main/scala/npc/core/CLINT.scala:11:7]
    initial begin	// @[src/main/scala/npc/core/CLINT.scala:11:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/core/CLINT.scala:11:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/core/CLINT.scala:11:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/npc/core/CLINT.scala:11:7]
        for (logic [2:0] i = 3'h0; i < 3'h6; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/npc/core/CLINT.scala:11:7]
        end	// @[src/main/scala/npc/core/CLINT.scala:11:7]
        mtime = {_RANDOM[3'h0], _RANDOM[3'h1]};	// @[src/main/scala/npc/core/CLINT.scala:11:7, :13:22]
        state = _RANDOM[3'h2][2:0];	// @[src/main/scala/npc/core/CLINT.scala:11:7, :24:28]
        writeAddr = {_RANDOM[3'h2][31:3], _RANDOM[3'h3][2:0]};	// @[src/main/scala/npc/core/CLINT.scala:11:7, :24:28, :51:35]
        writeData = {_RANDOM[3'h3][31:3], _RANDOM[3'h4][2:0]};	// @[src/main/scala/npc/core/CLINT.scala:11:7, :51:35, :58:28]
        readAddr = {_RANDOM[3'h4][31:7], _RANDOM[3'h5][6:0]};	// @[src/main/scala/npc/core/CLINT.scala:11:7, :58:28, :80:34]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/core/CLINT.scala:11:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/core/CLINT.scala:11:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_awready = awready;	// @[src/main/scala/npc/core/CLINT.scala:11:7, :50:45]
  assign io_wready = wready;	// @[src/main/scala/npc/core/CLINT.scala:11:7, :57:38]
  assign io_bvalid = bvalid;	// @[src/main/scala/npc/core/CLINT.scala:11:7, :28:27]
  assign io_bresp = {2{bvalid}};	// @[src/main/scala/npc/core/CLINT.scala:11:7, :28:27, :75:8]
  assign io_arready = ~(|state);	// @[src/main/scala/npc/core/CLINT.scala:11:7, :24:28, :25:27]
  assign io_rvalid = rvalid;	// @[src/main/scala/npc/core/CLINT.scala:11:7, :29:27]
  assign io_rresp = {2{rvalid & ~(readLow | readHigh)}};	// @[src/main/scala/npc/core/CLINT.scala:11:7, :29:27, :88:34, :89:34, :97:28, :99:{8,16,19}]
  assign io_rdata =
    rvalid & readLow ? mtime[31:0] : rvalid & readHigh ? mtime[63:32] : 32'h0;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CLINT.scala:11:7, :13:22, :29:27, :68:38, :69:52, :88:34, :89:34, :93:15, :94:15]
endmodule

module AXI4Interconnect(	// @[src/main/scala/npc/axi4/AXI4.scala:293:7]
  input         clock,	// @[src/main/scala/npc/axi4/AXI4.scala:293:7]
                reset,	// @[src/main/scala/npc/axi4/AXI4.scala:293:7]
  output        io_fanIn_0_arready,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  input         io_fanIn_0_arvalid,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  input  [31:0] io_fanIn_0_araddr,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  input         io_fanIn_0_rready,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  output        io_fanIn_0_rvalid,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  output [1:0]  io_fanIn_0_rresp,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  output [31:0] io_fanIn_0_rdata,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  output        io_fanIn_1_awready,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  input         io_fanIn_1_awvalid,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  input  [31:0] io_fanIn_1_awaddr,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  output        io_fanIn_1_wready,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  input         io_fanIn_1_wvalid,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  input  [31:0] io_fanIn_1_wdata,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  input  [3:0]  io_fanIn_1_wstrb,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  input         io_fanIn_1_bready,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  output        io_fanIn_1_bvalid,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  output [1:0]  io_fanIn_1_bresp,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  output        io_fanIn_1_arready,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  input         io_fanIn_1_arvalid,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  input  [31:0] io_fanIn_1_araddr,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  input         io_fanIn_1_rready,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  output        io_fanIn_1_rvalid,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  output [1:0]  io_fanIn_1_rresp,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  output [31:0] io_fanIn_1_rdata,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  input  [2:0]  io_fanIn_1_awsize,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  input         io_fanIn_1_wlast,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  input  [2:0]  io_fanIn_1_arsize,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  input         io_fanOut_0_awready,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  output        io_fanOut_0_awvalid,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  output [31:0] io_fanOut_0_awaddr,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  input         io_fanOut_0_wready,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  output        io_fanOut_0_wvalid,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  output [31:0] io_fanOut_0_wdata,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  output        io_fanOut_0_bready,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  input         io_fanOut_0_bvalid,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  input  [1:0]  io_fanOut_0_bresp,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  input         io_fanOut_0_arready,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  output        io_fanOut_0_arvalid,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  output [31:0] io_fanOut_0_araddr,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  output        io_fanOut_0_rready,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  input         io_fanOut_0_rvalid,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  input  [1:0]  io_fanOut_0_rresp,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  input  [31:0] io_fanOut_0_rdata,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  input         io_fanOut_1_awready,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  output        io_fanOut_1_awvalid,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  output [31:0] io_fanOut_1_awaddr,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  input         io_fanOut_1_wready,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  output        io_fanOut_1_wvalid,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  output [31:0] io_fanOut_1_wdata,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  output [3:0]  io_fanOut_1_wstrb,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  output        io_fanOut_1_bready,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  input         io_fanOut_1_bvalid,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  input  [1:0]  io_fanOut_1_bresp,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  input         io_fanOut_1_arready,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  output        io_fanOut_1_arvalid,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  output [31:0] io_fanOut_1_araddr,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  output        io_fanOut_1_rready,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  input         io_fanOut_1_rvalid,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  input  [1:0]  io_fanOut_1_rresp,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  input  [31:0] io_fanOut_1_rdata,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  output [2:0]  io_fanOut_1_awsize,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  output [1:0]  io_fanOut_1_awburst,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  output        io_fanOut_1_wlast,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  output [2:0]  io_fanOut_1_arsize,	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
  output [1:0]  io_fanOut_1_arburst	// @[src/main/scala/npc/axi4/AXI4.scala:294:14]
);

  wire        _GEN;	// @[src/main/scala/npc/axi4/AXI4.scala:358:17, :364:21, :365:27]
  wire        _GEN_0;	// @[src/main/scala/npc/axi4/AXI4.scala:358:17, :364:21, :365:27]
  wire        _GEN_1;	// @[src/main/scala/npc/axi4/AXI4.scala:365:27]
  wire        _GEN_2;	// @[src/main/scala/npc/axi4/AXI4.scala:365:27]
  wire        _GEN_3;	// @[src/main/scala/npc/axi4/AXI4.scala:365:27]
  reg  [1:0]  state;	// @[src/main/scala/npc/axi4/AXI4.scala:301:28]
  reg         selectedReg;	// @[src/main/scala/npc/axi4/AXI4.scala:313:37]
  wire [1:0]  _GEN_4 = {1'h0, ~io_fanIn_0_arvalid};	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/npc/axi4/AXI4.scala:293:7, :314:41]
  wire [1:0]  _isWaddrTransaction_T = {io_fanIn_1_awvalid, 1'h0} >> _GEN_4;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :307:63, :314:41]
  wire [1:0]  _isWdataTransaction_T = {io_fanIn_1_wvalid, 1'h0} >> _GEN_4;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :308:62, :314:41, :315:41]
  wire [1:0]  _isReadTransaction_T = {io_fanIn_1_arvalid, io_fanIn_0_arvalid} >> _GEN_4;	// @[src/main/scala/npc/axi4/AXI4.scala:309:63, :314:41, :316:40]
  `ifndef SYNTHESIS	// @[src/main/scala/npc/axi4/AXI4.scala:317:9]
    always @(posedge clock) begin	// @[src/main/scala/npc/axi4/AXI4.scala:317:9]
      if (~reset & (_isWaddrTransaction_T[0] | _isWdataTransaction_T[0])
          & _isReadTransaction_T[0]) begin	// @[src/main/scala/npc/axi4/AXI4.scala:314:41, :315:41, :316:40, :317:{9,32}]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/scala/npc/axi4/AXI4.scala:317:9]
          $error("Assertion failed\n    at AXI4.scala:317 assert(!((isWaddrTransaction || isWdataTransaction) && isReadTransaction))\n");	// @[src/main/scala/npc/axi4/AXI4.scala:317:9]
        if (`STOP_COND_)	// @[src/main/scala/npc/axi4/AXI4.scala:317:9]
          $fatal;	// @[src/main/scala/npc/axi4/AXI4.scala:317:9]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_5 = selectedReg & io_fanIn_1_bready;	// @[src/main/scala/npc/axi4/AXI4.scala:313:37, :321:45]
  wire        _GEN_6 = selectedReg ? io_fanIn_1_rready : io_fanIn_0_rready;	// @[src/main/scala/npc/axi4/AXI4.scala:313:37, :323:45]
  reg  [1:0]  casez_tmp;	// @[src/main/scala/npc/axi4/AXI4.scala:325:35]
  wire        _GEN_7 = selectedReg ? _GEN : _GEN_0;	// @[src/main/scala/npc/axi4/AXI4.scala:313:37, :320:45, :358:17, :364:21, :365:27]
  always_comb begin	// @[src/main/scala/npc/axi4/AXI4.scala:325:35]
    casez (state)	// @[src/main/scala/npc/axi4/AXI4.scala:301:28, :325:35]
      2'b00:
        casez_tmp =
          _isWaddrTransaction_T[0] & _isWdataTransaction_T[0]
            ? 2'h2
            : _isWaddrTransaction_T[0] ? 2'h1 : {2{_isReadTransaction_T[0]}};	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/axi4/AXI4.scala:294:14, :304:27, :314:41, :315:41, :316:40, :325:35, :330:31, :365:27]
      2'b01:
        casez_tmp = selectedReg & io_fanIn_1_wvalid & _GEN_7 & _GEN_3 ? 2'h2 : 2'h1;	// @[src/main/scala/npc/axi4/AXI4.scala:294:14, :304:27, :313:37, :320:45, :325:35, :335:24, :358:17, :364:21, :365:27]
      2'b10:
        casez_tmp = {~(_GEN_7 & _GEN_2 & _GEN_5), 1'h0};	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :320:45, :321:45, :325:35, :336:24, :358:17, :364:21, :365:27]
      default:
        casez_tmp = _GEN_7 & _GEN_1 & _GEN_6 ? 2'h0 : 2'h3;	// @[src/main/scala/npc/axi4/AXI4.scala:294:14, :305:27, :320:45, :323:45, :325:35, :337:24, :358:17, :364:21, :365:27]
    endcase	// @[src/main/scala/npc/axi4/AXI4.scala:301:28, :325:35]
  end // always_comb
  wire        fanOutValid = state == 2'h1 | state == 2'h2 | (&state);	// @[src/main/scala/npc/axi4/AXI4.scala:294:14, :301:28, :303:27, :304:27, :305:27, :351:48, :365:27]
  reg         outSelect;	// @[src/main/scala/npc/axi4/AXI4.scala:352:30]
  wire        _GEN_8 = selectedReg ? io_fanIn_1_arvalid : io_fanIn_0_arvalid;	// @[src/main/scala/npc/axi4/AXI4.scala:313:37, :365:27]
  wire [31:0] _GEN_9 = selectedReg ? io_fanIn_1_araddr : io_fanIn_0_araddr;	// @[src/main/scala/npc/axi4/AXI4.scala:313:37, :365:27]
  assign _GEN_3 = outSelect ? io_fanOut_1_wready : io_fanOut_0_wready;	// @[src/main/scala/npc/axi4/AXI4.scala:352:30, :365:27]
  assign _GEN_2 = outSelect ? io_fanOut_1_bvalid : io_fanOut_0_bvalid;	// @[src/main/scala/npc/axi4/AXI4.scala:352:30, :365:27]
  wire        _GEN_10 = outSelect ? io_fanOut_1_arready : io_fanOut_0_arready;	// @[src/main/scala/npc/axi4/AXI4.scala:352:30, :365:27]
  assign _GEN_1 = outSelect ? io_fanOut_1_rvalid : io_fanOut_0_rvalid;	// @[src/main/scala/npc/axi4/AXI4.scala:352:30, :365:27]
  wire [1:0]  _GEN_11 = outSelect ? io_fanOut_1_rresp : io_fanOut_0_rresp;	// @[src/main/scala/npc/axi4/AXI4.scala:352:30, :365:27]
  wire [31:0] _GEN_12 = outSelect ? io_fanOut_1_rdata : io_fanOut_0_rdata;	// @[src/main/scala/npc/axi4/AXI4.scala:352:30, :365:27]
  wire        _GEN_13 = fanOutValid & outSelect;	// @[src/main/scala/npc/axi4/AXI4.scala:351:48, :352:30, :361:14, :364:21, :365:27]
  wire        _GEN_14 = _GEN_13 & selectedReg;	// @[src/main/scala/npc/axi4/AXI4.scala:313:37, :361:14, :364:21, :365:27]
  assign _GEN_0 = fanOutValid & ~selectedReg;	// @[src/main/scala/npc/axi4/AXI4.scala:313:37, :351:48, :358:17, :364:21, :365:27]
  assign _GEN = fanOutValid & selectedReg;	// @[src/main/scala/npc/axi4/AXI4.scala:313:37, :351:48, :358:17, :364:21, :365:27]
  wire        _GEN_15 = fanOutValid & ~outSelect;	// @[src/main/scala/npc/axi4/AXI4.scala:351:48, :352:30, :361:14, :364:21, :365:27]
  wire        _GEN_16 = _GEN_15 & selectedReg;	// @[src/main/scala/npc/axi4/AXI4.scala:313:37, :361:14, :364:21, :365:27]
  wire        isIdle = state == 2'h0;	// @[src/main/scala/npc/axi4/AXI4.scala:294:14, :301:28, :302:27]
  wire [31:0] transAddr =
    isIdle & _isReadTransaction_T[0]
      ? (io_fanIn_0_arvalid ? io_fanIn_0_araddr : io_fanIn_1_araddr)
      : isIdle & _isWaddrTransaction_T[0] & ~io_fanIn_0_arvalid
          ? io_fanIn_1_awaddr
          : 32'h0;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, :126:16, src/main/scala/npc/axi4/AXI4.scala:294:14, :302:27, :314:41, :316:40, :345:17]
  always @(posedge clock) begin	// @[src/main/scala/npc/axi4/AXI4.scala:293:7]
    if (reset) begin	// @[src/main/scala/npc/axi4/AXI4.scala:293:7]
      state <= 2'h0;	// @[src/main/scala/npc/axi4/AXI4.scala:294:14, :301:28]
      selectedReg <= 1'h0;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :313:37]
      outSelect <= 1'h0;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :352:30]
    end
    else begin	// @[src/main/scala/npc/axi4/AXI4.scala:293:7]
      state <= casez_tmp;	// @[src/main/scala/npc/axi4/AXI4.scala:301:28, :325:35]
      if (isIdle) begin	// @[src/main/scala/npc/axi4/AXI4.scala:302:27]
        selectedReg <= ~io_fanIn_0_arvalid;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/npc/axi4/AXI4.scala:313:37]
        outSelect <= ~((|(transAddr[31:25])) & transAddr < 32'h2010000);	// @[src/main/scala/chisel3/util/Mux.scala:50:70, :126:16, src/main/scala/npc/axi4/AXI4.scala:352:30, src/main/scala/npc/dev/Dev.scala:8:{10,19,27}]
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/npc/axi4/AXI4.scala:293:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/axi4/AXI4.scala:293:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/axi4/AXI4.scala:293:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/npc/axi4/AXI4.scala:293:7]
    initial begin	// @[src/main/scala/npc/axi4/AXI4.scala:293:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/axi4/AXI4.scala:293:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/axi4/AXI4.scala:293:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/npc/axi4/AXI4.scala:293:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7]
        state = _RANDOM[/*Zero width*/ 1'b0][1:0];	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :301:28]
        selectedReg = _RANDOM[/*Zero width*/ 1'b0][2];	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :301:28, :313:37]
        outSelect = _RANDOM[/*Zero width*/ 1'b0][3];	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :301:28, :352:30]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/axi4/AXI4.scala:293:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/axi4/AXI4.scala:293:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_fanIn_0_arready = _GEN_0 & _GEN_10;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :358:17, :364:21, :365:27]
  assign io_fanIn_0_rvalid = _GEN_0 & _GEN_1;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :358:17, :364:21, :365:27]
  assign io_fanIn_0_rresp = _GEN_0 ? _GEN_11 : 2'h0;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :294:14, :358:17, :364:21, :365:27]
  assign io_fanIn_0_rdata = _GEN_0 ? _GEN_12 : 32'h0;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :294:14, :358:17, :364:21, :365:27]
  assign io_fanIn_1_awready =
    _GEN & (outSelect ? io_fanOut_1_awready : io_fanOut_0_awready);	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :352:30, :358:17, :364:21, :365:27]
  assign io_fanIn_1_wready = _GEN & _GEN_3;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :358:17, :364:21, :365:27]
  assign io_fanIn_1_bvalid = _GEN & _GEN_2;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :358:17, :364:21, :365:27]
  assign io_fanIn_1_bresp =
    _GEN ? (outSelect ? io_fanOut_1_bresp : io_fanOut_0_bresp) : 2'h0;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :294:14, :352:30, :358:17, :364:21, :365:27]
  assign io_fanIn_1_arready = _GEN & _GEN_10;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :358:17, :364:21, :365:27]
  assign io_fanIn_1_rvalid = _GEN & _GEN_1;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :358:17, :364:21, :365:27]
  assign io_fanIn_1_rresp = _GEN ? _GEN_11 : 2'h0;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :294:14, :358:17, :364:21, :365:27]
  assign io_fanIn_1_rdata = _GEN ? _GEN_12 : 32'h0;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :294:14, :358:17, :364:21, :365:27]
  assign io_fanOut_0_awvalid = _GEN_16 & io_fanIn_1_awvalid;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :361:14, :364:21, :365:27]
  assign io_fanOut_0_awaddr = _GEN_16 ? io_fanIn_1_awaddr : 32'h0;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :294:14, :361:14, :364:21, :365:27]
  assign io_fanOut_0_wvalid = _GEN_16 & io_fanIn_1_wvalid;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :361:14, :364:21, :365:27]
  assign io_fanOut_0_wdata = _GEN_16 ? io_fanIn_1_wdata : 32'h0;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :294:14, :361:14, :364:21, :365:27]
  assign io_fanOut_0_bready = ~_GEN_15 | _GEN_5;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :321:45, :361:14, :364:21, :365:27]
  assign io_fanOut_0_arvalid = _GEN_15 & _GEN_8;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :361:14, :364:21, :365:27]
  assign io_fanOut_0_araddr = _GEN_15 ? _GEN_9 : 32'h0;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :294:14, :361:14, :364:21, :365:27]
  assign io_fanOut_0_rready = ~_GEN_15 | _GEN_6;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :323:45, :361:14, :364:21, :365:27]
  assign io_fanOut_1_awvalid = _GEN_14 & io_fanIn_1_awvalid;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :361:14, :364:21, :365:27]
  assign io_fanOut_1_awaddr = _GEN_14 ? io_fanIn_1_awaddr : 32'h0;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :294:14, :361:14, :364:21, :365:27]
  assign io_fanOut_1_wvalid = _GEN_14 & io_fanIn_1_wvalid;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :361:14, :364:21, :365:27]
  assign io_fanOut_1_wdata = _GEN_14 ? io_fanIn_1_wdata : 32'h0;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :294:14, :361:14, :364:21, :365:27]
  assign io_fanOut_1_wstrb = _GEN_14 ? io_fanIn_1_wstrb : 4'h0;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :294:14, :361:14, :364:21, :365:27]
  assign io_fanOut_1_bready = ~_GEN_13 | _GEN_5;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :321:45, :361:14, :364:21, :365:27]
  assign io_fanOut_1_arvalid = _GEN_13 & _GEN_8;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :361:14, :364:21, :365:27]
  assign io_fanOut_1_araddr = _GEN_13 ? _GEN_9 : 32'h0;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :294:14, :361:14, :364:21, :365:27]
  assign io_fanOut_1_rready = ~_GEN_13 | _GEN_6;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :323:45, :361:14, :364:21, :365:27]
  assign io_fanOut_1_awsize = _GEN_14 ? io_fanIn_1_awsize : 3'h0;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :294:14, :361:14, :364:21, :365:27]
  assign io_fanOut_1_awburst = {1'h0, _GEN_14};	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :361:14, :364:21, :365:27]
  assign io_fanOut_1_wlast = _GEN_14 & io_fanIn_1_wlast;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :361:14, :364:21, :365:27]
  assign io_fanOut_1_arsize = _GEN_13 ? (selectedReg ? io_fanIn_1_arsize : 3'h2) : 3'h0;	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :294:14, :313:37, :361:14, :364:21, :365:27]
  assign io_fanOut_1_arburst = {1'h0, _GEN_13};	// @[src/main/scala/npc/axi4/AXI4.scala:293:7, :361:14, :364:21, :365:27]
endmodule

module RVCPU(	// @[src/main/scala/npc/NPC.scala:16:7]
  input         clock,	// @[src/main/scala/npc/NPC.scala:16:7]
                reset,	// @[src/main/scala/npc/NPC.scala:16:7]
                io_interrupt,	// @[src/main/scala/npc/NPC.scala:23:14]
                io_master_awready,	// @[src/main/scala/npc/NPC.scala:23:14]
  output        io_master_awvalid,	// @[src/main/scala/npc/NPC.scala:23:14]
  output [31:0] io_master_awaddr,	// @[src/main/scala/npc/NPC.scala:23:14]
  input         io_master_wready,	// @[src/main/scala/npc/NPC.scala:23:14]
  output        io_master_wvalid,	// @[src/main/scala/npc/NPC.scala:23:14]
  output [31:0] io_master_wdata,	// @[src/main/scala/npc/NPC.scala:23:14]
  output [3:0]  io_master_wstrb,	// @[src/main/scala/npc/NPC.scala:23:14]
  output        io_master_bready,	// @[src/main/scala/npc/NPC.scala:23:14]
  input         io_master_bvalid,	// @[src/main/scala/npc/NPC.scala:23:14]
  input  [1:0]  io_master_bresp,	// @[src/main/scala/npc/NPC.scala:23:14]
  input         io_master_arready,	// @[src/main/scala/npc/NPC.scala:23:14]
  output        io_master_arvalid,	// @[src/main/scala/npc/NPC.scala:23:14]
  output [31:0] io_master_araddr,	// @[src/main/scala/npc/NPC.scala:23:14]
  output        io_master_rready,	// @[src/main/scala/npc/NPC.scala:23:14]
  input         io_master_rvalid,	// @[src/main/scala/npc/NPC.scala:23:14]
  input  [1:0]  io_master_rresp,	// @[src/main/scala/npc/NPC.scala:23:14]
  input  [31:0] io_master_rdata,	// @[src/main/scala/npc/NPC.scala:23:14]
  output [3:0]  io_master_awid,	// @[src/main/scala/npc/NPC.scala:23:14]
  output [7:0]  io_master_awlen,	// @[src/main/scala/npc/NPC.scala:23:14]
  output [2:0]  io_master_awsize,	// @[src/main/scala/npc/NPC.scala:23:14]
  output [1:0]  io_master_awburst,	// @[src/main/scala/npc/NPC.scala:23:14]
  output        io_master_wlast,	// @[src/main/scala/npc/NPC.scala:23:14]
  input  [3:0]  io_master_bid,	// @[src/main/scala/npc/NPC.scala:23:14]
  output [3:0]  io_master_arid,	// @[src/main/scala/npc/NPC.scala:23:14]
  output [7:0]  io_master_arlen,	// @[src/main/scala/npc/NPC.scala:23:14]
  output [2:0]  io_master_arsize,	// @[src/main/scala/npc/NPC.scala:23:14]
  output [1:0]  io_master_arburst,	// @[src/main/scala/npc/NPC.scala:23:14]
  input         io_master_rlast,	// @[src/main/scala/npc/NPC.scala:23:14]
  input  [3:0]  io_master_rid,	// @[src/main/scala/npc/NPC.scala:23:14]
  output        io_slave_awready,	// @[src/main/scala/npc/NPC.scala:23:14]
  input         io_slave_awvalid,	// @[src/main/scala/npc/NPC.scala:23:14]
  input  [31:0] io_slave_awaddr,	// @[src/main/scala/npc/NPC.scala:23:14]
  output        io_slave_wready,	// @[src/main/scala/npc/NPC.scala:23:14]
  input         io_slave_wvalid,	// @[src/main/scala/npc/NPC.scala:23:14]
  input  [31:0] io_slave_wdata,	// @[src/main/scala/npc/NPC.scala:23:14]
  input  [3:0]  io_slave_wstrb,	// @[src/main/scala/npc/NPC.scala:23:14]
  input         io_slave_bready,	// @[src/main/scala/npc/NPC.scala:23:14]
  output        io_slave_bvalid,	// @[src/main/scala/npc/NPC.scala:23:14]
  output [1:0]  io_slave_bresp,	// @[src/main/scala/npc/NPC.scala:23:14]
  output        io_slave_arready,	// @[src/main/scala/npc/NPC.scala:23:14]
  input         io_slave_arvalid,	// @[src/main/scala/npc/NPC.scala:23:14]
  input  [31:0] io_slave_araddr,	// @[src/main/scala/npc/NPC.scala:23:14]
  input         io_slave_rready,	// @[src/main/scala/npc/NPC.scala:23:14]
  output        io_slave_rvalid,	// @[src/main/scala/npc/NPC.scala:23:14]
  output [1:0]  io_slave_rresp,	// @[src/main/scala/npc/NPC.scala:23:14]
  output [31:0] io_slave_rdata,	// @[src/main/scala/npc/NPC.scala:23:14]
  input  [3:0]  io_slave_awid,	// @[src/main/scala/npc/NPC.scala:23:14]
  input  [7:0]  io_slave_awlen,	// @[src/main/scala/npc/NPC.scala:23:14]
  input  [2:0]  io_slave_awsize,	// @[src/main/scala/npc/NPC.scala:23:14]
  input  [1:0]  io_slave_awburst,	// @[src/main/scala/npc/NPC.scala:23:14]
  input         io_slave_wlast,	// @[src/main/scala/npc/NPC.scala:23:14]
  output [3:0]  io_slave_bid,	// @[src/main/scala/npc/NPC.scala:23:14]
  input  [3:0]  io_slave_arid,	// @[src/main/scala/npc/NPC.scala:23:14]
  input  [7:0]  io_slave_arlen,	// @[src/main/scala/npc/NPC.scala:23:14]
  input  [2:0]  io_slave_arsize,	// @[src/main/scala/npc/NPC.scala:23:14]
  input  [1:0]  io_slave_arburst,	// @[src/main/scala/npc/NPC.scala:23:14]
  output        io_slave_rlast,	// @[src/main/scala/npc/NPC.scala:23:14]
  output [3:0]  io_slave_rid	// @[src/main/scala/npc/NPC.scala:23:14]
);

  wire        _AXI4Interconnect_io_fanIn_0_arready;	// @[src/main/scala/npc/NPC.scala:48:32]
  wire        _AXI4Interconnect_io_fanIn_0_rvalid;	// @[src/main/scala/npc/NPC.scala:48:32]
  wire [1:0]  _AXI4Interconnect_io_fanIn_0_rresp;	// @[src/main/scala/npc/NPC.scala:48:32]
  wire [31:0] _AXI4Interconnect_io_fanIn_0_rdata;	// @[src/main/scala/npc/NPC.scala:48:32]
  wire        _AXI4Interconnect_io_fanIn_1_awready;	// @[src/main/scala/npc/NPC.scala:48:32]
  wire        _AXI4Interconnect_io_fanIn_1_wready;	// @[src/main/scala/npc/NPC.scala:48:32]
  wire        _AXI4Interconnect_io_fanIn_1_bvalid;	// @[src/main/scala/npc/NPC.scala:48:32]
  wire [1:0]  _AXI4Interconnect_io_fanIn_1_bresp;	// @[src/main/scala/npc/NPC.scala:48:32]
  wire        _AXI4Interconnect_io_fanIn_1_arready;	// @[src/main/scala/npc/NPC.scala:48:32]
  wire        _AXI4Interconnect_io_fanIn_1_rvalid;	// @[src/main/scala/npc/NPC.scala:48:32]
  wire [1:0]  _AXI4Interconnect_io_fanIn_1_rresp;	// @[src/main/scala/npc/NPC.scala:48:32]
  wire [31:0] _AXI4Interconnect_io_fanIn_1_rdata;	// @[src/main/scala/npc/NPC.scala:48:32]
  wire        _AXI4Interconnect_io_fanOut_0_awvalid;	// @[src/main/scala/npc/NPC.scala:48:32]
  wire [31:0] _AXI4Interconnect_io_fanOut_0_awaddr;	// @[src/main/scala/npc/NPC.scala:48:32]
  wire        _AXI4Interconnect_io_fanOut_0_wvalid;	// @[src/main/scala/npc/NPC.scala:48:32]
  wire [31:0] _AXI4Interconnect_io_fanOut_0_wdata;	// @[src/main/scala/npc/NPC.scala:48:32]
  wire        _AXI4Interconnect_io_fanOut_0_bready;	// @[src/main/scala/npc/NPC.scala:48:32]
  wire        _AXI4Interconnect_io_fanOut_0_arvalid;	// @[src/main/scala/npc/NPC.scala:48:32]
  wire [31:0] _AXI4Interconnect_io_fanOut_0_araddr;	// @[src/main/scala/npc/NPC.scala:48:32]
  wire        _AXI4Interconnect_io_fanOut_0_rready;	// @[src/main/scala/npc/NPC.scala:48:32]
  wire        _CLINT_io_awready;	// @[src/main/scala/npc/NPC.scala:34:23]
  wire        _CLINT_io_wready;	// @[src/main/scala/npc/NPC.scala:34:23]
  wire        _CLINT_io_bvalid;	// @[src/main/scala/npc/NPC.scala:34:23]
  wire [1:0]  _CLINT_io_bresp;	// @[src/main/scala/npc/NPC.scala:34:23]
  wire        _CLINT_io_arready;	// @[src/main/scala/npc/NPC.scala:34:23]
  wire        _CLINT_io_rvalid;	// @[src/main/scala/npc/NPC.scala:34:23]
  wire [1:0]  _CLINT_io_rresp;	// @[src/main/scala/npc/NPC.scala:34:23]
  wire [31:0] _CLINT_io_rdata;	// @[src/main/scala/npc/NPC.scala:34:23]
  wire [31:0] _RegFile_io_rd1;	// @[src/main/scala/npc/NPC.scala:33:23]
  wire [31:0] _RegFile_io_rd2;	// @[src/main/scala/npc/NPC.scala:33:23]
  wire        _WBU_io_in_ready;	// @[src/main/scala/npc/NPC.scala:29:19]
  wire        _WBU_io_out_valid;	// @[src/main/scala/npc/NPC.scala:29:19]
  wire [31:0] _WBU_io_out_bits_nextPc;	// @[src/main/scala/npc/NPC.scala:29:19]
  wire [3:0]  _WBU_io_RegFileAccess_wa;	// @[src/main/scala/npc/NPC.scala:29:19]
  wire        _WBU_io_RegFileAccess_we;	// @[src/main/scala/npc/NPC.scala:29:19]
  wire [31:0] _WBU_io_RegFileAccess_wd;	// @[src/main/scala/npc/NPC.scala:29:19]
  wire        _LSU_io_in_ready;	// @[src/main/scala/npc/NPC.scala:28:19]
  wire        _LSU_io_out_valid;	// @[src/main/scala/npc/NPC.scala:28:19]
  wire [31:0] _LSU_io_out_bits_rdata;	// @[src/main/scala/npc/NPC.scala:28:19]
  wire        _LSU_io_master_awvalid;	// @[src/main/scala/npc/NPC.scala:28:19]
  wire [31:0] _LSU_io_master_awaddr;	// @[src/main/scala/npc/NPC.scala:28:19]
  wire        _LSU_io_master_wvalid;	// @[src/main/scala/npc/NPC.scala:28:19]
  wire [31:0] _LSU_io_master_wdata;	// @[src/main/scala/npc/NPC.scala:28:19]
  wire [3:0]  _LSU_io_master_wstrb;	// @[src/main/scala/npc/NPC.scala:28:19]
  wire        _LSU_io_master_bready;	// @[src/main/scala/npc/NPC.scala:28:19]
  wire        _LSU_io_master_arvalid;	// @[src/main/scala/npc/NPC.scala:28:19]
  wire [31:0] _LSU_io_master_araddr;	// @[src/main/scala/npc/NPC.scala:28:19]
  wire        _LSU_io_master_rready;	// @[src/main/scala/npc/NPC.scala:28:19]
  wire [2:0]  _LSU_io_master_awsize;	// @[src/main/scala/npc/NPC.scala:28:19]
  wire        _LSU_io_master_wlast;	// @[src/main/scala/npc/NPC.scala:28:19]
  wire [2:0]  _LSU_io_master_arsize;	// @[src/main/scala/npc/NPC.scala:28:19]
  wire        _EXU_io_in_ready;	// @[src/main/scala/npc/NPC.scala:27:19]
  wire        _EXU_io_out_valid;	// @[src/main/scala/npc/NPC.scala:27:19]
  wire [4:0]  _EXU_io_out_bits_wa;	// @[src/main/scala/npc/NPC.scala:27:19]
  wire [31:0] _EXU_io_out_bits_pcCom;	// @[src/main/scala/npc/NPC.scala:27:19]
  wire [31:0] _EXU_io_out_bits_aluOut;	// @[src/main/scala/npc/NPC.scala:27:19]
  wire [31:0] _EXU_io_out_bits_memOut;	// @[src/main/scala/npc/NPC.scala:27:19]
  wire [31:0] _EXU_io_out_bits_csrOut;	// @[src/main/scala/npc/NPC.scala:27:19]
  wire        _EXU_io_out_bits_control_regWe;	// @[src/main/scala/npc/NPC.scala:27:19]
  wire        _EXU_io_out_bits_control_pcSrc;	// @[src/main/scala/npc/NPC.scala:27:19]
  wire [1:0]  _EXU_io_out_bits_control_wbSrc;	// @[src/main/scala/npc/NPC.scala:27:19]
  wire        _EXU_io_LSUIn_valid;	// @[src/main/scala/npc/NPC.scala:27:19]
  wire [2:0]  _EXU_io_LSUIn_bits_memOp;	// @[src/main/scala/npc/NPC.scala:27:19]
  wire        _EXU_io_LSUIn_bits_ren;	// @[src/main/scala/npc/NPC.scala:27:19]
  wire [31:0] _EXU_io_LSUIn_bits_raddr;	// @[src/main/scala/npc/NPC.scala:27:19]
  wire        _EXU_io_LSUIn_bits_wen;	// @[src/main/scala/npc/NPC.scala:27:19]
  wire [31:0] _EXU_io_LSUIn_bits_waddr;	// @[src/main/scala/npc/NPC.scala:27:19]
  wire [31:0] _EXU_io_LSUIn_bits_wdata;	// @[src/main/scala/npc/NPC.scala:27:19]
  wire        _EXU_io_LSUOut_ready;	// @[src/main/scala/npc/NPC.scala:27:19]
  wire        _IDU_io_in_ready;	// @[src/main/scala/npc/NPC.scala:26:19]
  wire        _IDU_io_out_valid;	// @[src/main/scala/npc/NPC.scala:26:19]
  wire [31:0] _IDU_io_out_bits_pc;	// @[src/main/scala/npc/NPC.scala:26:19]
  wire [31:0] _IDU_io_out_bits_rd1;	// @[src/main/scala/npc/NPC.scala:26:19]
  wire [31:0] _IDU_io_out_bits_rd2;	// @[src/main/scala/npc/NPC.scala:26:19]
  wire [4:0]  _IDU_io_out_bits_wa;	// @[src/main/scala/npc/NPC.scala:26:19]
  wire [31:0] _IDU_io_out_bits_imm;	// @[src/main/scala/npc/NPC.scala:26:19]
  wire [31:0] _IDU_io_out_bits_uimm;	// @[src/main/scala/npc/NPC.scala:26:19]
  wire        _IDU_io_out_bits_control_regWe;	// @[src/main/scala/npc/NPC.scala:26:19]
  wire        _IDU_io_out_bits_control_aluASrc;	// @[src/main/scala/npc/NPC.scala:26:19]
  wire [1:0]  _IDU_io_out_bits_control_aluBSrc;	// @[src/main/scala/npc/NPC.scala:26:19]
  wire [3:0]  _IDU_io_out_bits_control_aluCtr;	// @[src/main/scala/npc/NPC.scala:26:19]
  wire        _IDU_io_out_bits_control_csrSrc;	// @[src/main/scala/npc/NPC.scala:26:19]
  wire [2:0]  _IDU_io_out_bits_control_csrCtr;	// @[src/main/scala/npc/NPC.scala:26:19]
  wire [2:0]  _IDU_io_out_bits_control_brType;	// @[src/main/scala/npc/NPC.scala:26:19]
  wire        _IDU_io_out_bits_control_pcSrc;	// @[src/main/scala/npc/NPC.scala:26:19]
  wire [1:0]  _IDU_io_out_bits_control_wbSrc;	// @[src/main/scala/npc/NPC.scala:26:19]
  wire        _IDU_io_out_bits_control_memRen;	// @[src/main/scala/npc/NPC.scala:26:19]
  wire        _IDU_io_out_bits_control_memWen;	// @[src/main/scala/npc/NPC.scala:26:19]
  wire [2:0]  _IDU_io_out_bits_control_memOp;	// @[src/main/scala/npc/NPC.scala:26:19]
  wire [3:0]  _IDU_io_RegFileAccess_ra1;	// @[src/main/scala/npc/NPC.scala:26:19]
  wire [3:0]  _IDU_io_RegFileAccess_ra2;	// @[src/main/scala/npc/NPC.scala:26:19]
  wire        _IFU_io_in_ready;	// @[src/main/scala/npc/NPC.scala:25:19]
  wire        _IFU_io_out_valid;	// @[src/main/scala/npc/NPC.scala:25:19]
  wire [31:0] _IFU_io_out_bits_pc;	// @[src/main/scala/npc/NPC.scala:25:19]
  wire [31:0] _IFU_io_out_bits_instruction;	// @[src/main/scala/npc/NPC.scala:25:19]
  wire        _IFU_io_master_arvalid;	// @[src/main/scala/npc/NPC.scala:25:19]
  wire [31:0] _IFU_io_master_araddr;	// @[src/main/scala/npc/NPC.scala:25:19]
  wire        _IFU_io_master_rready;	// @[src/main/scala/npc/NPC.scala:25:19]
  IFU IFU (	// @[src/main/scala/npc/NPC.scala:25:19]
    .clock                   (clock),
    .reset                   (reset),
    .io_in_ready             (_IFU_io_in_ready),
    .io_in_valid             (_WBU_io_out_valid),	// @[src/main/scala/npc/NPC.scala:29:19]
    .io_in_bits_nextPc       (_WBU_io_out_bits_nextPc),	// @[src/main/scala/npc/NPC.scala:29:19]
    .io_out_ready            (_IDU_io_in_ready),	// @[src/main/scala/npc/NPC.scala:26:19]
    .io_out_valid            (_IFU_io_out_valid),
    .io_out_bits_pc          (_IFU_io_out_bits_pc),
    .io_out_bits_instruction (_IFU_io_out_bits_instruction),
    .io_master_arready       (_AXI4Interconnect_io_fanIn_0_arready),	// @[src/main/scala/npc/NPC.scala:48:32]
    .io_master_arvalid       (_IFU_io_master_arvalid),
    .io_master_araddr        (_IFU_io_master_araddr),
    .io_master_rready        (_IFU_io_master_rready),
    .io_master_rvalid        (_AXI4Interconnect_io_fanIn_0_rvalid),	// @[src/main/scala/npc/NPC.scala:48:32]
    .io_master_rresp         (_AXI4Interconnect_io_fanIn_0_rresp),	// @[src/main/scala/npc/NPC.scala:48:32]
    .io_master_rdata         (_AXI4Interconnect_io_fanIn_0_rdata)	// @[src/main/scala/npc/NPC.scala:48:32]
  );
  IDU IDU (	// @[src/main/scala/npc/NPC.scala:26:19]
    .io_in_ready                 (_IDU_io_in_ready),
    .io_in_valid                 (_IFU_io_out_valid),	// @[src/main/scala/npc/NPC.scala:25:19]
    .io_in_bits_pc               (_IFU_io_out_bits_pc),	// @[src/main/scala/npc/NPC.scala:25:19]
    .io_in_bits_instruction      (_IFU_io_out_bits_instruction),	// @[src/main/scala/npc/NPC.scala:25:19]
    .io_out_ready                (_EXU_io_in_ready),	// @[src/main/scala/npc/NPC.scala:27:19]
    .io_out_valid                (_IDU_io_out_valid),
    .io_out_bits_pc              (_IDU_io_out_bits_pc),
    .io_out_bits_rd1             (_IDU_io_out_bits_rd1),
    .io_out_bits_rd2             (_IDU_io_out_bits_rd2),
    .io_out_bits_wa              (_IDU_io_out_bits_wa),
    .io_out_bits_imm             (_IDU_io_out_bits_imm),
    .io_out_bits_uimm            (_IDU_io_out_bits_uimm),
    .io_out_bits_control_regWe   (_IDU_io_out_bits_control_regWe),
    .io_out_bits_control_aluASrc (_IDU_io_out_bits_control_aluASrc),
    .io_out_bits_control_aluBSrc (_IDU_io_out_bits_control_aluBSrc),
    .io_out_bits_control_aluCtr  (_IDU_io_out_bits_control_aluCtr),
    .io_out_bits_control_csrSrc  (_IDU_io_out_bits_control_csrSrc),
    .io_out_bits_control_csrCtr  (_IDU_io_out_bits_control_csrCtr),
    .io_out_bits_control_brType  (_IDU_io_out_bits_control_brType),
    .io_out_bits_control_pcSrc   (_IDU_io_out_bits_control_pcSrc),
    .io_out_bits_control_wbSrc   (_IDU_io_out_bits_control_wbSrc),
    .io_out_bits_control_memRen  (_IDU_io_out_bits_control_memRen),
    .io_out_bits_control_memWen  (_IDU_io_out_bits_control_memWen),
    .io_out_bits_control_memOp   (_IDU_io_out_bits_control_memOp),
    .io_RegFileAccess_ra1        (_IDU_io_RegFileAccess_ra1),
    .io_RegFileAccess_ra2        (_IDU_io_RegFileAccess_ra2),
    .io_RegFileReturn_rd1        (_RegFile_io_rd1),	// @[src/main/scala/npc/NPC.scala:33:23]
    .io_RegFileReturn_rd2        (_RegFile_io_rd2)	// @[src/main/scala/npc/NPC.scala:33:23]
  );
  EXU EXU (	// @[src/main/scala/npc/NPC.scala:27:19]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_EXU_io_in_ready),
    .io_in_valid                (_IDU_io_out_valid),	// @[src/main/scala/npc/NPC.scala:26:19]
    .io_in_bits_pc              (_IDU_io_out_bits_pc),	// @[src/main/scala/npc/NPC.scala:26:19]
    .io_in_bits_rd1             (_IDU_io_out_bits_rd1),	// @[src/main/scala/npc/NPC.scala:26:19]
    .io_in_bits_rd2             (_IDU_io_out_bits_rd2),	// @[src/main/scala/npc/NPC.scala:26:19]
    .io_in_bits_wa              (_IDU_io_out_bits_wa),	// @[src/main/scala/npc/NPC.scala:26:19]
    .io_in_bits_imm             (_IDU_io_out_bits_imm),	// @[src/main/scala/npc/NPC.scala:26:19]
    .io_in_bits_uimm            (_IDU_io_out_bits_uimm),	// @[src/main/scala/npc/NPC.scala:26:19]
    .io_in_bits_control_regWe   (_IDU_io_out_bits_control_regWe),	// @[src/main/scala/npc/NPC.scala:26:19]
    .io_in_bits_control_aluASrc (_IDU_io_out_bits_control_aluASrc),	// @[src/main/scala/npc/NPC.scala:26:19]
    .io_in_bits_control_aluBSrc (_IDU_io_out_bits_control_aluBSrc),	// @[src/main/scala/npc/NPC.scala:26:19]
    .io_in_bits_control_aluCtr  (_IDU_io_out_bits_control_aluCtr),	// @[src/main/scala/npc/NPC.scala:26:19]
    .io_in_bits_control_csrSrc  (_IDU_io_out_bits_control_csrSrc),	// @[src/main/scala/npc/NPC.scala:26:19]
    .io_in_bits_control_csrCtr  (_IDU_io_out_bits_control_csrCtr),	// @[src/main/scala/npc/NPC.scala:26:19]
    .io_in_bits_control_brType  (_IDU_io_out_bits_control_brType),	// @[src/main/scala/npc/NPC.scala:26:19]
    .io_in_bits_control_pcSrc   (_IDU_io_out_bits_control_pcSrc),	// @[src/main/scala/npc/NPC.scala:26:19]
    .io_in_bits_control_wbSrc   (_IDU_io_out_bits_control_wbSrc),	// @[src/main/scala/npc/NPC.scala:26:19]
    .io_in_bits_control_memRen  (_IDU_io_out_bits_control_memRen),	// @[src/main/scala/npc/NPC.scala:26:19]
    .io_in_bits_control_memWen  (_IDU_io_out_bits_control_memWen),	// @[src/main/scala/npc/NPC.scala:26:19]
    .io_in_bits_control_memOp   (_IDU_io_out_bits_control_memOp),	// @[src/main/scala/npc/NPC.scala:26:19]
    .io_out_ready               (_WBU_io_in_ready),	// @[src/main/scala/npc/NPC.scala:29:19]
    .io_out_valid               (_EXU_io_out_valid),
    .io_out_bits_wa             (_EXU_io_out_bits_wa),
    .io_out_bits_pcCom          (_EXU_io_out_bits_pcCom),
    .io_out_bits_aluOut         (_EXU_io_out_bits_aluOut),
    .io_out_bits_memOut         (_EXU_io_out_bits_memOut),
    .io_out_bits_csrOut         (_EXU_io_out_bits_csrOut),
    .io_out_bits_control_regWe  (_EXU_io_out_bits_control_regWe),
    .io_out_bits_control_pcSrc  (_EXU_io_out_bits_control_pcSrc),
    .io_out_bits_control_wbSrc  (_EXU_io_out_bits_control_wbSrc),
    .io_LSUIn_ready             (_LSU_io_in_ready),	// @[src/main/scala/npc/NPC.scala:28:19]
    .io_LSUIn_valid             (_EXU_io_LSUIn_valid),
    .io_LSUIn_bits_memOp        (_EXU_io_LSUIn_bits_memOp),
    .io_LSUIn_bits_ren          (_EXU_io_LSUIn_bits_ren),
    .io_LSUIn_bits_raddr        (_EXU_io_LSUIn_bits_raddr),
    .io_LSUIn_bits_wen          (_EXU_io_LSUIn_bits_wen),
    .io_LSUIn_bits_waddr        (_EXU_io_LSUIn_bits_waddr),
    .io_LSUIn_bits_wdata        (_EXU_io_LSUIn_bits_wdata),
    .io_LSUOut_ready            (_EXU_io_LSUOut_ready),
    .io_LSUOut_valid            (_LSU_io_out_valid),	// @[src/main/scala/npc/NPC.scala:28:19]
    .io_LSUOut_bits_rdata       (_LSU_io_out_bits_rdata)	// @[src/main/scala/npc/NPC.scala:28:19]
  );
  LSU LSU (	// @[src/main/scala/npc/NPC.scala:28:19]
    .clock             (clock),
    .reset             (reset),
    .io_in_ready       (_LSU_io_in_ready),
    .io_in_valid       (_EXU_io_LSUIn_valid),	// @[src/main/scala/npc/NPC.scala:27:19]
    .io_in_bits_memOp  (_EXU_io_LSUIn_bits_memOp),	// @[src/main/scala/npc/NPC.scala:27:19]
    .io_in_bits_ren    (_EXU_io_LSUIn_bits_ren),	// @[src/main/scala/npc/NPC.scala:27:19]
    .io_in_bits_raddr  (_EXU_io_LSUIn_bits_raddr),	// @[src/main/scala/npc/NPC.scala:27:19]
    .io_in_bits_wen    (_EXU_io_LSUIn_bits_wen),	// @[src/main/scala/npc/NPC.scala:27:19]
    .io_in_bits_waddr  (_EXU_io_LSUIn_bits_waddr),	// @[src/main/scala/npc/NPC.scala:27:19]
    .io_in_bits_wdata  (_EXU_io_LSUIn_bits_wdata),	// @[src/main/scala/npc/NPC.scala:27:19]
    .io_out_ready      (_EXU_io_LSUOut_ready),	// @[src/main/scala/npc/NPC.scala:27:19]
    .io_out_valid      (_LSU_io_out_valid),
    .io_out_bits_rdata (_LSU_io_out_bits_rdata),
    .io_master_awready (_AXI4Interconnect_io_fanIn_1_awready),	// @[src/main/scala/npc/NPC.scala:48:32]
    .io_master_awvalid (_LSU_io_master_awvalid),
    .io_master_awaddr  (_LSU_io_master_awaddr),
    .io_master_wready  (_AXI4Interconnect_io_fanIn_1_wready),	// @[src/main/scala/npc/NPC.scala:48:32]
    .io_master_wvalid  (_LSU_io_master_wvalid),
    .io_master_wdata   (_LSU_io_master_wdata),
    .io_master_wstrb   (_LSU_io_master_wstrb),
    .io_master_bready  (_LSU_io_master_bready),
    .io_master_bvalid  (_AXI4Interconnect_io_fanIn_1_bvalid),	// @[src/main/scala/npc/NPC.scala:48:32]
    .io_master_bresp   (_AXI4Interconnect_io_fanIn_1_bresp),	// @[src/main/scala/npc/NPC.scala:48:32]
    .io_master_arready (_AXI4Interconnect_io_fanIn_1_arready),	// @[src/main/scala/npc/NPC.scala:48:32]
    .io_master_arvalid (_LSU_io_master_arvalid),
    .io_master_araddr  (_LSU_io_master_araddr),
    .io_master_rready  (_LSU_io_master_rready),
    .io_master_rvalid  (_AXI4Interconnect_io_fanIn_1_rvalid),	// @[src/main/scala/npc/NPC.scala:48:32]
    .io_master_rresp   (_AXI4Interconnect_io_fanIn_1_rresp),	// @[src/main/scala/npc/NPC.scala:48:32]
    .io_master_rdata   (_AXI4Interconnect_io_fanIn_1_rdata),	// @[src/main/scala/npc/NPC.scala:48:32]
    .io_master_awsize  (_LSU_io_master_awsize),
    .io_master_wlast   (_LSU_io_master_wlast),
    .io_master_arsize  (_LSU_io_master_arsize)
  );
  WBU WBU (	// @[src/main/scala/npc/NPC.scala:29:19]
    .io_in_ready              (_WBU_io_in_ready),
    .io_in_valid              (_EXU_io_out_valid),	// @[src/main/scala/npc/NPC.scala:27:19]
    .io_in_bits_wa            (_EXU_io_out_bits_wa),	// @[src/main/scala/npc/NPC.scala:27:19]
    .io_in_bits_pcCom         (_EXU_io_out_bits_pcCom),	// @[src/main/scala/npc/NPC.scala:27:19]
    .io_in_bits_aluOut        (_EXU_io_out_bits_aluOut),	// @[src/main/scala/npc/NPC.scala:27:19]
    .io_in_bits_memOut        (_EXU_io_out_bits_memOut),	// @[src/main/scala/npc/NPC.scala:27:19]
    .io_in_bits_csrOut        (_EXU_io_out_bits_csrOut),	// @[src/main/scala/npc/NPC.scala:27:19]
    .io_in_bits_control_regWe (_EXU_io_out_bits_control_regWe),	// @[src/main/scala/npc/NPC.scala:27:19]
    .io_in_bits_control_pcSrc (_EXU_io_out_bits_control_pcSrc),	// @[src/main/scala/npc/NPC.scala:27:19]
    .io_in_bits_control_wbSrc (_EXU_io_out_bits_control_wbSrc),	// @[src/main/scala/npc/NPC.scala:27:19]
    .io_out_ready             (_IFU_io_in_ready),	// @[src/main/scala/npc/NPC.scala:25:19]
    .io_out_valid             (_WBU_io_out_valid),
    .io_out_bits_nextPc       (_WBU_io_out_bits_nextPc),
    .io_RegFileAccess_wa      (_WBU_io_RegFileAccess_wa),
    .io_RegFileAccess_we      (_WBU_io_RegFileAccess_we),
    .io_RegFileAccess_wd      (_WBU_io_RegFileAccess_wd)
  );
  RegFile RegFile (	// @[src/main/scala/npc/NPC.scala:33:23]
    .clock  (clock),
    .io_ra1 (_IDU_io_RegFileAccess_ra1),	// @[src/main/scala/npc/NPC.scala:26:19]
    .io_ra2 (_IDU_io_RegFileAccess_ra2),	// @[src/main/scala/npc/NPC.scala:26:19]
    .io_rd1 (_RegFile_io_rd1),
    .io_rd2 (_RegFile_io_rd2),
    .io_wa  (_WBU_io_RegFileAccess_wa),	// @[src/main/scala/npc/NPC.scala:29:19]
    .io_we  (_WBU_io_RegFileAccess_we),	// @[src/main/scala/npc/NPC.scala:29:19]
    .io_wd  (_WBU_io_RegFileAccess_wd)	// @[src/main/scala/npc/NPC.scala:29:19]
  );
  CLINT CLINT (	// @[src/main/scala/npc/NPC.scala:34:23]
    .clock      (clock),
    .reset      (reset),
    .io_awready (_CLINT_io_awready),
    .io_awvalid (_AXI4Interconnect_io_fanOut_0_awvalid),	// @[src/main/scala/npc/NPC.scala:48:32]
    .io_awaddr  (_AXI4Interconnect_io_fanOut_0_awaddr),	// @[src/main/scala/npc/NPC.scala:48:32]
    .io_wready  (_CLINT_io_wready),
    .io_wvalid  (_AXI4Interconnect_io_fanOut_0_wvalid),	// @[src/main/scala/npc/NPC.scala:48:32]
    .io_wdata   (_AXI4Interconnect_io_fanOut_0_wdata),	// @[src/main/scala/npc/NPC.scala:48:32]
    .io_bready  (_AXI4Interconnect_io_fanOut_0_bready),	// @[src/main/scala/npc/NPC.scala:48:32]
    .io_bvalid  (_CLINT_io_bvalid),
    .io_bresp   (_CLINT_io_bresp),
    .io_arready (_CLINT_io_arready),
    .io_arvalid (_AXI4Interconnect_io_fanOut_0_arvalid),	// @[src/main/scala/npc/NPC.scala:48:32]
    .io_araddr  (_AXI4Interconnect_io_fanOut_0_araddr),	// @[src/main/scala/npc/NPC.scala:48:32]
    .io_rready  (_AXI4Interconnect_io_fanOut_0_rready),	// @[src/main/scala/npc/NPC.scala:48:32]
    .io_rvalid  (_CLINT_io_rvalid),
    .io_rresp   (_CLINT_io_rresp),
    .io_rdata   (_CLINT_io_rdata)
  );
  AXI4Interconnect AXI4Interconnect (	// @[src/main/scala/npc/NPC.scala:48:32]
    .clock               (clock),
    .reset               (reset),
    .io_fanIn_0_arready  (_AXI4Interconnect_io_fanIn_0_arready),
    .io_fanIn_0_arvalid  (_IFU_io_master_arvalid),	// @[src/main/scala/npc/NPC.scala:25:19]
    .io_fanIn_0_araddr   (_IFU_io_master_araddr),	// @[src/main/scala/npc/NPC.scala:25:19]
    .io_fanIn_0_rready   (_IFU_io_master_rready),	// @[src/main/scala/npc/NPC.scala:25:19]
    .io_fanIn_0_rvalid   (_AXI4Interconnect_io_fanIn_0_rvalid),
    .io_fanIn_0_rresp    (_AXI4Interconnect_io_fanIn_0_rresp),
    .io_fanIn_0_rdata    (_AXI4Interconnect_io_fanIn_0_rdata),
    .io_fanIn_1_awready  (_AXI4Interconnect_io_fanIn_1_awready),
    .io_fanIn_1_awvalid  (_LSU_io_master_awvalid),	// @[src/main/scala/npc/NPC.scala:28:19]
    .io_fanIn_1_awaddr   (_LSU_io_master_awaddr),	// @[src/main/scala/npc/NPC.scala:28:19]
    .io_fanIn_1_wready   (_AXI4Interconnect_io_fanIn_1_wready),
    .io_fanIn_1_wvalid   (_LSU_io_master_wvalid),	// @[src/main/scala/npc/NPC.scala:28:19]
    .io_fanIn_1_wdata    (_LSU_io_master_wdata),	// @[src/main/scala/npc/NPC.scala:28:19]
    .io_fanIn_1_wstrb    (_LSU_io_master_wstrb),	// @[src/main/scala/npc/NPC.scala:28:19]
    .io_fanIn_1_bready   (_LSU_io_master_bready),	// @[src/main/scala/npc/NPC.scala:28:19]
    .io_fanIn_1_bvalid   (_AXI4Interconnect_io_fanIn_1_bvalid),
    .io_fanIn_1_bresp    (_AXI4Interconnect_io_fanIn_1_bresp),
    .io_fanIn_1_arready  (_AXI4Interconnect_io_fanIn_1_arready),
    .io_fanIn_1_arvalid  (_LSU_io_master_arvalid),	// @[src/main/scala/npc/NPC.scala:28:19]
    .io_fanIn_1_araddr   (_LSU_io_master_araddr),	// @[src/main/scala/npc/NPC.scala:28:19]
    .io_fanIn_1_rready   (_LSU_io_master_rready),	// @[src/main/scala/npc/NPC.scala:28:19]
    .io_fanIn_1_rvalid   (_AXI4Interconnect_io_fanIn_1_rvalid),
    .io_fanIn_1_rresp    (_AXI4Interconnect_io_fanIn_1_rresp),
    .io_fanIn_1_rdata    (_AXI4Interconnect_io_fanIn_1_rdata),
    .io_fanIn_1_awsize   (_LSU_io_master_awsize),	// @[src/main/scala/npc/NPC.scala:28:19]
    .io_fanIn_1_wlast    (_LSU_io_master_wlast),	// @[src/main/scala/npc/NPC.scala:28:19]
    .io_fanIn_1_arsize   (_LSU_io_master_arsize),	// @[src/main/scala/npc/NPC.scala:28:19]
    .io_fanOut_0_awready (_CLINT_io_awready),	// @[src/main/scala/npc/NPC.scala:34:23]
    .io_fanOut_0_awvalid (_AXI4Interconnect_io_fanOut_0_awvalid),
    .io_fanOut_0_awaddr  (_AXI4Interconnect_io_fanOut_0_awaddr),
    .io_fanOut_0_wready  (_CLINT_io_wready),	// @[src/main/scala/npc/NPC.scala:34:23]
    .io_fanOut_0_wvalid  (_AXI4Interconnect_io_fanOut_0_wvalid),
    .io_fanOut_0_wdata   (_AXI4Interconnect_io_fanOut_0_wdata),
    .io_fanOut_0_bready  (_AXI4Interconnect_io_fanOut_0_bready),
    .io_fanOut_0_bvalid  (_CLINT_io_bvalid),	// @[src/main/scala/npc/NPC.scala:34:23]
    .io_fanOut_0_bresp   (_CLINT_io_bresp),	// @[src/main/scala/npc/NPC.scala:34:23]
    .io_fanOut_0_arready (_CLINT_io_arready),	// @[src/main/scala/npc/NPC.scala:34:23]
    .io_fanOut_0_arvalid (_AXI4Interconnect_io_fanOut_0_arvalid),
    .io_fanOut_0_araddr  (_AXI4Interconnect_io_fanOut_0_araddr),
    .io_fanOut_0_rready  (_AXI4Interconnect_io_fanOut_0_rready),
    .io_fanOut_0_rvalid  (_CLINT_io_rvalid),	// @[src/main/scala/npc/NPC.scala:34:23]
    .io_fanOut_0_rresp   (_CLINT_io_rresp),	// @[src/main/scala/npc/NPC.scala:34:23]
    .io_fanOut_0_rdata   (_CLINT_io_rdata),	// @[src/main/scala/npc/NPC.scala:34:23]
    .io_fanOut_1_awready (io_master_awready),
    .io_fanOut_1_awvalid (io_master_awvalid),
    .io_fanOut_1_awaddr  (io_master_awaddr),
    .io_fanOut_1_wready  (io_master_wready),
    .io_fanOut_1_wvalid  (io_master_wvalid),
    .io_fanOut_1_wdata   (io_master_wdata),
    .io_fanOut_1_wstrb   (io_master_wstrb),
    .io_fanOut_1_bready  (io_master_bready),
    .io_fanOut_1_bvalid  (io_master_bvalid),
    .io_fanOut_1_bresp   (io_master_bresp),
    .io_fanOut_1_arready (io_master_arready),
    .io_fanOut_1_arvalid (io_master_arvalid),
    .io_fanOut_1_araddr  (io_master_araddr),
    .io_fanOut_1_rready  (io_master_rready),
    .io_fanOut_1_rvalid  (io_master_rvalid),
    .io_fanOut_1_rresp   (io_master_rresp),
    .io_fanOut_1_rdata   (io_master_rdata),
    .io_fanOut_1_awsize  (io_master_awsize),
    .io_fanOut_1_awburst (io_master_awburst),
    .io_fanOut_1_wlast   (io_master_wlast),
    .io_fanOut_1_arsize  (io_master_arsize),
    .io_fanOut_1_arburst (io_master_arburst)
  );
  assign io_master_awid = 4'h0;	// @[src/main/scala/npc/NPC.scala:16:7, :25:19, :28:19, :34:23, :48:32]
  assign io_master_awlen = 8'h0;	// @[src/main/scala/npc/NPC.scala:16:7, :25:19, :28:19, :34:23, :48:32]
  assign io_master_arid = 4'h0;	// @[src/main/scala/npc/NPC.scala:16:7, :25:19, :28:19, :34:23, :48:32]
  assign io_master_arlen = 8'h0;	// @[src/main/scala/npc/NPC.scala:16:7, :25:19, :28:19, :34:23, :48:32]
  assign io_slave_awready = 1'h0;	// @[src/main/scala/npc/NPC.scala:16:7, src/main/scala/npc/axi4/AXI4.scala:119:21]
  assign io_slave_wready = 1'h0;	// @[src/main/scala/npc/NPC.scala:16:7, src/main/scala/npc/axi4/AXI4.scala:119:21]
  assign io_slave_bvalid = 1'h0;	// @[src/main/scala/npc/NPC.scala:16:7, src/main/scala/npc/axi4/AXI4.scala:119:21]
  assign io_slave_bresp = 2'h0;	// @[src/main/scala/npc/NPC.scala:16:7, src/main/scala/npc/axi4/AXI4.scala:124:20]
  assign io_slave_arready = 1'h0;	// @[src/main/scala/npc/NPC.scala:16:7, src/main/scala/npc/axi4/AXI4.scala:119:21]
  assign io_slave_rvalid = 1'h0;	// @[src/main/scala/npc/NPC.scala:16:7, src/main/scala/npc/axi4/AXI4.scala:119:21]
  assign io_slave_rresp = 2'h0;	// @[src/main/scala/npc/NPC.scala:16:7, src/main/scala/npc/axi4/AXI4.scala:124:20]
  assign io_slave_rdata = 32'h0;	// @[src/main/scala/npc/NPC.scala:16:7, src/main/scala/npc/axi4/AXI4.scala:131:20]
  assign io_slave_bid = 4'h0;	// @[src/main/scala/npc/NPC.scala:16:7, :25:19, :28:19, :34:23, :48:32]
  assign io_slave_rlast = 1'h0;	// @[src/main/scala/npc/NPC.scala:16:7, src/main/scala/npc/axi4/AXI4.scala:119:21]
  assign io_slave_rid = 4'h0;	// @[src/main/scala/npc/NPC.scala:16:7, :25:19, :28:19, :34:23, :48:32]
endmodule

