// Seed: 3040606039
module module_0 (
    output wor  id_0,
    input  wand id_1
);
  assign id_0 = id_1;
  tri0 id_3;
  logic [7:0] id_4;
  assign id_4[1'b0] = id_4;
  assign id_3 = 1;
  id_5(
      .id_0(id_0 ? 1 : id_6),
      .id_1(),
      .id_2(id_4),
      .id_3(1'b0),
      .id_4(id_4),
      .id_5(1'b0),
      .id_6(id_4),
      .id_7(1),
      .id_8(1'b0)
  );
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    input tri1 id_2,
    output tri1 id_3,
    input supply1 id_4,
    input wand id_5,
    input wor id_6
);
  assign id_3 = id_2;
  module_0(
      id_3, id_5
  );
endmodule
