;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* UH */
UH__0__DR EQU CYREG_GPIO_PRT1_DR
UH__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UH__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UH__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UH__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UH__0__HSIOM_MASK EQU 0x000000F0
UH__0__HSIOM_SHIFT EQU 4
UH__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UH__0__INTR EQU CYREG_GPIO_PRT1_INTR
UH__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UH__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UH__0__MASK EQU 0x02
UH__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UH__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UH__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UH__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UH__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UH__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UH__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UH__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UH__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UH__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UH__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UH__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UH__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UH__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UH__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UH__0__PC EQU CYREG_GPIO_PRT1_PC
UH__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UH__0__PORT EQU 1
UH__0__PS EQU CYREG_GPIO_PRT1_PS
UH__0__SHIFT EQU 1
UH__DR EQU CYREG_GPIO_PRT1_DR
UH__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UH__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UH__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UH__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UH__INTR EQU CYREG_GPIO_PRT1_INTR
UH__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UH__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UH__MASK EQU 0x02
UH__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UH__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UH__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UH__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UH__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UH__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UH__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UH__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UH__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UH__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UH__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UH__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UH__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UH__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UH__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UH__PC EQU CYREG_GPIO_PRT1_PC
UH__PC2 EQU CYREG_GPIO_PRT1_PC2
UH__PORT EQU 1
UH__PS EQU CYREG_GPIO_PRT1_PS
UH__SHIFT EQU 1

/* UL */
UL__0__DR EQU CYREG_GPIO_PRT1_DR
UL__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UL__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UL__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UL__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UL__0__HSIOM_MASK EQU 0x0000000F
UL__0__HSIOM_SHIFT EQU 0
UL__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UL__0__INTR EQU CYREG_GPIO_PRT1_INTR
UL__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UL__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UL__0__MASK EQU 0x01
UL__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UL__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UL__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UL__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UL__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UL__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UL__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UL__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UL__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UL__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UL__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UL__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UL__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UL__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UL__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UL__0__PC EQU CYREG_GPIO_PRT1_PC
UL__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UL__0__PORT EQU 1
UL__0__PS EQU CYREG_GPIO_PRT1_PS
UL__0__SHIFT EQU 0
UL__DR EQU CYREG_GPIO_PRT1_DR
UL__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UL__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UL__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UL__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UL__INTR EQU CYREG_GPIO_PRT1_INTR
UL__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UL__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UL__MASK EQU 0x01
UL__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UL__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UL__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UL__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UL__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UL__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UL__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UL__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UL__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UL__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UL__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UL__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UL__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UL__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UL__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UL__PC EQU CYREG_GPIO_PRT1_PC
UL__PC2 EQU CYREG_GPIO_PRT1_PC2
UL__PORT EQU 1
UL__PS EQU CYREG_GPIO_PRT1_PS
UL__SHIFT EQU 0

/* VH */
VH__0__DR EQU CYREG_GPIO_PRT5_DR
VH__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
VH__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
VH__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
VH__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
VH__0__HSIOM_MASK EQU 0x00F00000
VH__0__HSIOM_SHIFT EQU 20
VH__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
VH__0__INTR EQU CYREG_GPIO_PRT5_INTR
VH__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
VH__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
VH__0__MASK EQU 0x20
VH__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
VH__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
VH__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
VH__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
VH__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
VH__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
VH__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
VH__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
VH__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
VH__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
VH__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
VH__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
VH__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
VH__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
VH__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
VH__0__PC EQU CYREG_GPIO_PRT5_PC
VH__0__PC2 EQU CYREG_GPIO_PRT5_PC2
VH__0__PORT EQU 5
VH__0__PS EQU CYREG_GPIO_PRT5_PS
VH__0__SHIFT EQU 5
VH__DR EQU CYREG_GPIO_PRT5_DR
VH__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
VH__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
VH__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
VH__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
VH__INTR EQU CYREG_GPIO_PRT5_INTR
VH__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
VH__INTSTAT EQU CYREG_GPIO_PRT5_INTR
VH__MASK EQU 0x20
VH__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
VH__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
VH__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
VH__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
VH__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
VH__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
VH__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
VH__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
VH__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
VH__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
VH__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
VH__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
VH__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
VH__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
VH__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
VH__PC EQU CYREG_GPIO_PRT5_PC
VH__PC2 EQU CYREG_GPIO_PRT5_PC2
VH__PORT EQU 5
VH__PS EQU CYREG_GPIO_PRT5_PS
VH__SHIFT EQU 5

/* VL */
VL__0__DR EQU CYREG_GPIO_PRT5_DR
VL__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
VL__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
VL__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
VL__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
VL__0__HSIOM_MASK EQU 0x0000F000
VL__0__HSIOM_SHIFT EQU 12
VL__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
VL__0__INTR EQU CYREG_GPIO_PRT5_INTR
VL__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
VL__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
VL__0__MASK EQU 0x08
VL__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
VL__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
VL__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
VL__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
VL__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
VL__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
VL__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
VL__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
VL__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
VL__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
VL__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
VL__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
VL__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
VL__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
VL__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
VL__0__PC EQU CYREG_GPIO_PRT5_PC
VL__0__PC2 EQU CYREG_GPIO_PRT5_PC2
VL__0__PORT EQU 5
VL__0__PS EQU CYREG_GPIO_PRT5_PS
VL__0__SHIFT EQU 3
VL__DR EQU CYREG_GPIO_PRT5_DR
VL__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
VL__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
VL__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
VL__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
VL__INTR EQU CYREG_GPIO_PRT5_INTR
VL__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
VL__INTSTAT EQU CYREG_GPIO_PRT5_INTR
VL__MASK EQU 0x08
VL__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
VL__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
VL__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
VL__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
VL__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
VL__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
VL__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
VL__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
VL__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
VL__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
VL__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
VL__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
VL__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
VL__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
VL__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
VL__PC EQU CYREG_GPIO_PRT5_PC
VL__PC2 EQU CYREG_GPIO_PRT5_PC2
VL__PORT EQU 5
VL__PS EQU CYREG_GPIO_PRT5_PS
VL__SHIFT EQU 3

/* WH */
WH__0__DR EQU CYREG_GPIO_PRT5_DR
WH__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
WH__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
WH__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
WH__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
WH__0__HSIOM_MASK EQU 0x00000F00
WH__0__HSIOM_SHIFT EQU 8
WH__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
WH__0__INTR EQU CYREG_GPIO_PRT5_INTR
WH__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
WH__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
WH__0__MASK EQU 0x04
WH__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WH__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WH__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WH__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WH__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WH__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WH__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WH__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WH__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WH__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WH__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WH__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WH__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WH__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WH__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WH__0__PC EQU CYREG_GPIO_PRT5_PC
WH__0__PC2 EQU CYREG_GPIO_PRT5_PC2
WH__0__PORT EQU 5
WH__0__PS EQU CYREG_GPIO_PRT5_PS
WH__0__SHIFT EQU 2
WH__DR EQU CYREG_GPIO_PRT5_DR
WH__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
WH__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
WH__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
WH__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
WH__INTR EQU CYREG_GPIO_PRT5_INTR
WH__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
WH__INTSTAT EQU CYREG_GPIO_PRT5_INTR
WH__MASK EQU 0x04
WH__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WH__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WH__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WH__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WH__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WH__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WH__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WH__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WH__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WH__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WH__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WH__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WH__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WH__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WH__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WH__PC EQU CYREG_GPIO_PRT5_PC
WH__PC2 EQU CYREG_GPIO_PRT5_PC2
WH__PORT EQU 5
WH__PS EQU CYREG_GPIO_PRT5_PS
WH__SHIFT EQU 2

/* WL */
WL__0__DR EQU CYREG_GPIO_PRT5_DR
WL__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
WL__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
WL__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
WL__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
WL__0__HSIOM_MASK EQU 0x000000F0
WL__0__HSIOM_SHIFT EQU 4
WL__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
WL__0__INTR EQU CYREG_GPIO_PRT5_INTR
WL__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
WL__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
WL__0__MASK EQU 0x02
WL__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WL__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WL__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WL__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WL__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WL__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WL__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WL__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WL__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WL__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WL__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WL__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WL__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WL__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WL__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WL__0__PC EQU CYREG_GPIO_PRT5_PC
WL__0__PC2 EQU CYREG_GPIO_PRT5_PC2
WL__0__PORT EQU 5
WL__0__PS EQU CYREG_GPIO_PRT5_PS
WL__0__SHIFT EQU 1
WL__DR EQU CYREG_GPIO_PRT5_DR
WL__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
WL__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
WL__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
WL__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
WL__INTR EQU CYREG_GPIO_PRT5_INTR
WL__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
WL__INTSTAT EQU CYREG_GPIO_PRT5_INTR
WL__MASK EQU 0x02
WL__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WL__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WL__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WL__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WL__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WL__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WL__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WL__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WL__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WL__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WL__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WL__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WL__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WL__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WL__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WL__PC EQU CYREG_GPIO_PRT5_PC
WL__PC2 EQU CYREG_GPIO_PRT5_PC2
WL__PORT EQU 5
WL__PS EQU CYREG_GPIO_PRT5_PS
WL__SHIFT EQU 1

/* CAN */
CAN_CanIP__BUFFER_STATUS EQU CYREG_CAN1_BUFFER_STATUS
CAN_CanIP__CAN_RX0_ACR EQU CYREG_CAN1_CAN_RX0_ACR
CAN_CanIP__CAN_RX0_ACR_DATA EQU CYREG_CAN1_CAN_RX0_ACR_DATA
CAN_CanIP__CAN_RX0_AMR EQU CYREG_CAN1_CAN_RX0_AMR
CAN_CanIP__CAN_RX0_AMR_DATA EQU CYREG_CAN1_CAN_RX0_AMR_DATA
CAN_CanIP__CAN_RX0_CONTROL EQU CYREG_CAN1_CAN_RX0_CONTROL
CAN_CanIP__CAN_RX0_DATA_HIGH EQU CYREG_CAN1_CAN_RX0_DATA_HIGH
CAN_CanIP__CAN_RX0_DATA_LOW EQU CYREG_CAN1_CAN_RX0_DATA_LOW
CAN_CanIP__CAN_RX0_ID EQU CYREG_CAN1_CAN_RX0_ID
CAN_CanIP__CAN_RX1_ACR EQU CYREG_CAN1_CAN_RX1_ACR
CAN_CanIP__CAN_RX1_ACR_DATA EQU CYREG_CAN1_CAN_RX1_ACR_DATA
CAN_CanIP__CAN_RX1_AMR EQU CYREG_CAN1_CAN_RX1_AMR
CAN_CanIP__CAN_RX1_AMR_DATA EQU CYREG_CAN1_CAN_RX1_AMR_DATA
CAN_CanIP__CAN_RX1_CONTROL EQU CYREG_CAN1_CAN_RX1_CONTROL
CAN_CanIP__CAN_RX1_DATA_HIGH EQU CYREG_CAN1_CAN_RX1_DATA_HIGH
CAN_CanIP__CAN_RX1_DATA_LOW EQU CYREG_CAN1_CAN_RX1_DATA_LOW
CAN_CanIP__CAN_RX1_ID EQU CYREG_CAN1_CAN_RX1_ID
CAN_CanIP__CAN_RX10_ACR EQU CYREG_CAN1_CAN_RX10_ACR
CAN_CanIP__CAN_RX10_ACR_DATA EQU CYREG_CAN1_CAN_RX10_ACR_DATA
CAN_CanIP__CAN_RX10_AMR EQU CYREG_CAN1_CAN_RX10_AMR
CAN_CanIP__CAN_RX10_AMR_DATA EQU CYREG_CAN1_CAN_RX10_AMR_DATA
CAN_CanIP__CAN_RX10_CONTROL EQU CYREG_CAN1_CAN_RX10_CONTROL
CAN_CanIP__CAN_RX10_DATA_HIGH EQU CYREG_CAN1_CAN_RX10_DATA_HIGH
CAN_CanIP__CAN_RX10_DATA_LOW EQU CYREG_CAN1_CAN_RX10_DATA_LOW
CAN_CanIP__CAN_RX10_ID EQU CYREG_CAN1_CAN_RX10_ID
CAN_CanIP__CAN_RX11_ACR EQU CYREG_CAN1_CAN_RX11_ACR
CAN_CanIP__CAN_RX11_ACR_DATA EQU CYREG_CAN1_CAN_RX11_ACR_DATA
CAN_CanIP__CAN_RX11_AMR EQU CYREG_CAN1_CAN_RX11_AMR
CAN_CanIP__CAN_RX11_AMR_DATA EQU CYREG_CAN1_CAN_RX11_AMR_DATA
CAN_CanIP__CAN_RX11_CONTROL EQU CYREG_CAN1_CAN_RX11_CONTROL
CAN_CanIP__CAN_RX11_DATA_HIGH EQU CYREG_CAN1_CAN_RX11_DATA_HIGH
CAN_CanIP__CAN_RX11_DATA_LOW EQU CYREG_CAN1_CAN_RX11_DATA_LOW
CAN_CanIP__CAN_RX11_ID EQU CYREG_CAN1_CAN_RX11_ID
CAN_CanIP__CAN_RX12_ACR EQU CYREG_CAN1_CAN_RX12_ACR
CAN_CanIP__CAN_RX12_ACR_DATA EQU CYREG_CAN1_CAN_RX12_ACR_DATA
CAN_CanIP__CAN_RX12_AMR EQU CYREG_CAN1_CAN_RX12_AMR
CAN_CanIP__CAN_RX12_AMR_DATA EQU CYREG_CAN1_CAN_RX12_AMR_DATA
CAN_CanIP__CAN_RX12_CONTROL EQU CYREG_CAN1_CAN_RX12_CONTROL
CAN_CanIP__CAN_RX12_DATA_HIGH EQU CYREG_CAN1_CAN_RX12_DATA_HIGH
CAN_CanIP__CAN_RX12_DATA_LOW EQU CYREG_CAN1_CAN_RX12_DATA_LOW
CAN_CanIP__CAN_RX12_ID EQU CYREG_CAN1_CAN_RX12_ID
CAN_CanIP__CAN_RX13_ACR EQU CYREG_CAN1_CAN_RX13_ACR
CAN_CanIP__CAN_RX13_ACR_DATA EQU CYREG_CAN1_CAN_RX13_ACR_DATA
CAN_CanIP__CAN_RX13_AMR EQU CYREG_CAN1_CAN_RX13_AMR
CAN_CanIP__CAN_RX13_AMR_DATA EQU CYREG_CAN1_CAN_RX13_AMR_DATA
CAN_CanIP__CAN_RX13_CONTROL EQU CYREG_CAN1_CAN_RX13_CONTROL
CAN_CanIP__CAN_RX13_DATA_HIGH EQU CYREG_CAN1_CAN_RX13_DATA_HIGH
CAN_CanIP__CAN_RX13_DATA_LOW EQU CYREG_CAN1_CAN_RX13_DATA_LOW
CAN_CanIP__CAN_RX13_ID EQU CYREG_CAN1_CAN_RX13_ID
CAN_CanIP__CAN_RX14_ACR EQU CYREG_CAN1_CAN_RX14_ACR
CAN_CanIP__CAN_RX14_ACR_DATA EQU CYREG_CAN1_CAN_RX14_ACR_DATA
CAN_CanIP__CAN_RX14_AMR EQU CYREG_CAN1_CAN_RX14_AMR
CAN_CanIP__CAN_RX14_AMR_DATA EQU CYREG_CAN1_CAN_RX14_AMR_DATA
CAN_CanIP__CAN_RX14_CONTROL EQU CYREG_CAN1_CAN_RX14_CONTROL
CAN_CanIP__CAN_RX14_DATA_HIGH EQU CYREG_CAN1_CAN_RX14_DATA_HIGH
CAN_CanIP__CAN_RX14_DATA_LOW EQU CYREG_CAN1_CAN_RX14_DATA_LOW
CAN_CanIP__CAN_RX14_ID EQU CYREG_CAN1_CAN_RX14_ID
CAN_CanIP__CAN_RX15_ACR EQU CYREG_CAN1_CAN_RX15_ACR
CAN_CanIP__CAN_RX15_ACR_DATA EQU CYREG_CAN1_CAN_RX15_ACR_DATA
CAN_CanIP__CAN_RX15_AMR EQU CYREG_CAN1_CAN_RX15_AMR
CAN_CanIP__CAN_RX15_AMR_DATA EQU CYREG_CAN1_CAN_RX15_AMR_DATA
CAN_CanIP__CAN_RX15_CONTROL EQU CYREG_CAN1_CAN_RX15_CONTROL
CAN_CanIP__CAN_RX15_DATA_HIGH EQU CYREG_CAN1_CAN_RX15_DATA_HIGH
CAN_CanIP__CAN_RX15_DATA_LOW EQU CYREG_CAN1_CAN_RX15_DATA_LOW
CAN_CanIP__CAN_RX15_ID EQU CYREG_CAN1_CAN_RX15_ID
CAN_CanIP__CAN_RX2_ACR EQU CYREG_CAN1_CAN_RX2_ACR
CAN_CanIP__CAN_RX2_ACR_DATA EQU CYREG_CAN1_CAN_RX2_ACR_DATA
CAN_CanIP__CAN_RX2_AMR EQU CYREG_CAN1_CAN_RX2_AMR
CAN_CanIP__CAN_RX2_AMR_DATA EQU CYREG_CAN1_CAN_RX2_AMR_DATA
CAN_CanIP__CAN_RX2_CONTROL EQU CYREG_CAN1_CAN_RX2_CONTROL
CAN_CanIP__CAN_RX2_DATA_HIGH EQU CYREG_CAN1_CAN_RX2_DATA_HIGH
CAN_CanIP__CAN_RX2_DATA_LOW EQU CYREG_CAN1_CAN_RX2_DATA_LOW
CAN_CanIP__CAN_RX2_ID EQU CYREG_CAN1_CAN_RX2_ID
CAN_CanIP__CAN_RX3_ACR EQU CYREG_CAN1_CAN_RX3_ACR
CAN_CanIP__CAN_RX3_ACR_DATA EQU CYREG_CAN1_CAN_RX3_ACR_DATA
CAN_CanIP__CAN_RX3_AMR EQU CYREG_CAN1_CAN_RX3_AMR
CAN_CanIP__CAN_RX3_AMR_DATA EQU CYREG_CAN1_CAN_RX3_AMR_DATA
CAN_CanIP__CAN_RX3_CONTROL EQU CYREG_CAN1_CAN_RX3_CONTROL
CAN_CanIP__CAN_RX3_DATA_HIGH EQU CYREG_CAN1_CAN_RX3_DATA_HIGH
CAN_CanIP__CAN_RX3_DATA_LOW EQU CYREG_CAN1_CAN_RX3_DATA_LOW
CAN_CanIP__CAN_RX3_ID EQU CYREG_CAN1_CAN_RX3_ID
CAN_CanIP__CAN_RX4_ACR EQU CYREG_CAN1_CAN_RX4_ACR
CAN_CanIP__CAN_RX4_ACR_DATA EQU CYREG_CAN1_CAN_RX4_ACR_DATA
CAN_CanIP__CAN_RX4_AMR EQU CYREG_CAN1_CAN_RX4_AMR
CAN_CanIP__CAN_RX4_AMR_DATA EQU CYREG_CAN1_CAN_RX4_AMR_DATA
CAN_CanIP__CAN_RX4_CONTROL EQU CYREG_CAN1_CAN_RX4_CONTROL
CAN_CanIP__CAN_RX4_DATA_HIGH EQU CYREG_CAN1_CAN_RX4_DATA_HIGH
CAN_CanIP__CAN_RX4_DATA_LOW EQU CYREG_CAN1_CAN_RX4_DATA_LOW
CAN_CanIP__CAN_RX4_ID EQU CYREG_CAN1_CAN_RX4_ID
CAN_CanIP__CAN_RX5_ACR EQU CYREG_CAN1_CAN_RX5_ACR
CAN_CanIP__CAN_RX5_ACR_DATA EQU CYREG_CAN1_CAN_RX5_ACR_DATA
CAN_CanIP__CAN_RX5_AMR EQU CYREG_CAN1_CAN_RX5_AMR
CAN_CanIP__CAN_RX5_AMR_DATA EQU CYREG_CAN1_CAN_RX5_AMR_DATA
CAN_CanIP__CAN_RX5_CONTROL EQU CYREG_CAN1_CAN_RX5_CONTROL
CAN_CanIP__CAN_RX5_DATA_HIGH EQU CYREG_CAN1_CAN_RX5_DATA_HIGH
CAN_CanIP__CAN_RX5_DATA_LOW EQU CYREG_CAN1_CAN_RX5_DATA_LOW
CAN_CanIP__CAN_RX5_ID EQU CYREG_CAN1_CAN_RX5_ID
CAN_CanIP__CAN_RX6_ACR EQU CYREG_CAN1_CAN_RX6_ACR
CAN_CanIP__CAN_RX6_ACR_DATA EQU CYREG_CAN1_CAN_RX6_ACR_DATA
CAN_CanIP__CAN_RX6_AMR EQU CYREG_CAN1_CAN_RX6_AMR
CAN_CanIP__CAN_RX6_AMR_DATA EQU CYREG_CAN1_CAN_RX6_AMR_DATA
CAN_CanIP__CAN_RX6_CONTROL EQU CYREG_CAN1_CAN_RX6_CONTROL
CAN_CanIP__CAN_RX6_DATA_HIGH EQU CYREG_CAN1_CAN_RX6_DATA_HIGH
CAN_CanIP__CAN_RX6_DATA_LOW EQU CYREG_CAN1_CAN_RX6_DATA_LOW
CAN_CanIP__CAN_RX6_ID EQU CYREG_CAN1_CAN_RX6_ID
CAN_CanIP__CAN_RX7_ACR EQU CYREG_CAN1_CAN_RX7_ACR
CAN_CanIP__CAN_RX7_ACR_DATA EQU CYREG_CAN1_CAN_RX7_ACR_DATA
CAN_CanIP__CAN_RX7_AMR EQU CYREG_CAN1_CAN_RX7_AMR
CAN_CanIP__CAN_RX7_AMR_DATA EQU CYREG_CAN1_CAN_RX7_AMR_DATA
CAN_CanIP__CAN_RX7_CONTROL EQU CYREG_CAN1_CAN_RX7_CONTROL
CAN_CanIP__CAN_RX7_DATA_HIGH EQU CYREG_CAN1_CAN_RX7_DATA_HIGH
CAN_CanIP__CAN_RX7_DATA_LOW EQU CYREG_CAN1_CAN_RX7_DATA_LOW
CAN_CanIP__CAN_RX7_ID EQU CYREG_CAN1_CAN_RX7_ID
CAN_CanIP__CAN_RX8_ACR EQU CYREG_CAN1_CAN_RX8_ACR
CAN_CanIP__CAN_RX8_ACR_DATA EQU CYREG_CAN1_CAN_RX8_ACR_DATA
CAN_CanIP__CAN_RX8_AMR EQU CYREG_CAN1_CAN_RX8_AMR
CAN_CanIP__CAN_RX8_AMR_DATA EQU CYREG_CAN1_CAN_RX8_AMR_DATA
CAN_CanIP__CAN_RX8_CONTROL EQU CYREG_CAN1_CAN_RX8_CONTROL
CAN_CanIP__CAN_RX8_DATA_HIGH EQU CYREG_CAN1_CAN_RX8_DATA_HIGH
CAN_CanIP__CAN_RX8_DATA_LOW EQU CYREG_CAN1_CAN_RX8_DATA_LOW
CAN_CanIP__CAN_RX8_ID EQU CYREG_CAN1_CAN_RX8_ID
CAN_CanIP__CAN_RX9_ACR EQU CYREG_CAN1_CAN_RX9_ACR
CAN_CanIP__CAN_RX9_ACR_DATA EQU CYREG_CAN1_CAN_RX9_ACR_DATA
CAN_CanIP__CAN_RX9_AMR EQU CYREG_CAN1_CAN_RX9_AMR
CAN_CanIP__CAN_RX9_AMR_DATA EQU CYREG_CAN1_CAN_RX9_AMR_DATA
CAN_CanIP__CAN_RX9_CONTROL EQU CYREG_CAN1_CAN_RX9_CONTROL
CAN_CanIP__CAN_RX9_DATA_HIGH EQU CYREG_CAN1_CAN_RX9_DATA_HIGH
CAN_CanIP__CAN_RX9_DATA_LOW EQU CYREG_CAN1_CAN_RX9_DATA_LOW
CAN_CanIP__CAN_RX9_ID EQU CYREG_CAN1_CAN_RX9_ID
CAN_CanIP__CAN_TX0_CONTROL EQU CYREG_CAN1_CAN_TX0_CONTROL
CAN_CanIP__CAN_TX0_DATA_HIGH EQU CYREG_CAN1_CAN_TX0_DATA_HIGH
CAN_CanIP__CAN_TX0_DATA_LOW EQU CYREG_CAN1_CAN_TX0_DATA_LOW
CAN_CanIP__CAN_TX0_ID EQU CYREG_CAN1_CAN_TX0_ID
CAN_CanIP__CAN_TX1_CONTROL EQU CYREG_CAN1_CAN_TX1_CONTROL
CAN_CanIP__CAN_TX1_DATA_HIGH EQU CYREG_CAN1_CAN_TX1_DATA_HIGH
CAN_CanIP__CAN_TX1_DATA_LOW EQU CYREG_CAN1_CAN_TX1_DATA_LOW
CAN_CanIP__CAN_TX1_ID EQU CYREG_CAN1_CAN_TX1_ID
CAN_CanIP__CAN_TX2_CONTROL EQU CYREG_CAN1_CAN_TX2_CONTROL
CAN_CanIP__CAN_TX2_DATA_HIGH EQU CYREG_CAN1_CAN_TX2_DATA_HIGH
CAN_CanIP__CAN_TX2_DATA_LOW EQU CYREG_CAN1_CAN_TX2_DATA_LOW
CAN_CanIP__CAN_TX2_ID EQU CYREG_CAN1_CAN_TX2_ID
CAN_CanIP__CAN_TX3_CONTROL EQU CYREG_CAN1_CAN_TX3_CONTROL
CAN_CanIP__CAN_TX3_DATA_HIGH EQU CYREG_CAN1_CAN_TX3_DATA_HIGH
CAN_CanIP__CAN_TX3_DATA_LOW EQU CYREG_CAN1_CAN_TX3_DATA_LOW
CAN_CanIP__CAN_TX3_ID EQU CYREG_CAN1_CAN_TX3_ID
CAN_CanIP__CAN_TX4_CONTROL EQU CYREG_CAN1_CAN_TX4_CONTROL
CAN_CanIP__CAN_TX4_DATA_HIGH EQU CYREG_CAN1_CAN_TX4_DATA_HIGH
CAN_CanIP__CAN_TX4_DATA_LOW EQU CYREG_CAN1_CAN_TX4_DATA_LOW
CAN_CanIP__CAN_TX4_ID EQU CYREG_CAN1_CAN_TX4_ID
CAN_CanIP__CAN_TX5_CONTROL EQU CYREG_CAN1_CAN_TX5_CONTROL
CAN_CanIP__CAN_TX5_DATA_HIGH EQU CYREG_CAN1_CAN_TX5_DATA_HIGH
CAN_CanIP__CAN_TX5_DATA_LOW EQU CYREG_CAN1_CAN_TX5_DATA_LOW
CAN_CanIP__CAN_TX5_ID EQU CYREG_CAN1_CAN_TX5_ID
CAN_CanIP__CAN_TX6_CONTROL EQU CYREG_CAN1_CAN_TX6_CONTROL
CAN_CanIP__CAN_TX6_DATA_HIGH EQU CYREG_CAN1_CAN_TX6_DATA_HIGH
CAN_CanIP__CAN_TX6_DATA_LOW EQU CYREG_CAN1_CAN_TX6_DATA_LOW
CAN_CanIP__CAN_TX6_ID EQU CYREG_CAN1_CAN_TX6_ID
CAN_CanIP__CAN_TX7_CONTROL EQU CYREG_CAN1_CAN_TX7_CONTROL
CAN_CanIP__CAN_TX7_DATA_HIGH EQU CYREG_CAN1_CAN_TX7_DATA_HIGH
CAN_CanIP__CAN_TX7_DATA_LOW EQU CYREG_CAN1_CAN_TX7_DATA_LOW
CAN_CanIP__CAN_TX7_ID EQU CYREG_CAN1_CAN_TX7_ID
CAN_CanIP__CNTL EQU CYREG_CAN1_CNTL
CAN_CanIP__COMMAND EQU CYREG_CAN1_COMMAND
CAN_CanIP__CONFIG EQU CYREG_CAN1_CONFIG
CAN_CanIP__ECR EQU CYREG_CAN1_ECR
CAN_CanIP__ERROR_STATUS EQU CYREG_CAN1_ERROR_STATUS
CAN_CanIP__INT_EBL EQU CYREG_CAN1_INT_EBL
CAN_CanIP__INT_STATUS EQU CYREG_CAN1_INT_STATUS
CAN_CanIP__INTR_CAN EQU CYREG_CAN1_INTR_CAN
CAN_CanIP__INTR_CAN_MASK EQU CYREG_CAN1_INTR_CAN_MASK
CAN_CanIP__INTR_CAN_MASKED EQU CYREG_CAN1_INTR_CAN_MASKED
CAN_CanIP__INTR_CAN_SET EQU CYREG_CAN1_INTR_CAN_SET
CAN_CanIP__TTCAN_CAPTURE EQU CYREG_CAN1_TTCAN_CAPTURE
CAN_CanIP__TTCAN_COMPARE EQU CYREG_CAN1_TTCAN_COMPARE
CAN_CanIP__TTCAN_COUNTER EQU CYREG_CAN1_TTCAN_COUNTER
CAN_CanIP__TTCAN_TIMING EQU CYREG_CAN1_TTCAN_TIMING
CAN_HFCLK__DIV_ID EQU 0x00000040
CAN_HFCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
CAN_HFCLK__PA_DIV_ID EQU 0x000000FF
CAN_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CAN_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CAN_isr__INTC_MASK EQU 0x20000000
CAN_isr__INTC_NUMBER EQU 29
CAN_isr__INTC_PRIOR_MASK EQU 0xC000
CAN_isr__INTC_PRIOR_NUM EQU 3
CAN_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR7
CAN_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CAN_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
CAN_LED__0__DR EQU CYREG_GPIO_PRT0_DR
CAN_LED__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CAN_LED__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CAN_LED__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CAN_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CAN_LED__0__HSIOM_MASK EQU 0x000F0000
CAN_LED__0__HSIOM_SHIFT EQU 16
CAN_LED__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CAN_LED__0__INTR EQU CYREG_GPIO_PRT0_INTR
CAN_LED__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CAN_LED__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CAN_LED__0__MASK EQU 0x10
CAN_LED__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
CAN_LED__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
CAN_LED__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
CAN_LED__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
CAN_LED__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
CAN_LED__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
CAN_LED__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
CAN_LED__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
CAN_LED__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
CAN_LED__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
CAN_LED__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
CAN_LED__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
CAN_LED__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
CAN_LED__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
CAN_LED__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
CAN_LED__0__PC EQU CYREG_GPIO_PRT0_PC
CAN_LED__0__PC2 EQU CYREG_GPIO_PRT0_PC2
CAN_LED__0__PORT EQU 0
CAN_LED__0__PS EQU CYREG_GPIO_PRT0_PS
CAN_LED__0__SHIFT EQU 4
CAN_LED__DR EQU CYREG_GPIO_PRT0_DR
CAN_LED__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CAN_LED__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CAN_LED__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CAN_LED__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CAN_LED__INTR EQU CYREG_GPIO_PRT0_INTR
CAN_LED__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CAN_LED__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CAN_LED__MASK EQU 0x10
CAN_LED__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
CAN_LED__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
CAN_LED__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
CAN_LED__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
CAN_LED__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
CAN_LED__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
CAN_LED__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
CAN_LED__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
CAN_LED__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
CAN_LED__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
CAN_LED__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
CAN_LED__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
CAN_LED__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
CAN_LED__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
CAN_LED__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
CAN_LED__PC EQU CYREG_GPIO_PRT0_PC
CAN_LED__PC2 EQU CYREG_GPIO_PRT0_PC2
CAN_LED__PORT EQU 0
CAN_LED__PS EQU CYREG_GPIO_PRT0_PS
CAN_LED__SHIFT EQU 4

/* RX_1 */
RX_1__0__DR EQU CYREG_GPIO_PRT0_DR
RX_1__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
RX_1__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
RX_1__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
RX_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
RX_1__0__HSIOM_MASK EQU 0x0000000F
RX_1__0__HSIOM_SHIFT EQU 0
RX_1__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
RX_1__0__INTR EQU CYREG_GPIO_PRT0_INTR
RX_1__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
RX_1__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
RX_1__0__MASK EQU 0x01
RX_1__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
RX_1__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
RX_1__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
RX_1__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
RX_1__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
RX_1__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
RX_1__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
RX_1__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
RX_1__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
RX_1__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
RX_1__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
RX_1__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
RX_1__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
RX_1__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
RX_1__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
RX_1__0__PC EQU CYREG_GPIO_PRT0_PC
RX_1__0__PC2 EQU CYREG_GPIO_PRT0_PC2
RX_1__0__PORT EQU 0
RX_1__0__PS EQU CYREG_GPIO_PRT0_PS
RX_1__0__SHIFT EQU 0
RX_1__DR EQU CYREG_GPIO_PRT0_DR
RX_1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
RX_1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
RX_1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
RX_1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
RX_1__INTR EQU CYREG_GPIO_PRT0_INTR
RX_1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
RX_1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
RX_1__MASK EQU 0x01
RX_1__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
RX_1__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
RX_1__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
RX_1__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
RX_1__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
RX_1__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
RX_1__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
RX_1__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
RX_1__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
RX_1__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
RX_1__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
RX_1__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
RX_1__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
RX_1__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
RX_1__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
RX_1__PC EQU CYREG_GPIO_PRT0_PC
RX_1__PC2 EQU CYREG_GPIO_PRT0_PC2
RX_1__PORT EQU 0
RX_1__PS EQU CYREG_GPIO_PRT0_PS
RX_1__SHIFT EQU 0

/* TX_1 */
TX_1__0__DR EQU CYREG_GPIO_PRT0_DR
TX_1__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
TX_1__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
TX_1__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
TX_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
TX_1__0__HSIOM_MASK EQU 0x000000F0
TX_1__0__HSIOM_SHIFT EQU 4
TX_1__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
TX_1__0__INTR EQU CYREG_GPIO_PRT0_INTR
TX_1__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
TX_1__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
TX_1__0__MASK EQU 0x02
TX_1__0__OUT_SEL EQU CYREG_UDB_PA4_CFG10
TX_1__0__OUT_SEL_SHIFT EQU 2
TX_1__0__OUT_SEL_VAL EQU -1
TX_1__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
TX_1__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
TX_1__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
TX_1__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
TX_1__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
TX_1__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
TX_1__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
TX_1__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
TX_1__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
TX_1__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
TX_1__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
TX_1__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
TX_1__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
TX_1__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
TX_1__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
TX_1__0__PC EQU CYREG_GPIO_PRT0_PC
TX_1__0__PC2 EQU CYREG_GPIO_PRT0_PC2
TX_1__0__PORT EQU 0
TX_1__0__PS EQU CYREG_GPIO_PRT0_PS
TX_1__0__SHIFT EQU 1
TX_1__DR EQU CYREG_GPIO_PRT0_DR
TX_1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
TX_1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
TX_1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
TX_1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
TX_1__INTR EQU CYREG_GPIO_PRT0_INTR
TX_1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
TX_1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
TX_1__MASK EQU 0x02
TX_1__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
TX_1__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
TX_1__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
TX_1__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
TX_1__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
TX_1__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
TX_1__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
TX_1__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
TX_1__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
TX_1__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
TX_1__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
TX_1__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
TX_1__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
TX_1__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
TX_1__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
TX_1__PC EQU CYREG_GPIO_PRT0_PC
TX_1__PC2 EQU CYREG_GPIO_PRT0_PC2
TX_1__PORT EQU 0
TX_1__PS EQU CYREG_GPIO_PRT0_PS
TX_1__SHIFT EQU 1

/* UART */
UART_rx__0__DR EQU CYREG_GPIO_PRT4_DR
UART_rx__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
UART_rx__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
UART_rx__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_rx__0__HSIOM_GPIO EQU 0
UART_rx__0__HSIOM_I2C EQU 14
UART_rx__0__HSIOM_I2C_SCL EQU 14
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__HSIOM_SPI EQU 15
UART_rx__0__HSIOM_SPI_MOSI EQU 15
UART_rx__0__HSIOM_UART EQU 9
UART_rx__0__HSIOM_UART_RX EQU 9
UART_rx__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
UART_rx__0__INTR EQU CYREG_GPIO_PRT4_INTR
UART_rx__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
UART_rx__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
UART_rx__0__MASK EQU 0x01
UART_rx__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
UART_rx__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
UART_rx__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
UART_rx__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
UART_rx__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
UART_rx__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
UART_rx__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
UART_rx__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
UART_rx__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
UART_rx__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
UART_rx__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
UART_rx__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
UART_rx__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
UART_rx__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
UART_rx__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
UART_rx__0__PC EQU CYREG_GPIO_PRT4_PC
UART_rx__0__PC2 EQU CYREG_GPIO_PRT4_PC2
UART_rx__0__PORT EQU 4
UART_rx__0__PS EQU CYREG_GPIO_PRT4_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_GPIO_PRT4_DR
UART_rx__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
UART_rx__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
UART_rx__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
UART_rx__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
UART_rx__INTR EQU CYREG_GPIO_PRT4_INTR
UART_rx__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
UART_rx__INTSTAT EQU CYREG_GPIO_PRT4_INTR
UART_rx__MASK EQU 0x01
UART_rx__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
UART_rx__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
UART_rx__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
UART_rx__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
UART_rx__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
UART_rx__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
UART_rx__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
UART_rx__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
UART_rx__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
UART_rx__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
UART_rx__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
UART_rx__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
UART_rx__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
UART_rx__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
UART_rx__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
UART_rx__PC EQU CYREG_GPIO_PRT4_PC
UART_rx__PC2 EQU CYREG_GPIO_PRT4_PC2
UART_rx__PORT EQU 4
UART_rx__PS EQU CYREG_GPIO_PRT4_PS
UART_rx__SHIFT EQU 0
UART_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
UART_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
UART_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
UART_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
UART_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
UART_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
UART_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
UART_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
UART_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
UART_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
UART_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
UART_SCBCLK__DIV_ID EQU 0x00000043
UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
UART_SCBCLK__PA_DIV_ID EQU 0x000000FF
UART_tx__0__DR EQU CYREG_GPIO_PRT4_DR
UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
UART_tx__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
UART_tx__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_tx__0__HSIOM_GPIO EQU 0
UART_tx__0__HSIOM_I2C EQU 14
UART_tx__0__HSIOM_I2C_SDA EQU 14
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__HSIOM_SPI EQU 15
UART_tx__0__HSIOM_SPI_MISO EQU 15
UART_tx__0__HSIOM_UART EQU 9
UART_tx__0__HSIOM_UART_TX EQU 9
UART_tx__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
UART_tx__0__INTR EQU CYREG_GPIO_PRT4_INTR
UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
UART_tx__0__MASK EQU 0x02
UART_tx__0__OUT_SEL EQU CYREG_UDB_PA5_CFG10
UART_tx__0__OUT_SEL_SHIFT EQU 2
UART_tx__0__OUT_SEL_VAL EQU -1
UART_tx__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
UART_tx__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
UART_tx__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
UART_tx__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
UART_tx__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
UART_tx__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
UART_tx__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
UART_tx__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
UART_tx__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
UART_tx__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
UART_tx__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
UART_tx__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
UART_tx__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
UART_tx__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
UART_tx__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
UART_tx__0__PC EQU CYREG_GPIO_PRT4_PC
UART_tx__0__PC2 EQU CYREG_GPIO_PRT4_PC2
UART_tx__0__PORT EQU 4
UART_tx__0__PS EQU CYREG_GPIO_PRT4_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_GPIO_PRT4_DR
UART_tx__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
UART_tx__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
UART_tx__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
UART_tx__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
UART_tx__INTR EQU CYREG_GPIO_PRT4_INTR
UART_tx__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
UART_tx__INTSTAT EQU CYREG_GPIO_PRT4_INTR
UART_tx__MASK EQU 0x02
UART_tx__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
UART_tx__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
UART_tx__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
UART_tx__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
UART_tx__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
UART_tx__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
UART_tx__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
UART_tx__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
UART_tx__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
UART_tx__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
UART_tx__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
UART_tx__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
UART_tx__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
UART_tx__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
UART_tx__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
UART_tx__PC EQU CYREG_GPIO_PRT4_PC
UART_tx__PC2 EQU CYREG_GPIO_PRT4_PC2
UART_tx__PORT EQU 4
UART_tx__PS EQU CYREG_GPIO_PRT4_PS
UART_tx__SHIFT EQU 1

/* DIP_1 */
DIP_1__0__DR EQU CYREG_GPIO_PRT4_DR
DIP_1__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
DIP_1__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
DIP_1__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
DIP_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
DIP_1__0__HSIOM_MASK EQU 0x0F000000
DIP_1__0__HSIOM_SHIFT EQU 24
DIP_1__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
DIP_1__0__INTR EQU CYREG_GPIO_PRT4_INTR
DIP_1__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
DIP_1__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
DIP_1__0__MASK EQU 0x40
DIP_1__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
DIP_1__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
DIP_1__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
DIP_1__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
DIP_1__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
DIP_1__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
DIP_1__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
DIP_1__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
DIP_1__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
DIP_1__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
DIP_1__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
DIP_1__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
DIP_1__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
DIP_1__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
DIP_1__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
DIP_1__0__PC EQU CYREG_GPIO_PRT4_PC
DIP_1__0__PC2 EQU CYREG_GPIO_PRT4_PC2
DIP_1__0__PORT EQU 4
DIP_1__0__PS EQU CYREG_GPIO_PRT4_PS
DIP_1__0__SHIFT EQU 6
DIP_1__DR EQU CYREG_GPIO_PRT4_DR
DIP_1__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
DIP_1__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
DIP_1__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
DIP_1__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
DIP_1__INTR EQU CYREG_GPIO_PRT4_INTR
DIP_1__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
DIP_1__INTSTAT EQU CYREG_GPIO_PRT4_INTR
DIP_1__MASK EQU 0x40
DIP_1__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
DIP_1__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
DIP_1__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
DIP_1__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
DIP_1__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
DIP_1__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
DIP_1__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
DIP_1__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
DIP_1__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
DIP_1__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
DIP_1__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
DIP_1__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
DIP_1__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
DIP_1__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
DIP_1__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
DIP_1__PC EQU CYREG_GPIO_PRT4_PC
DIP_1__PC2 EQU CYREG_GPIO_PRT4_PC2
DIP_1__PORT EQU 4
DIP_1__PS EQU CYREG_GPIO_PRT4_PS
DIP_1__SHIFT EQU 6

/* FAULT */
FAULT__0__DR EQU CYREG_GPIO_PRT5_DR
FAULT__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
FAULT__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
FAULT__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
FAULT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
FAULT__0__HSIOM_MASK EQU 0x0000000F
FAULT__0__HSIOM_SHIFT EQU 0
FAULT__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
FAULT__0__INTR EQU CYREG_GPIO_PRT5_INTR
FAULT__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
FAULT__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
FAULT__0__MASK EQU 0x01
FAULT__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
FAULT__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
FAULT__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
FAULT__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
FAULT__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
FAULT__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
FAULT__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
FAULT__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
FAULT__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
FAULT__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
FAULT__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
FAULT__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
FAULT__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
FAULT__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
FAULT__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
FAULT__0__PC EQU CYREG_GPIO_PRT5_PC
FAULT__0__PC2 EQU CYREG_GPIO_PRT5_PC2
FAULT__0__PORT EQU 5
FAULT__0__PS EQU CYREG_GPIO_PRT5_PS
FAULT__0__SHIFT EQU 0
FAULT__DR EQU CYREG_GPIO_PRT5_DR
FAULT__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
FAULT__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
FAULT__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
FAULT__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
FAULT__INTR EQU CYREG_GPIO_PRT5_INTR
FAULT__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
FAULT__INTSTAT EQU CYREG_GPIO_PRT5_INTR
FAULT__MASK EQU 0x01
FAULT__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
FAULT__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
FAULT__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
FAULT__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
FAULT__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
FAULT__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
FAULT__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
FAULT__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
FAULT__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
FAULT__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
FAULT__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
FAULT__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
FAULT__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
FAULT__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
FAULT__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
FAULT__PC EQU CYREG_GPIO_PRT5_PC
FAULT__PC2 EQU CYREG_GPIO_PRT5_PC2
FAULT__PORT EQU 5
FAULT__PS EQU CYREG_GPIO_PRT5_PS
FAULT__SHIFT EQU 0

/* HALL1 */
HALL1__0__DR EQU CYREG_GPIO_PRT2_DR
HALL1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
HALL1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
HALL1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
HALL1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
HALL1__0__HSIOM_MASK EQU 0x00F00000
HALL1__0__HSIOM_SHIFT EQU 20
HALL1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
HALL1__0__INTR EQU CYREG_GPIO_PRT2_INTR
HALL1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
HALL1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
HALL1__0__MASK EQU 0x20
HALL1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
HALL1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
HALL1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
HALL1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
HALL1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
HALL1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
HALL1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
HALL1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
HALL1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
HALL1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
HALL1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
HALL1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
HALL1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
HALL1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
HALL1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
HALL1__0__PC EQU CYREG_GPIO_PRT2_PC
HALL1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
HALL1__0__PORT EQU 2
HALL1__0__PS EQU CYREG_GPIO_PRT2_PS
HALL1__0__SHIFT EQU 5
HALL1__DR EQU CYREG_GPIO_PRT2_DR
HALL1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
HALL1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
HALL1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
HALL1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
HALL1__INTR EQU CYREG_GPIO_PRT2_INTR
HALL1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
HALL1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
HALL1__MASK EQU 0x20
HALL1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
HALL1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
HALL1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
HALL1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
HALL1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
HALL1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
HALL1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
HALL1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
HALL1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
HALL1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
HALL1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
HALL1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
HALL1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
HALL1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
HALL1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
HALL1__PC EQU CYREG_GPIO_PRT2_PC
HALL1__PC2 EQU CYREG_GPIO_PRT2_PC2
HALL1__PORT EQU 2
HALL1__PS EQU CYREG_GPIO_PRT2_PS
HALL1__SHIFT EQU 5

/* HALL2 */
HALL2__0__DR EQU CYREG_GPIO_PRT2_DR
HALL2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
HALL2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
HALL2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
HALL2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
HALL2__0__HSIOM_MASK EQU 0x0F000000
HALL2__0__HSIOM_SHIFT EQU 24
HALL2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
HALL2__0__INTR EQU CYREG_GPIO_PRT2_INTR
HALL2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
HALL2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
HALL2__0__MASK EQU 0x40
HALL2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
HALL2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
HALL2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
HALL2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
HALL2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
HALL2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
HALL2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
HALL2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
HALL2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
HALL2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
HALL2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
HALL2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
HALL2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
HALL2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
HALL2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
HALL2__0__PC EQU CYREG_GPIO_PRT2_PC
HALL2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
HALL2__0__PORT EQU 2
HALL2__0__PS EQU CYREG_GPIO_PRT2_PS
HALL2__0__SHIFT EQU 6
HALL2__DR EQU CYREG_GPIO_PRT2_DR
HALL2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
HALL2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
HALL2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
HALL2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
HALL2__INTR EQU CYREG_GPIO_PRT2_INTR
HALL2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
HALL2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
HALL2__MASK EQU 0x40
HALL2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
HALL2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
HALL2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
HALL2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
HALL2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
HALL2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
HALL2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
HALL2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
HALL2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
HALL2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
HALL2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
HALL2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
HALL2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
HALL2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
HALL2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
HALL2__PC EQU CYREG_GPIO_PRT2_PC
HALL2__PC2 EQU CYREG_GPIO_PRT2_PC2
HALL2__PORT EQU 2
HALL2__PS EQU CYREG_GPIO_PRT2_PS
HALL2__SHIFT EQU 6

/* HALL3 */
HALL3__0__DR EQU CYREG_GPIO_PRT2_DR
HALL3__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
HALL3__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
HALL3__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
HALL3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
HALL3__0__HSIOM_MASK EQU 0xF0000000
HALL3__0__HSIOM_SHIFT EQU 28
HALL3__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
HALL3__0__INTR EQU CYREG_GPIO_PRT2_INTR
HALL3__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
HALL3__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
HALL3__0__MASK EQU 0x80
HALL3__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
HALL3__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
HALL3__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
HALL3__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
HALL3__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
HALL3__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
HALL3__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
HALL3__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
HALL3__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
HALL3__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
HALL3__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
HALL3__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
HALL3__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
HALL3__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
HALL3__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
HALL3__0__PC EQU CYREG_GPIO_PRT2_PC
HALL3__0__PC2 EQU CYREG_GPIO_PRT2_PC2
HALL3__0__PORT EQU 2
HALL3__0__PS EQU CYREG_GPIO_PRT2_PS
HALL3__0__SHIFT EQU 7
HALL3__DR EQU CYREG_GPIO_PRT2_DR
HALL3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
HALL3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
HALL3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
HALL3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
HALL3__INTR EQU CYREG_GPIO_PRT2_INTR
HALL3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
HALL3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
HALL3__MASK EQU 0x80
HALL3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
HALL3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
HALL3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
HALL3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
HALL3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
HALL3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
HALL3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
HALL3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
HALL3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
HALL3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
HALL3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
HALL3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
HALL3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
HALL3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
HALL3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
HALL3__PC EQU CYREG_GPIO_PRT2_PC
HALL3__PC2 EQU CYREG_GPIO_PRT2_PC2
HALL3__PORT EQU 2
HALL3__PS EQU CYREG_GPIO_PRT2_PS
HALL3__SHIFT EQU 7

/* isr_1 */
isr_1__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_1__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_1__INTC_MASK EQU 0x01
isr_1__INTC_NUMBER EQU 0
isr_1__INTC_PRIOR_MASK EQU 0xC0
isr_1__INTC_PRIOR_NUM EQU 3
isr_1__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_1__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_1__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* DRV_EN */
DRV_EN__0__DR EQU CYREG_GPIO_PRT0_DR
DRV_EN__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
DRV_EN__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
DRV_EN__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
DRV_EN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
DRV_EN__0__HSIOM_MASK EQU 0xF0000000
DRV_EN__0__HSIOM_SHIFT EQU 28
DRV_EN__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
DRV_EN__0__INTR EQU CYREG_GPIO_PRT0_INTR
DRV_EN__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
DRV_EN__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
DRV_EN__0__MASK EQU 0x80
DRV_EN__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
DRV_EN__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
DRV_EN__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
DRV_EN__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
DRV_EN__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
DRV_EN__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
DRV_EN__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
DRV_EN__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
DRV_EN__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
DRV_EN__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
DRV_EN__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
DRV_EN__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
DRV_EN__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
DRV_EN__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
DRV_EN__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
DRV_EN__0__PC EQU CYREG_GPIO_PRT0_PC
DRV_EN__0__PC2 EQU CYREG_GPIO_PRT0_PC2
DRV_EN__0__PORT EQU 0
DRV_EN__0__PS EQU CYREG_GPIO_PRT0_PS
DRV_EN__0__SHIFT EQU 7
DRV_EN__DR EQU CYREG_GPIO_PRT0_DR
DRV_EN__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
DRV_EN__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
DRV_EN__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
DRV_EN__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
DRV_EN__INTR EQU CYREG_GPIO_PRT0_INTR
DRV_EN__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
DRV_EN__INTSTAT EQU CYREG_GPIO_PRT0_INTR
DRV_EN__MASK EQU 0x80
DRV_EN__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
DRV_EN__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
DRV_EN__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
DRV_EN__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
DRV_EN__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
DRV_EN__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
DRV_EN__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
DRV_EN__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
DRV_EN__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
DRV_EN__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
DRV_EN__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
DRV_EN__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
DRV_EN__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
DRV_EN__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
DRV_EN__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
DRV_EN__PC EQU CYREG_GPIO_PRT0_PC
DRV_EN__PC2 EQU CYREG_GPIO_PRT0_PC2
DRV_EN__PORT EQU 0
DRV_EN__PS EQU CYREG_GPIO_PRT0_PS
DRV_EN__SHIFT EQU 7

/* ADC_Pot */
ADC_Pot_cy_psoc4_sar__CLOCK_DIV_ID EQU 0x00000044
ADC_Pot_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_Pot_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_Pot_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_Pot_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_Pot_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_Pot_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_Pot_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_Pot_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_Pot_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_Pot_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_Pot_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_Pot_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_Pot_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_Pot_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_Pot_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_Pot_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_Pot_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_Pot_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_Pot_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_Pot_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_Pot_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_Pot_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_Pot_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_Pot_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_Pot_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_Pot_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_Pot_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_Pot_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_Pot_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_Pot_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_Pot_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_Pot_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_Pot_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_Pot_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_Pot_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_Pot_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_Pot_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_Pot_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_Pot_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_Pot_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_Pot_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_Pot_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_Pot_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_Pot_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_Pot_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_Pot_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_Pot_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_Pot_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_Pot_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_Pot_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_Pot_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_Pot_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_Pot_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_Pot_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_Pot_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_Pot_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_Pot_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_Pot_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_Pot_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_Pot_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_Pot_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_Pot_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_Pot_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_Pot_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_Pot_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_Pot_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_Pot_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_Pot_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_Pot_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_Pot_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_Pot_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_Pot_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_Pot_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_Pot_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_Pot_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_Pot_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_Pot_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_Pot_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_Pot_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_Pot_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_Pot_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_Pot_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_Pot_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_Pot_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_Pot_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL10
ADC_Pot_intClock__DIV_ID EQU 0x00000044
ADC_Pot_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL4
ADC_Pot_intClock__PA_DIV_ID EQU 0x000000FF
ADC_Pot_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_Pot_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_Pot_IRQ__INTC_MASK EQU 0x20000
ADC_Pot_IRQ__INTC_NUMBER EQU 17
ADC_Pot_IRQ__INTC_PRIOR_MASK EQU 0xC000
ADC_Pot_IRQ__INTC_PRIOR_NUM EQU 3
ADC_Pot_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ADC_Pot_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_Pot_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Clock_2 */
Clock_2__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL19
Clock_2__DIV_ID EQU 0x000000C0
Clock_2__DIV_REGISTER EQU CYREG_PERI_DIV_24_5_CTL
Clock_2__FRAC_MASK EQU 0x000000F8
Clock_2__PA_DIV_ID EQU 0x000000FF

/* DEBUG_LED */
DEBUG_LED__0__DR EQU CYREG_GPIO_PRT0_DR
DEBUG_LED__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
DEBUG_LED__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
DEBUG_LED__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
DEBUG_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
DEBUG_LED__0__HSIOM_MASK EQU 0x0000F000
DEBUG_LED__0__HSIOM_SHIFT EQU 12
DEBUG_LED__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
DEBUG_LED__0__INTR EQU CYREG_GPIO_PRT0_INTR
DEBUG_LED__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
DEBUG_LED__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
DEBUG_LED__0__MASK EQU 0x08
DEBUG_LED__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
DEBUG_LED__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
DEBUG_LED__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
DEBUG_LED__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
DEBUG_LED__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
DEBUG_LED__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
DEBUG_LED__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
DEBUG_LED__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
DEBUG_LED__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
DEBUG_LED__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
DEBUG_LED__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
DEBUG_LED__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
DEBUG_LED__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
DEBUG_LED__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
DEBUG_LED__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
DEBUG_LED__0__PC EQU CYREG_GPIO_PRT0_PC
DEBUG_LED__0__PC2 EQU CYREG_GPIO_PRT0_PC2
DEBUG_LED__0__PORT EQU 0
DEBUG_LED__0__PS EQU CYREG_GPIO_PRT0_PS
DEBUG_LED__0__SHIFT EQU 3
DEBUG_LED__DR EQU CYREG_GPIO_PRT0_DR
DEBUG_LED__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
DEBUG_LED__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
DEBUG_LED__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
DEBUG_LED__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
DEBUG_LED__INTR EQU CYREG_GPIO_PRT0_INTR
DEBUG_LED__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
DEBUG_LED__INTSTAT EQU CYREG_GPIO_PRT0_INTR
DEBUG_LED__MASK EQU 0x08
DEBUG_LED__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
DEBUG_LED__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
DEBUG_LED__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
DEBUG_LED__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
DEBUG_LED__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
DEBUG_LED__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
DEBUG_LED__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
DEBUG_LED__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
DEBUG_LED__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
DEBUG_LED__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
DEBUG_LED__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
DEBUG_LED__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
DEBUG_LED__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
DEBUG_LED__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
DEBUG_LED__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
DEBUG_LED__PC EQU CYREG_GPIO_PRT0_PC
DEBUG_LED__PC2 EQU CYREG_GPIO_PRT0_PC2
DEBUG_LED__PORT EQU 0
DEBUG_LED__PS EQU CYREG_GPIO_PRT0_PS
DEBUG_LED__SHIFT EQU 3

/* ERROR_LED */
ERROR_LED__0__DR EQU CYREG_GPIO_PRT0_DR
ERROR_LED__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
ERROR_LED__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
ERROR_LED__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
ERROR_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
ERROR_LED__0__HSIOM_MASK EQU 0x00000F00
ERROR_LED__0__HSIOM_SHIFT EQU 8
ERROR_LED__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
ERROR_LED__0__INTR EQU CYREG_GPIO_PRT0_INTR
ERROR_LED__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
ERROR_LED__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
ERROR_LED__0__MASK EQU 0x04
ERROR_LED__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
ERROR_LED__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
ERROR_LED__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
ERROR_LED__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
ERROR_LED__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
ERROR_LED__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
ERROR_LED__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
ERROR_LED__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
ERROR_LED__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
ERROR_LED__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
ERROR_LED__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
ERROR_LED__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
ERROR_LED__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
ERROR_LED__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
ERROR_LED__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
ERROR_LED__0__PC EQU CYREG_GPIO_PRT0_PC
ERROR_LED__0__PC2 EQU CYREG_GPIO_PRT0_PC2
ERROR_LED__0__PORT EQU 0
ERROR_LED__0__PS EQU CYREG_GPIO_PRT0_PS
ERROR_LED__0__SHIFT EQU 2
ERROR_LED__DR EQU CYREG_GPIO_PRT0_DR
ERROR_LED__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
ERROR_LED__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
ERROR_LED__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
ERROR_LED__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
ERROR_LED__INTR EQU CYREG_GPIO_PRT0_INTR
ERROR_LED__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
ERROR_LED__INTSTAT EQU CYREG_GPIO_PRT0_INTR
ERROR_LED__MASK EQU 0x04
ERROR_LED__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
ERROR_LED__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
ERROR_LED__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
ERROR_LED__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
ERROR_LED__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
ERROR_LED__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
ERROR_LED__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
ERROR_LED__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
ERROR_LED__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
ERROR_LED__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
ERROR_LED__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
ERROR_LED__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
ERROR_LED__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
ERROR_LED__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
ERROR_LED__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
ERROR_LED__PC EQU CYREG_GPIO_PRT0_PC
ERROR_LED__PC2 EQU CYREG_GPIO_PRT0_PC2
ERROR_LED__PORT EQU 0
ERROR_LED__PS EQU CYREG_GPIO_PRT0_PS
ERROR_LED__SHIFT EQU 2

/* QuadDec_1 */
QuadDec_1_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_1_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_1_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_1_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL3
QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST3
QuadDec_1_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_1_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_1_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_1_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_1_bQuadDec_Stsreg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK3
QuadDec_1_bQuadDec_Stsreg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL3
QuadDec_1_bQuadDec_Stsreg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST3
QuadDec_1_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_1_bQuadDec_Stsreg__MASK_REG EQU CYREG_UDB_W8_MSK3
QuadDec_1_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
QuadDec_1_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
QuadDec_1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
QuadDec_1_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST3
QuadDec_1_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST3
QuadDec_1_bQuadDec_Stsreg__STATUS_REG EQU CYREG_UDB_W8_ST3
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A7
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_UDB_W8_A07
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_UDB_W8_A17
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D7
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_UDB_W8_D07
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_UDB_W8_D17
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL7
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F7
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_UDB_W8_F07
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_UDB_W8_F17
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK7
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK7
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL7
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL7
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST7
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL7
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST7
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK7
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK7
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK7
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK7
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK7
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK7
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL7
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST7
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST7
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST7

/* Cur_Alert_1 */
Cur_Alert_1__0__DR EQU CYREG_GPIO_PRT2_DR
Cur_Alert_1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Cur_Alert_1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Cur_Alert_1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Cur_Alert_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Cur_Alert_1__0__HSIOM_MASK EQU 0x000F0000
Cur_Alert_1__0__HSIOM_SHIFT EQU 16
Cur_Alert_1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Cur_Alert_1__0__INTR EQU CYREG_GPIO_PRT2_INTR
Cur_Alert_1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Cur_Alert_1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Cur_Alert_1__0__MASK EQU 0x10
Cur_Alert_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Cur_Alert_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Cur_Alert_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Cur_Alert_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Cur_Alert_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Cur_Alert_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Cur_Alert_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Cur_Alert_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Cur_Alert_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Cur_Alert_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Cur_Alert_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Cur_Alert_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Cur_Alert_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Cur_Alert_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Cur_Alert_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Cur_Alert_1__0__PC EQU CYREG_GPIO_PRT2_PC
Cur_Alert_1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Cur_Alert_1__0__PORT EQU 2
Cur_Alert_1__0__PS EQU CYREG_GPIO_PRT2_PS
Cur_Alert_1__0__SHIFT EQU 4
Cur_Alert_1__DR EQU CYREG_GPIO_PRT2_DR
Cur_Alert_1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Cur_Alert_1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Cur_Alert_1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Cur_Alert_1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Cur_Alert_1__INTR EQU CYREG_GPIO_PRT2_INTR
Cur_Alert_1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Cur_Alert_1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Cur_Alert_1__MASK EQU 0x10
Cur_Alert_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Cur_Alert_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Cur_Alert_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Cur_Alert_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Cur_Alert_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Cur_Alert_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Cur_Alert_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Cur_Alert_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Cur_Alert_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Cur_Alert_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Cur_Alert_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Cur_Alert_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Cur_Alert_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Cur_Alert_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Cur_Alert_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Cur_Alert_1__PC EQU CYREG_GPIO_PRT2_PC
Cur_Alert_1__PC2 EQU CYREG_GPIO_PRT2_PC2
Cur_Alert_1__PORT EQU 2
Cur_Alert_1__PS EQU CYREG_GPIO_PRT2_PS
Cur_Alert_1__SHIFT EQU 4

/* Cur_Alert_2 */
Cur_Alert_2__0__DR EQU CYREG_GPIO_PRT6_DR
Cur_Alert_2__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Cur_Alert_2__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Cur_Alert_2__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Cur_Alert_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
Cur_Alert_2__0__HSIOM_MASK EQU 0x00000F00
Cur_Alert_2__0__HSIOM_SHIFT EQU 8
Cur_Alert_2__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Cur_Alert_2__0__INTR EQU CYREG_GPIO_PRT6_INTR
Cur_Alert_2__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Cur_Alert_2__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Cur_Alert_2__0__MASK EQU 0x04
Cur_Alert_2__0__PC EQU CYREG_GPIO_PRT6_PC
Cur_Alert_2__0__PC2 EQU CYREG_GPIO_PRT6_PC2
Cur_Alert_2__0__PORT EQU 6
Cur_Alert_2__0__PS EQU CYREG_GPIO_PRT6_PS
Cur_Alert_2__0__SHIFT EQU 2
Cur_Alert_2__DR EQU CYREG_GPIO_PRT6_DR
Cur_Alert_2__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Cur_Alert_2__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Cur_Alert_2__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Cur_Alert_2__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Cur_Alert_2__INTR EQU CYREG_GPIO_PRT6_INTR
Cur_Alert_2__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Cur_Alert_2__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Cur_Alert_2__MASK EQU 0x04
Cur_Alert_2__PC EQU CYREG_GPIO_PRT6_PC
Cur_Alert_2__PC2 EQU CYREG_GPIO_PRT6_PC2
Cur_Alert_2__PORT EQU 6
Cur_Alert_2__PS EQU CYREG_GPIO_PRT6_PS
Cur_Alert_2__SHIFT EQU 2

/* Cur_Alert_3 */
Cur_Alert_3__0__DR EQU CYREG_GPIO_PRT6_DR
Cur_Alert_3__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Cur_Alert_3__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Cur_Alert_3__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Cur_Alert_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
Cur_Alert_3__0__HSIOM_MASK EQU 0x00F00000
Cur_Alert_3__0__HSIOM_SHIFT EQU 20
Cur_Alert_3__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Cur_Alert_3__0__INTR EQU CYREG_GPIO_PRT6_INTR
Cur_Alert_3__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Cur_Alert_3__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Cur_Alert_3__0__MASK EQU 0x20
Cur_Alert_3__0__PC EQU CYREG_GPIO_PRT6_PC
Cur_Alert_3__0__PC2 EQU CYREG_GPIO_PRT6_PC2
Cur_Alert_3__0__PORT EQU 6
Cur_Alert_3__0__PS EQU CYREG_GPIO_PRT6_PS
Cur_Alert_3__0__SHIFT EQU 5
Cur_Alert_3__DR EQU CYREG_GPIO_PRT6_DR
Cur_Alert_3__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Cur_Alert_3__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Cur_Alert_3__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Cur_Alert_3__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Cur_Alert_3__INTR EQU CYREG_GPIO_PRT6_INTR
Cur_Alert_3__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Cur_Alert_3__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Cur_Alert_3__MASK EQU 0x20
Cur_Alert_3__PC EQU CYREG_GPIO_PRT6_PC
Cur_Alert_3__PC2 EQU CYREG_GPIO_PRT6_PC2
Cur_Alert_3__PORT EQU 6
Cur_Alert_3__PS EQU CYREG_GPIO_PRT6_PS
Cur_Alert_3__SHIFT EQU 5

/* LimSW_Pin_1 */
LimSW_Pin_1__0__DR EQU CYREG_GPIO_PRT3_DR
LimSW_Pin_1__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LimSW_Pin_1__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LimSW_Pin_1__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LimSW_Pin_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LimSW_Pin_1__0__HSIOM_MASK EQU 0x000F0000
LimSW_Pin_1__0__HSIOM_SHIFT EQU 16
LimSW_Pin_1__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LimSW_Pin_1__0__INTR EQU CYREG_GPIO_PRT3_INTR
LimSW_Pin_1__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LimSW_Pin_1__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LimSW_Pin_1__0__MASK EQU 0x10
LimSW_Pin_1__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
LimSW_Pin_1__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
LimSW_Pin_1__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
LimSW_Pin_1__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
LimSW_Pin_1__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
LimSW_Pin_1__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
LimSW_Pin_1__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
LimSW_Pin_1__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
LimSW_Pin_1__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
LimSW_Pin_1__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
LimSW_Pin_1__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
LimSW_Pin_1__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
LimSW_Pin_1__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
LimSW_Pin_1__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
LimSW_Pin_1__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
LimSW_Pin_1__0__PC EQU CYREG_GPIO_PRT3_PC
LimSW_Pin_1__0__PC2 EQU CYREG_GPIO_PRT3_PC2
LimSW_Pin_1__0__PORT EQU 3
LimSW_Pin_1__0__PS EQU CYREG_GPIO_PRT3_PS
LimSW_Pin_1__0__SHIFT EQU 4
LimSW_Pin_1__DR EQU CYREG_GPIO_PRT3_DR
LimSW_Pin_1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LimSW_Pin_1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LimSW_Pin_1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LimSW_Pin_1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LimSW_Pin_1__INTR EQU CYREG_GPIO_PRT3_INTR
LimSW_Pin_1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LimSW_Pin_1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LimSW_Pin_1__MASK EQU 0x10
LimSW_Pin_1__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
LimSW_Pin_1__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
LimSW_Pin_1__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
LimSW_Pin_1__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
LimSW_Pin_1__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
LimSW_Pin_1__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
LimSW_Pin_1__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
LimSW_Pin_1__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
LimSW_Pin_1__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
LimSW_Pin_1__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
LimSW_Pin_1__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
LimSW_Pin_1__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
LimSW_Pin_1__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
LimSW_Pin_1__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
LimSW_Pin_1__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
LimSW_Pin_1__PC EQU CYREG_GPIO_PRT3_PC
LimSW_Pin_1__PC2 EQU CYREG_GPIO_PRT3_PC2
LimSW_Pin_1__PORT EQU 3
LimSW_Pin_1__PS EQU CYREG_GPIO_PRT3_PS
LimSW_Pin_1__SHIFT EQU 4

/* LimSW_Pin_2 */
LimSW_Pin_2__0__DR EQU CYREG_GPIO_PRT3_DR
LimSW_Pin_2__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LimSW_Pin_2__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LimSW_Pin_2__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LimSW_Pin_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LimSW_Pin_2__0__HSIOM_MASK EQU 0x00F00000
LimSW_Pin_2__0__HSIOM_SHIFT EQU 20
LimSW_Pin_2__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LimSW_Pin_2__0__INTR EQU CYREG_GPIO_PRT3_INTR
LimSW_Pin_2__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LimSW_Pin_2__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LimSW_Pin_2__0__MASK EQU 0x20
LimSW_Pin_2__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
LimSW_Pin_2__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
LimSW_Pin_2__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
LimSW_Pin_2__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
LimSW_Pin_2__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
LimSW_Pin_2__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
LimSW_Pin_2__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
LimSW_Pin_2__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
LimSW_Pin_2__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
LimSW_Pin_2__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
LimSW_Pin_2__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
LimSW_Pin_2__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
LimSW_Pin_2__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
LimSW_Pin_2__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
LimSW_Pin_2__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
LimSW_Pin_2__0__PC EQU CYREG_GPIO_PRT3_PC
LimSW_Pin_2__0__PC2 EQU CYREG_GPIO_PRT3_PC2
LimSW_Pin_2__0__PORT EQU 3
LimSW_Pin_2__0__PS EQU CYREG_GPIO_PRT3_PS
LimSW_Pin_2__0__SHIFT EQU 5
LimSW_Pin_2__DR EQU CYREG_GPIO_PRT3_DR
LimSW_Pin_2__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LimSW_Pin_2__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LimSW_Pin_2__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LimSW_Pin_2__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LimSW_Pin_2__INTR EQU CYREG_GPIO_PRT3_INTR
LimSW_Pin_2__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LimSW_Pin_2__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LimSW_Pin_2__MASK EQU 0x20
LimSW_Pin_2__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
LimSW_Pin_2__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
LimSW_Pin_2__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
LimSW_Pin_2__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
LimSW_Pin_2__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
LimSW_Pin_2__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
LimSW_Pin_2__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
LimSW_Pin_2__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
LimSW_Pin_2__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
LimSW_Pin_2__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
LimSW_Pin_2__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
LimSW_Pin_2__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
LimSW_Pin_2__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
LimSW_Pin_2__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
LimSW_Pin_2__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
LimSW_Pin_2__PC EQU CYREG_GPIO_PRT3_PC
LimSW_Pin_2__PC2 EQU CYREG_GPIO_PRT3_PC2
LimSW_Pin_2__PORT EQU 3
LimSW_Pin_2__PS EQU CYREG_GPIO_PRT3_PS
LimSW_Pin_2__SHIFT EQU 5

/* TMC6100_SPI */
TMC6100_SPI_miso_s__0__DR EQU CYREG_GPIO_PRT2_DR
TMC6100_SPI_miso_s__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
TMC6100_SPI_miso_s__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
TMC6100_SPI_miso_s__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
TMC6100_SPI_miso_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
TMC6100_SPI_miso_s__0__HSIOM_GPIO EQU 0
TMC6100_SPI_miso_s__0__HSIOM_I2C EQU 14
TMC6100_SPI_miso_s__0__HSIOM_I2C_SDA EQU 14
TMC6100_SPI_miso_s__0__HSIOM_MASK EQU 0x000000F0
TMC6100_SPI_miso_s__0__HSIOM_SHIFT EQU 4
TMC6100_SPI_miso_s__0__HSIOM_SPI EQU 15
TMC6100_SPI_miso_s__0__HSIOM_SPI_MISO EQU 15
TMC6100_SPI_miso_s__0__HSIOM_UART EQU 9
TMC6100_SPI_miso_s__0__HSIOM_UART_TX EQU 9
TMC6100_SPI_miso_s__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
TMC6100_SPI_miso_s__0__INTR EQU CYREG_GPIO_PRT2_INTR
TMC6100_SPI_miso_s__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
TMC6100_SPI_miso_s__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
TMC6100_SPI_miso_s__0__MASK EQU 0x02
TMC6100_SPI_miso_s__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
TMC6100_SPI_miso_s__0__OUT_SEL_SHIFT EQU 2
TMC6100_SPI_miso_s__0__OUT_SEL_VAL EQU -1
TMC6100_SPI_miso_s__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
TMC6100_SPI_miso_s__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
TMC6100_SPI_miso_s__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
TMC6100_SPI_miso_s__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
TMC6100_SPI_miso_s__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
TMC6100_SPI_miso_s__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
TMC6100_SPI_miso_s__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
TMC6100_SPI_miso_s__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
TMC6100_SPI_miso_s__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
TMC6100_SPI_miso_s__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
TMC6100_SPI_miso_s__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
TMC6100_SPI_miso_s__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
TMC6100_SPI_miso_s__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
TMC6100_SPI_miso_s__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
TMC6100_SPI_miso_s__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
TMC6100_SPI_miso_s__0__PC EQU CYREG_GPIO_PRT2_PC
TMC6100_SPI_miso_s__0__PC2 EQU CYREG_GPIO_PRT2_PC2
TMC6100_SPI_miso_s__0__PORT EQU 2
TMC6100_SPI_miso_s__0__PS EQU CYREG_GPIO_PRT2_PS
TMC6100_SPI_miso_s__0__SHIFT EQU 1
TMC6100_SPI_miso_s__DR EQU CYREG_GPIO_PRT2_DR
TMC6100_SPI_miso_s__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
TMC6100_SPI_miso_s__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
TMC6100_SPI_miso_s__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
TMC6100_SPI_miso_s__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
TMC6100_SPI_miso_s__INTR EQU CYREG_GPIO_PRT2_INTR
TMC6100_SPI_miso_s__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
TMC6100_SPI_miso_s__INTSTAT EQU CYREG_GPIO_PRT2_INTR
TMC6100_SPI_miso_s__MASK EQU 0x02
TMC6100_SPI_miso_s__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
TMC6100_SPI_miso_s__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
TMC6100_SPI_miso_s__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
TMC6100_SPI_miso_s__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
TMC6100_SPI_miso_s__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
TMC6100_SPI_miso_s__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
TMC6100_SPI_miso_s__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
TMC6100_SPI_miso_s__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
TMC6100_SPI_miso_s__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
TMC6100_SPI_miso_s__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
TMC6100_SPI_miso_s__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
TMC6100_SPI_miso_s__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
TMC6100_SPI_miso_s__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
TMC6100_SPI_miso_s__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
TMC6100_SPI_miso_s__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
TMC6100_SPI_miso_s__PC EQU CYREG_GPIO_PRT2_PC
TMC6100_SPI_miso_s__PC2 EQU CYREG_GPIO_PRT2_PC2
TMC6100_SPI_miso_s__PORT EQU 2
TMC6100_SPI_miso_s__PS EQU CYREG_GPIO_PRT2_PS
TMC6100_SPI_miso_s__SHIFT EQU 1
TMC6100_SPI_mosi_s__0__DR EQU CYREG_GPIO_PRT2_DR
TMC6100_SPI_mosi_s__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
TMC6100_SPI_mosi_s__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
TMC6100_SPI_mosi_s__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
TMC6100_SPI_mosi_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
TMC6100_SPI_mosi_s__0__HSIOM_GPIO EQU 0
TMC6100_SPI_mosi_s__0__HSIOM_I2C EQU 14
TMC6100_SPI_mosi_s__0__HSIOM_I2C_SCL EQU 14
TMC6100_SPI_mosi_s__0__HSIOM_MASK EQU 0x0000000F
TMC6100_SPI_mosi_s__0__HSIOM_SHIFT EQU 0
TMC6100_SPI_mosi_s__0__HSIOM_SPI EQU 15
TMC6100_SPI_mosi_s__0__HSIOM_SPI_MOSI EQU 15
TMC6100_SPI_mosi_s__0__HSIOM_UART EQU 9
TMC6100_SPI_mosi_s__0__HSIOM_UART_RX EQU 9
TMC6100_SPI_mosi_s__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
TMC6100_SPI_mosi_s__0__INTR EQU CYREG_GPIO_PRT2_INTR
TMC6100_SPI_mosi_s__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
TMC6100_SPI_mosi_s__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
TMC6100_SPI_mosi_s__0__MASK EQU 0x01
TMC6100_SPI_mosi_s__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
TMC6100_SPI_mosi_s__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
TMC6100_SPI_mosi_s__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
TMC6100_SPI_mosi_s__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
TMC6100_SPI_mosi_s__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
TMC6100_SPI_mosi_s__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
TMC6100_SPI_mosi_s__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
TMC6100_SPI_mosi_s__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
TMC6100_SPI_mosi_s__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
TMC6100_SPI_mosi_s__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
TMC6100_SPI_mosi_s__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
TMC6100_SPI_mosi_s__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
TMC6100_SPI_mosi_s__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
TMC6100_SPI_mosi_s__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
TMC6100_SPI_mosi_s__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
TMC6100_SPI_mosi_s__0__PC EQU CYREG_GPIO_PRT2_PC
TMC6100_SPI_mosi_s__0__PC2 EQU CYREG_GPIO_PRT2_PC2
TMC6100_SPI_mosi_s__0__PORT EQU 2
TMC6100_SPI_mosi_s__0__PS EQU CYREG_GPIO_PRT2_PS
TMC6100_SPI_mosi_s__0__SHIFT EQU 0
TMC6100_SPI_mosi_s__DR EQU CYREG_GPIO_PRT2_DR
TMC6100_SPI_mosi_s__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
TMC6100_SPI_mosi_s__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
TMC6100_SPI_mosi_s__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
TMC6100_SPI_mosi_s__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
TMC6100_SPI_mosi_s__INTR EQU CYREG_GPIO_PRT2_INTR
TMC6100_SPI_mosi_s__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
TMC6100_SPI_mosi_s__INTSTAT EQU CYREG_GPIO_PRT2_INTR
TMC6100_SPI_mosi_s__MASK EQU 0x01
TMC6100_SPI_mosi_s__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
TMC6100_SPI_mosi_s__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
TMC6100_SPI_mosi_s__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
TMC6100_SPI_mosi_s__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
TMC6100_SPI_mosi_s__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
TMC6100_SPI_mosi_s__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
TMC6100_SPI_mosi_s__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
TMC6100_SPI_mosi_s__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
TMC6100_SPI_mosi_s__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
TMC6100_SPI_mosi_s__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
TMC6100_SPI_mosi_s__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
TMC6100_SPI_mosi_s__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
TMC6100_SPI_mosi_s__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
TMC6100_SPI_mosi_s__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
TMC6100_SPI_mosi_s__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
TMC6100_SPI_mosi_s__PC EQU CYREG_GPIO_PRT2_PC
TMC6100_SPI_mosi_s__PC2 EQU CYREG_GPIO_PRT2_PC2
TMC6100_SPI_mosi_s__PORT EQU 2
TMC6100_SPI_mosi_s__PS EQU CYREG_GPIO_PRT2_PS
TMC6100_SPI_mosi_s__SHIFT EQU 0
TMC6100_SPI_SCB__CTRL EQU CYREG_SCB1_CTRL
TMC6100_SPI_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
TMC6100_SPI_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
TMC6100_SPI_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
TMC6100_SPI_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
TMC6100_SPI_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
TMC6100_SPI_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
TMC6100_SPI_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
TMC6100_SPI_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
TMC6100_SPI_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
TMC6100_SPI_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
TMC6100_SPI_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
TMC6100_SPI_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
TMC6100_SPI_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
TMC6100_SPI_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
TMC6100_SPI_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
TMC6100_SPI_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
TMC6100_SPI_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
TMC6100_SPI_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
TMC6100_SPI_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
TMC6100_SPI_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
TMC6100_SPI_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
TMC6100_SPI_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
TMC6100_SPI_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
TMC6100_SPI_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
TMC6100_SPI_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
TMC6100_SPI_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
TMC6100_SPI_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
TMC6100_SPI_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
TMC6100_SPI_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
TMC6100_SPI_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
TMC6100_SPI_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
TMC6100_SPI_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
TMC6100_SPI_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
TMC6100_SPI_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
TMC6100_SPI_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
TMC6100_SPI_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
TMC6100_SPI_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
TMC6100_SPI_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
TMC6100_SPI_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
TMC6100_SPI_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
TMC6100_SPI_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
TMC6100_SPI_SCB__INTR_M EQU CYREG_SCB1_INTR_M
TMC6100_SPI_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
TMC6100_SPI_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
TMC6100_SPI_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
TMC6100_SPI_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
TMC6100_SPI_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
TMC6100_SPI_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
TMC6100_SPI_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
TMC6100_SPI_SCB__INTR_S EQU CYREG_SCB1_INTR_S
TMC6100_SPI_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
TMC6100_SPI_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
TMC6100_SPI_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
TMC6100_SPI_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
TMC6100_SPI_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
TMC6100_SPI_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
TMC6100_SPI_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
TMC6100_SPI_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
TMC6100_SPI_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
TMC6100_SPI_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
TMC6100_SPI_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
TMC6100_SPI_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
TMC6100_SPI_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
TMC6100_SPI_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
TMC6100_SPI_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
TMC6100_SPI_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
TMC6100_SPI_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
TMC6100_SPI_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
TMC6100_SPI_SCB__SS0_POSISTION EQU 0
TMC6100_SPI_SCB__SS1_POSISTION EQU 1
TMC6100_SPI_SCB__SS2_POSISTION EQU 2
TMC6100_SPI_SCB__SS3_POSISTION EQU 3
TMC6100_SPI_SCB__STATUS EQU CYREG_SCB1_STATUS
TMC6100_SPI_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
TMC6100_SPI_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
TMC6100_SPI_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
TMC6100_SPI_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
TMC6100_SPI_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
TMC6100_SPI_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
TMC6100_SPI_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
TMC6100_SPI_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
TMC6100_SPI_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
TMC6100_SPI_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL3
TMC6100_SPI_SCBCLK__DIV_ID EQU 0x00000041
TMC6100_SPI_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
TMC6100_SPI_SCBCLK__PA_DIV_ID EQU 0x000000FF
TMC6100_SPI_sclk_s__0__DR EQU CYREG_GPIO_PRT2_DR
TMC6100_SPI_sclk_s__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
TMC6100_SPI_sclk_s__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
TMC6100_SPI_sclk_s__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
TMC6100_SPI_sclk_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
TMC6100_SPI_sclk_s__0__HSIOM_GPIO EQU 0
TMC6100_SPI_sclk_s__0__HSIOM_MASK EQU 0x00000F00
TMC6100_SPI_sclk_s__0__HSIOM_SHIFT EQU 8
TMC6100_SPI_sclk_s__0__HSIOM_SPI EQU 15
TMC6100_SPI_sclk_s__0__HSIOM_SPI_CLK EQU 15
TMC6100_SPI_sclk_s__0__HSIOM_UART EQU 9
TMC6100_SPI_sclk_s__0__HSIOM_UART_CTS EQU 9
TMC6100_SPI_sclk_s__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
TMC6100_SPI_sclk_s__0__INTR EQU CYREG_GPIO_PRT2_INTR
TMC6100_SPI_sclk_s__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
TMC6100_SPI_sclk_s__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
TMC6100_SPI_sclk_s__0__MASK EQU 0x04
TMC6100_SPI_sclk_s__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
TMC6100_SPI_sclk_s__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
TMC6100_SPI_sclk_s__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
TMC6100_SPI_sclk_s__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
TMC6100_SPI_sclk_s__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
TMC6100_SPI_sclk_s__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
TMC6100_SPI_sclk_s__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
TMC6100_SPI_sclk_s__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
TMC6100_SPI_sclk_s__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
TMC6100_SPI_sclk_s__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
TMC6100_SPI_sclk_s__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
TMC6100_SPI_sclk_s__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
TMC6100_SPI_sclk_s__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
TMC6100_SPI_sclk_s__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
TMC6100_SPI_sclk_s__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
TMC6100_SPI_sclk_s__0__PC EQU CYREG_GPIO_PRT2_PC
TMC6100_SPI_sclk_s__0__PC2 EQU CYREG_GPIO_PRT2_PC2
TMC6100_SPI_sclk_s__0__PORT EQU 2
TMC6100_SPI_sclk_s__0__PS EQU CYREG_GPIO_PRT2_PS
TMC6100_SPI_sclk_s__0__SHIFT EQU 2
TMC6100_SPI_sclk_s__DR EQU CYREG_GPIO_PRT2_DR
TMC6100_SPI_sclk_s__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
TMC6100_SPI_sclk_s__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
TMC6100_SPI_sclk_s__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
TMC6100_SPI_sclk_s__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
TMC6100_SPI_sclk_s__INTR EQU CYREG_GPIO_PRT2_INTR
TMC6100_SPI_sclk_s__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
TMC6100_SPI_sclk_s__INTSTAT EQU CYREG_GPIO_PRT2_INTR
TMC6100_SPI_sclk_s__MASK EQU 0x04
TMC6100_SPI_sclk_s__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
TMC6100_SPI_sclk_s__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
TMC6100_SPI_sclk_s__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
TMC6100_SPI_sclk_s__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
TMC6100_SPI_sclk_s__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
TMC6100_SPI_sclk_s__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
TMC6100_SPI_sclk_s__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
TMC6100_SPI_sclk_s__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
TMC6100_SPI_sclk_s__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
TMC6100_SPI_sclk_s__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
TMC6100_SPI_sclk_s__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
TMC6100_SPI_sclk_s__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
TMC6100_SPI_sclk_s__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
TMC6100_SPI_sclk_s__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
TMC6100_SPI_sclk_s__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
TMC6100_SPI_sclk_s__PC EQU CYREG_GPIO_PRT2_PC
TMC6100_SPI_sclk_s__PC2 EQU CYREG_GPIO_PRT2_PC2
TMC6100_SPI_sclk_s__PORT EQU 2
TMC6100_SPI_sclk_s__PS EQU CYREG_GPIO_PRT2_PS
TMC6100_SPI_sclk_s__SHIFT EQU 2
TMC6100_SPI_ss_s__0__DR EQU CYREG_GPIO_PRT2_DR
TMC6100_SPI_ss_s__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
TMC6100_SPI_ss_s__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
TMC6100_SPI_ss_s__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
TMC6100_SPI_ss_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
TMC6100_SPI_ss_s__0__HSIOM_GPIO EQU 0
TMC6100_SPI_ss_s__0__HSIOM_MASK EQU 0x0000F000
TMC6100_SPI_ss_s__0__HSIOM_SHIFT EQU 12
TMC6100_SPI_ss_s__0__HSIOM_SPI EQU 15
TMC6100_SPI_ss_s__0__HSIOM_SPI_SELECT0 EQU 15
TMC6100_SPI_ss_s__0__HSIOM_UART EQU 9
TMC6100_SPI_ss_s__0__HSIOM_UART_RTS EQU 9
TMC6100_SPI_ss_s__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
TMC6100_SPI_ss_s__0__INTR EQU CYREG_GPIO_PRT2_INTR
TMC6100_SPI_ss_s__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
TMC6100_SPI_ss_s__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
TMC6100_SPI_ss_s__0__MASK EQU 0x08
TMC6100_SPI_ss_s__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
TMC6100_SPI_ss_s__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
TMC6100_SPI_ss_s__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
TMC6100_SPI_ss_s__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
TMC6100_SPI_ss_s__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
TMC6100_SPI_ss_s__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
TMC6100_SPI_ss_s__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
TMC6100_SPI_ss_s__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
TMC6100_SPI_ss_s__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
TMC6100_SPI_ss_s__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
TMC6100_SPI_ss_s__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
TMC6100_SPI_ss_s__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
TMC6100_SPI_ss_s__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
TMC6100_SPI_ss_s__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
TMC6100_SPI_ss_s__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
TMC6100_SPI_ss_s__0__PC EQU CYREG_GPIO_PRT2_PC
TMC6100_SPI_ss_s__0__PC2 EQU CYREG_GPIO_PRT2_PC2
TMC6100_SPI_ss_s__0__PORT EQU 2
TMC6100_SPI_ss_s__0__PS EQU CYREG_GPIO_PRT2_PS
TMC6100_SPI_ss_s__0__SHIFT EQU 3
TMC6100_SPI_ss_s__DR EQU CYREG_GPIO_PRT2_DR
TMC6100_SPI_ss_s__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
TMC6100_SPI_ss_s__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
TMC6100_SPI_ss_s__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
TMC6100_SPI_ss_s__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
TMC6100_SPI_ss_s__INTR EQU CYREG_GPIO_PRT2_INTR
TMC6100_SPI_ss_s__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
TMC6100_SPI_ss_s__INTSTAT EQU CYREG_GPIO_PRT2_INTR
TMC6100_SPI_ss_s__MASK EQU 0x08
TMC6100_SPI_ss_s__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
TMC6100_SPI_ss_s__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
TMC6100_SPI_ss_s__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
TMC6100_SPI_ss_s__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
TMC6100_SPI_ss_s__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
TMC6100_SPI_ss_s__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
TMC6100_SPI_ss_s__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
TMC6100_SPI_ss_s__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
TMC6100_SPI_ss_s__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
TMC6100_SPI_ss_s__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
TMC6100_SPI_ss_s__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
TMC6100_SPI_ss_s__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
TMC6100_SPI_ss_s__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
TMC6100_SPI_ss_s__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
TMC6100_SPI_ss_s__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
TMC6100_SPI_ss_s__PC EQU CYREG_GPIO_PRT2_PC
TMC6100_SPI_ss_s__PC2 EQU CYREG_GPIO_PRT2_PC2
TMC6100_SPI_ss_s__PORT EQU 2
TMC6100_SPI_ss_s__PS EQU CYREG_GPIO_PRT2_PS
TMC6100_SPI_ss_s__SHIFT EQU 3

/* isr_Limit_1 */
isr_Limit_1__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_Limit_1__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_Limit_1__INTC_MASK EQU 0x02
isr_Limit_1__INTC_NUMBER EQU 1
isr_Limit_1__INTC_PRIOR_MASK EQU 0xC000
isr_Limit_1__INTC_PRIOR_NUM EQU 3
isr_Limit_1__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_Limit_1__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_Limit_1__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Status_Reg_1 */
Status_Reg_1_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_1_sts_sts_reg__0__POS EQU 0
Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL4
Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST4
Status_Reg_1_sts_sts_reg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK4
Status_Reg_1_sts_sts_reg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL4
Status_Reg_1_sts_sts_reg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST4
Status_Reg_1_sts_sts_reg__MASK EQU 0x01
Status_Reg_1_sts_sts_reg__MASK_REG EQU CYREG_UDB_W8_MSK4
Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL4
Status_Reg_1_sts_sts_reg__STATUS_REG EQU CYREG_UDB_W8_ST4

/* Timer_general */
Timer_general_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_general_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_general_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
Timer_general_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST2
Timer_general_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_general_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_general_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_general_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_general_TimerUDB_rstSts_stsreg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK2
Timer_general_TimerUDB_rstSts_stsreg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL2
Timer_general_TimerUDB_rstSts_stsreg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST2
Timer_general_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_general_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK2
Timer_general_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
Timer_general_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST2
Timer_general_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL3
Timer_general_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL3
Timer_general_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL3
Timer_general_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL3
Timer_general_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL3
Timer_general_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK3
Timer_general_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK3
Timer_general_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK3
Timer_general_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK3
Timer_general_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL3
Timer_general_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL3
Timer_general_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL3
Timer_general_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK3
Timer_general_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_general_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_general_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
Timer_general_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL3
Timer_general_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
Timer_general_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL3
Timer_general_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
Timer_general_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_general_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
Timer_general_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
Timer_general_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK3
Timer_general_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A02
Timer_general_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A12
Timer_general_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D02
Timer_general_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D12
Timer_general_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
Timer_general_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F02
Timer_general_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F12
Timer_general_TimerUDB_sT32_timerdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A02
Timer_general_TimerUDB_sT32_timerdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A12
Timer_general_TimerUDB_sT32_timerdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D02
Timer_general_TimerUDB_sT32_timerdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D12
Timer_general_TimerUDB_sT32_timerdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL2
Timer_general_TimerUDB_sT32_timerdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F02
Timer_general_TimerUDB_sT32_timerdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F12
Timer_general_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A2
Timer_general_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A02
Timer_general_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A12
Timer_general_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D2
Timer_general_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D02
Timer_general_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D12
Timer_general_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
Timer_general_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F2
Timer_general_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F02
Timer_general_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F12
Timer_general_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A03
Timer_general_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A13
Timer_general_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D03
Timer_general_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D13
Timer_general_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL3
Timer_general_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F03
Timer_general_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F13
Timer_general_TimerUDB_sT32_timerdp_u1__32BIT_A0_REG EQU CYREG_UDB_W32_A03
Timer_general_TimerUDB_sT32_timerdp_u1__32BIT_A1_REG EQU CYREG_UDB_W32_A13
Timer_general_TimerUDB_sT32_timerdp_u1__32BIT_D0_REG EQU CYREG_UDB_W32_D03
Timer_general_TimerUDB_sT32_timerdp_u1__32BIT_D1_REG EQU CYREG_UDB_W32_D13
Timer_general_TimerUDB_sT32_timerdp_u1__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL3
Timer_general_TimerUDB_sT32_timerdp_u1__32BIT_F0_REG EQU CYREG_UDB_W32_F03
Timer_general_TimerUDB_sT32_timerdp_u1__32BIT_F1_REG EQU CYREG_UDB_W32_F13
Timer_general_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A3
Timer_general_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_UDB_W8_A03
Timer_general_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_UDB_W8_A13
Timer_general_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D3
Timer_general_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_UDB_W8_D03
Timer_general_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_UDB_W8_D13
Timer_general_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
Timer_general_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F3
Timer_general_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_UDB_W8_F03
Timer_general_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_UDB_W8_F13
Timer_general_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
Timer_general_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
Timer_general_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_UDB_W16_A04
Timer_general_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_UDB_W16_A14
Timer_general_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_UDB_W16_D04
Timer_general_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_UDB_W16_D14
Timer_general_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL4
Timer_general_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_UDB_W16_F04
Timer_general_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_UDB_W16_F14
Timer_general_TimerUDB_sT32_timerdp_u2__32BIT_A0_REG EQU CYREG_UDB_W32_A04
Timer_general_TimerUDB_sT32_timerdp_u2__32BIT_A1_REG EQU CYREG_UDB_W32_A14
Timer_general_TimerUDB_sT32_timerdp_u2__32BIT_D0_REG EQU CYREG_UDB_W32_D04
Timer_general_TimerUDB_sT32_timerdp_u2__32BIT_D1_REG EQU CYREG_UDB_W32_D14
Timer_general_TimerUDB_sT32_timerdp_u2__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL4
Timer_general_TimerUDB_sT32_timerdp_u2__32BIT_F0_REG EQU CYREG_UDB_W32_F04
Timer_general_TimerUDB_sT32_timerdp_u2__32BIT_F1_REG EQU CYREG_UDB_W32_F14
Timer_general_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_UDB_CAT16_A4
Timer_general_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_UDB_W8_A04
Timer_general_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_UDB_W8_A14
Timer_general_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_UDB_CAT16_D4
Timer_general_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_UDB_W8_D04
Timer_general_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_UDB_W8_D14
Timer_general_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL4
Timer_general_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_UDB_CAT16_F4
Timer_general_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_UDB_W8_F04
Timer_general_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_UDB_W8_F14
Timer_general_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG EQU CYREG_UDB_W16_A05
Timer_general_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG EQU CYREG_UDB_W16_A15
Timer_general_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG EQU CYREG_UDB_W16_D05
Timer_general_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG EQU CYREG_UDB_W16_D15
Timer_general_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL5
Timer_general_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG EQU CYREG_UDB_W16_F05
Timer_general_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG EQU CYREG_UDB_W16_F15
Timer_general_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_UDB_CAT16_A5
Timer_general_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_UDB_W8_A05
Timer_general_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_UDB_W8_A15
Timer_general_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_UDB_CAT16_D5
Timer_general_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_UDB_W8_D05
Timer_general_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_UDB_W8_D15
Timer_general_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL5
Timer_general_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_UDB_CAT16_F5
Timer_general_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_UDB_W8_F05
Timer_general_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_UDB_W8_F15

/* Current_Sensor_I2C */
Current_Sensor_I2C_SCB__CTRL EQU CYREG_SCB3_CTRL
Current_Sensor_I2C_SCB__EZ_DATA0 EQU CYREG_SCB3_EZ_DATA0
Current_Sensor_I2C_SCB__EZ_DATA1 EQU CYREG_SCB3_EZ_DATA1
Current_Sensor_I2C_SCB__EZ_DATA10 EQU CYREG_SCB3_EZ_DATA10
Current_Sensor_I2C_SCB__EZ_DATA11 EQU CYREG_SCB3_EZ_DATA11
Current_Sensor_I2C_SCB__EZ_DATA12 EQU CYREG_SCB3_EZ_DATA12
Current_Sensor_I2C_SCB__EZ_DATA13 EQU CYREG_SCB3_EZ_DATA13
Current_Sensor_I2C_SCB__EZ_DATA14 EQU CYREG_SCB3_EZ_DATA14
Current_Sensor_I2C_SCB__EZ_DATA15 EQU CYREG_SCB3_EZ_DATA15
Current_Sensor_I2C_SCB__EZ_DATA16 EQU CYREG_SCB3_EZ_DATA16
Current_Sensor_I2C_SCB__EZ_DATA17 EQU CYREG_SCB3_EZ_DATA17
Current_Sensor_I2C_SCB__EZ_DATA18 EQU CYREG_SCB3_EZ_DATA18
Current_Sensor_I2C_SCB__EZ_DATA19 EQU CYREG_SCB3_EZ_DATA19
Current_Sensor_I2C_SCB__EZ_DATA2 EQU CYREG_SCB3_EZ_DATA2
Current_Sensor_I2C_SCB__EZ_DATA20 EQU CYREG_SCB3_EZ_DATA20
Current_Sensor_I2C_SCB__EZ_DATA21 EQU CYREG_SCB3_EZ_DATA21
Current_Sensor_I2C_SCB__EZ_DATA22 EQU CYREG_SCB3_EZ_DATA22
Current_Sensor_I2C_SCB__EZ_DATA23 EQU CYREG_SCB3_EZ_DATA23
Current_Sensor_I2C_SCB__EZ_DATA24 EQU CYREG_SCB3_EZ_DATA24
Current_Sensor_I2C_SCB__EZ_DATA25 EQU CYREG_SCB3_EZ_DATA25
Current_Sensor_I2C_SCB__EZ_DATA26 EQU CYREG_SCB3_EZ_DATA26
Current_Sensor_I2C_SCB__EZ_DATA27 EQU CYREG_SCB3_EZ_DATA27
Current_Sensor_I2C_SCB__EZ_DATA28 EQU CYREG_SCB3_EZ_DATA28
Current_Sensor_I2C_SCB__EZ_DATA29 EQU CYREG_SCB3_EZ_DATA29
Current_Sensor_I2C_SCB__EZ_DATA3 EQU CYREG_SCB3_EZ_DATA3
Current_Sensor_I2C_SCB__EZ_DATA30 EQU CYREG_SCB3_EZ_DATA30
Current_Sensor_I2C_SCB__EZ_DATA31 EQU CYREG_SCB3_EZ_DATA31
Current_Sensor_I2C_SCB__EZ_DATA4 EQU CYREG_SCB3_EZ_DATA4
Current_Sensor_I2C_SCB__EZ_DATA5 EQU CYREG_SCB3_EZ_DATA5
Current_Sensor_I2C_SCB__EZ_DATA6 EQU CYREG_SCB3_EZ_DATA6
Current_Sensor_I2C_SCB__EZ_DATA7 EQU CYREG_SCB3_EZ_DATA7
Current_Sensor_I2C_SCB__EZ_DATA8 EQU CYREG_SCB3_EZ_DATA8
Current_Sensor_I2C_SCB__EZ_DATA9 EQU CYREG_SCB3_EZ_DATA9
Current_Sensor_I2C_SCB__I2C_CFG EQU CYREG_SCB3_I2C_CFG
Current_Sensor_I2C_SCB__I2C_CTRL EQU CYREG_SCB3_I2C_CTRL
Current_Sensor_I2C_SCB__I2C_M_CMD EQU CYREG_SCB3_I2C_M_CMD
Current_Sensor_I2C_SCB__I2C_S_CMD EQU CYREG_SCB3_I2C_S_CMD
Current_Sensor_I2C_SCB__I2C_STATUS EQU CYREG_SCB3_I2C_STATUS
Current_Sensor_I2C_SCB__INTR_CAUSE EQU CYREG_SCB3_INTR_CAUSE
Current_Sensor_I2C_SCB__INTR_I2C_EC EQU CYREG_SCB3_INTR_I2C_EC
Current_Sensor_I2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB3_INTR_I2C_EC_MASK
Current_Sensor_I2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB3_INTR_I2C_EC_MASKED
Current_Sensor_I2C_SCB__INTR_M EQU CYREG_SCB3_INTR_M
Current_Sensor_I2C_SCB__INTR_M_MASK EQU CYREG_SCB3_INTR_M_MASK
Current_Sensor_I2C_SCB__INTR_M_MASKED EQU CYREG_SCB3_INTR_M_MASKED
Current_Sensor_I2C_SCB__INTR_M_SET EQU CYREG_SCB3_INTR_M_SET
Current_Sensor_I2C_SCB__INTR_RX EQU CYREG_SCB3_INTR_RX
Current_Sensor_I2C_SCB__INTR_RX_MASK EQU CYREG_SCB3_INTR_RX_MASK
Current_Sensor_I2C_SCB__INTR_RX_MASKED EQU CYREG_SCB3_INTR_RX_MASKED
Current_Sensor_I2C_SCB__INTR_RX_SET EQU CYREG_SCB3_INTR_RX_SET
Current_Sensor_I2C_SCB__INTR_S EQU CYREG_SCB3_INTR_S
Current_Sensor_I2C_SCB__INTR_S_MASK EQU CYREG_SCB3_INTR_S_MASK
Current_Sensor_I2C_SCB__INTR_S_MASKED EQU CYREG_SCB3_INTR_S_MASKED
Current_Sensor_I2C_SCB__INTR_S_SET EQU CYREG_SCB3_INTR_S_SET
Current_Sensor_I2C_SCB__INTR_SPI_EC EQU CYREG_SCB3_INTR_SPI_EC
Current_Sensor_I2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB3_INTR_SPI_EC_MASK
Current_Sensor_I2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB3_INTR_SPI_EC_MASKED
Current_Sensor_I2C_SCB__INTR_TX EQU CYREG_SCB3_INTR_TX
Current_Sensor_I2C_SCB__INTR_TX_MASK EQU CYREG_SCB3_INTR_TX_MASK
Current_Sensor_I2C_SCB__INTR_TX_MASKED EQU CYREG_SCB3_INTR_TX_MASKED
Current_Sensor_I2C_SCB__INTR_TX_SET EQU CYREG_SCB3_INTR_TX_SET
Current_Sensor_I2C_SCB__RX_CTRL EQU CYREG_SCB3_RX_CTRL
Current_Sensor_I2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB3_RX_FIFO_CTRL
Current_Sensor_I2C_SCB__RX_FIFO_RD EQU CYREG_SCB3_RX_FIFO_RD
Current_Sensor_I2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB3_RX_FIFO_RD_SILENT
Current_Sensor_I2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB3_RX_FIFO_STATUS
Current_Sensor_I2C_SCB__RX_MATCH EQU CYREG_SCB3_RX_MATCH
Current_Sensor_I2C_SCB__SPI_CTRL EQU CYREG_SCB3_SPI_CTRL
Current_Sensor_I2C_SCB__SPI_STATUS EQU CYREG_SCB3_SPI_STATUS
Current_Sensor_I2C_SCB__SS0_POSISTION EQU 0
Current_Sensor_I2C_SCB__SS1_POSISTION EQU 1
Current_Sensor_I2C_SCB__SS2_POSISTION EQU 2
Current_Sensor_I2C_SCB__SS3_POSISTION EQU 3
Current_Sensor_I2C_SCB__STATUS EQU CYREG_SCB3_STATUS
Current_Sensor_I2C_SCB__TX_CTRL EQU CYREG_SCB3_TX_CTRL
Current_Sensor_I2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB3_TX_FIFO_CTRL
Current_Sensor_I2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB3_TX_FIFO_STATUS
Current_Sensor_I2C_SCB__TX_FIFO_WR EQU CYREG_SCB3_TX_FIFO_WR
Current_Sensor_I2C_SCB__UART_CTRL EQU CYREG_SCB3_UART_CTRL
Current_Sensor_I2C_SCB__UART_FLOW_CTRL EQU CYREG_SCB3_UART_FLOW_CTRL
Current_Sensor_I2C_SCB__UART_RX_CTRL EQU CYREG_SCB3_UART_RX_CTRL
Current_Sensor_I2C_SCB__UART_RX_STATUS EQU CYREG_SCB3_UART_RX_STATUS
Current_Sensor_I2C_SCB__UART_TX_CTRL EQU CYREG_SCB3_UART_TX_CTRL
Current_Sensor_I2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Current_Sensor_I2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Current_Sensor_I2C_SCB_IRQ__INTC_MASK EQU 0x1000
Current_Sensor_I2C_SCB_IRQ__INTC_NUMBER EQU 12
Current_Sensor_I2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0
Current_Sensor_I2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
Current_Sensor_I2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
Current_Sensor_I2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Current_Sensor_I2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
Current_Sensor_I2C_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL5
Current_Sensor_I2C_SCBCLK__DIV_ID EQU 0x00000042
Current_Sensor_I2C_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
Current_Sensor_I2C_SCBCLK__PA_DIV_ID EQU 0x000000FF
Current_Sensor_I2C_scl__0__DR EQU CYREG_GPIO_PRT6_DR
Current_Sensor_I2C_scl__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Current_Sensor_I2C_scl__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Current_Sensor_I2C_scl__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Current_Sensor_I2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
Current_Sensor_I2C_scl__0__HSIOM_GPIO EQU 0
Current_Sensor_I2C_scl__0__HSIOM_I2C EQU 14
Current_Sensor_I2C_scl__0__HSIOM_I2C_SCL EQU 14
Current_Sensor_I2C_scl__0__HSIOM_MASK EQU 0x0000000F
Current_Sensor_I2C_scl__0__HSIOM_SHIFT EQU 0
Current_Sensor_I2C_scl__0__HSIOM_SPI EQU 15
Current_Sensor_I2C_scl__0__HSIOM_SPI_MOSI EQU 15
Current_Sensor_I2C_scl__0__HSIOM_UART EQU 9
Current_Sensor_I2C_scl__0__HSIOM_UART_RX EQU 9
Current_Sensor_I2C_scl__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Current_Sensor_I2C_scl__0__INTR EQU CYREG_GPIO_PRT6_INTR
Current_Sensor_I2C_scl__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Current_Sensor_I2C_scl__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Current_Sensor_I2C_scl__0__MASK EQU 0x01
Current_Sensor_I2C_scl__0__PC EQU CYREG_GPIO_PRT6_PC
Current_Sensor_I2C_scl__0__PC2 EQU CYREG_GPIO_PRT6_PC2
Current_Sensor_I2C_scl__0__PORT EQU 6
Current_Sensor_I2C_scl__0__PS EQU CYREG_GPIO_PRT6_PS
Current_Sensor_I2C_scl__0__SHIFT EQU 0
Current_Sensor_I2C_scl__DR EQU CYREG_GPIO_PRT6_DR
Current_Sensor_I2C_scl__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Current_Sensor_I2C_scl__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Current_Sensor_I2C_scl__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Current_Sensor_I2C_scl__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Current_Sensor_I2C_scl__INTR EQU CYREG_GPIO_PRT6_INTR
Current_Sensor_I2C_scl__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Current_Sensor_I2C_scl__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Current_Sensor_I2C_scl__MASK EQU 0x01
Current_Sensor_I2C_scl__PC EQU CYREG_GPIO_PRT6_PC
Current_Sensor_I2C_scl__PC2 EQU CYREG_GPIO_PRT6_PC2
Current_Sensor_I2C_scl__PORT EQU 6
Current_Sensor_I2C_scl__PS EQU CYREG_GPIO_PRT6_PS
Current_Sensor_I2C_scl__SHIFT EQU 0
Current_Sensor_I2C_sda__0__DR EQU CYREG_GPIO_PRT6_DR
Current_Sensor_I2C_sda__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Current_Sensor_I2C_sda__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Current_Sensor_I2C_sda__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Current_Sensor_I2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
Current_Sensor_I2C_sda__0__HSIOM_GPIO EQU 0
Current_Sensor_I2C_sda__0__HSIOM_I2C EQU 14
Current_Sensor_I2C_sda__0__HSIOM_I2C_SDA EQU 14
Current_Sensor_I2C_sda__0__HSIOM_MASK EQU 0x000000F0
Current_Sensor_I2C_sda__0__HSIOM_SHIFT EQU 4
Current_Sensor_I2C_sda__0__HSIOM_SPI EQU 15
Current_Sensor_I2C_sda__0__HSIOM_SPI_MISO EQU 15
Current_Sensor_I2C_sda__0__HSIOM_UART EQU 9
Current_Sensor_I2C_sda__0__HSIOM_UART_TX EQU 9
Current_Sensor_I2C_sda__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Current_Sensor_I2C_sda__0__INTR EQU CYREG_GPIO_PRT6_INTR
Current_Sensor_I2C_sda__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Current_Sensor_I2C_sda__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Current_Sensor_I2C_sda__0__MASK EQU 0x02
Current_Sensor_I2C_sda__0__PC EQU CYREG_GPIO_PRT6_PC
Current_Sensor_I2C_sda__0__PC2 EQU CYREG_GPIO_PRT6_PC2
Current_Sensor_I2C_sda__0__PORT EQU 6
Current_Sensor_I2C_sda__0__PS EQU CYREG_GPIO_PRT6_PS
Current_Sensor_I2C_sda__0__SHIFT EQU 1
Current_Sensor_I2C_sda__DR EQU CYREG_GPIO_PRT6_DR
Current_Sensor_I2C_sda__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Current_Sensor_I2C_sda__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Current_Sensor_I2C_sda__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Current_Sensor_I2C_sda__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Current_Sensor_I2C_sda__INTR EQU CYREG_GPIO_PRT6_INTR
Current_Sensor_I2C_sda__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Current_Sensor_I2C_sda__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Current_Sensor_I2C_sda__MASK EQU 0x02
Current_Sensor_I2C_sda__PC EQU CYREG_GPIO_PRT6_PC
Current_Sensor_I2C_sda__PC2 EQU CYREG_GPIO_PRT6_PC2
Current_Sensor_I2C_sda__PORT EQU 6
Current_Sensor_I2C_sda__PS EQU CYREG_GPIO_PRT6_PS
Current_Sensor_I2C_sda__SHIFT EQU 1

/* Status_Reg_Switches */
Status_Reg_Switches_sts_intr_sts_reg__0__MASK EQU 0x01
Status_Reg_Switches_sts_intr_sts_reg__0__POS EQU 0
Status_Reg_Switches_sts_intr_sts_reg__1__MASK EQU 0x02
Status_Reg_Switches_sts_intr_sts_reg__1__POS EQU 1
Status_Reg_Switches_sts_intr_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL6
Status_Reg_Switches_sts_intr_sts_reg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST6
Status_Reg_Switches_sts_intr_sts_reg__MASK EQU 0x03
Status_Reg_Switches_sts_intr_sts_reg__MASK_REG EQU CYREG_UDB_W8_MSK6
Status_Reg_Switches_sts_intr_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL6
Status_Reg_Switches_sts_intr_sts_reg__STATUS_REG EQU CYREG_UDB_W8_ST6

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 40000000
CYDEV_BCLK__HFCLK__KHZ EQU 40000
CYDEV_BCLK__HFCLK__MHZ EQU 40
CYDEV_BCLK__SYSCLK__HZ EQU 40000000
CYDEV_BCLK__SYSCLK__KHZ EQU 40000
CYDEV_BCLK__SYSCLK__MHZ EQU 40
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x101111A0
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4L
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4L_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_DMA_CHANNELS_AVAILABLE EQU 32
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 14
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VBUS_MV EQU 5000
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udb_VERSION EQU 1
CYIPBLOCK_m0s8usbdss_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
