
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/ravi/ACA/pa2-race-of-prefetchers-random/Traces/sssp-3.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 2980434 heartbeat IPC: 3.35522 cumulative IPC: 3.35522 (Simulation time: 0 hr 0 min 49 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6362388 heartbeat IPC: 2.95687 cumulative IPC: 3.14347 (Simulation time: 0 hr 2 min 7 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 8126968 (Simulation time: 0 hr 2 min 51 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 26099433 heartbeat IPC: 0.506662 cumulative IPC: 0.278203 (Simulation time: 0 hr 3 min 47 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 64010053 heartbeat IPC: 0.263778 cumulative IPC: 0.268417 (Simulation time: 0 hr 5 min 7 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 100951299 heartbeat IPC: 0.2707 cumulative IPC: 0.269326 (Simulation time: 0 hr 6 min 27 sec) 
Finished CPU 0 instructions: 25000000 cycles: 92824349 cumulative IPC: 0.269326 (Simulation time: 0 hr 6 min 27 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.269326 instructions: 25000000 cycles: 92824349
cpu0_DTLB TOTAL     ACCESS:    6313701  HIT:    5876120  MISS:     437581
cpu0_DTLB LOAD      ACCESS:    5888895  HIT:    5608720  MISS:     280175
cpu0_DTLB RFO       ACCESS:     424806  HIT:     267400  MISS:     157406
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.303 cycles
cpu0_ITLB TOTAL     ACCESS:    2383409  HIT:    2383409  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2383409  HIT:    2383409  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      10705  HIT:      10705  MISS:          0
cpu0_L1I LOAD      ACCESS:      10705  HIT:      10705  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     437581  HIT:     432151  MISS:       5430
cpu0_STLB LOAD      ACCESS:     280175  HIT:     275490  MISS:       4685
cpu0_STLB RFO       ACCESS:     157406  HIT:     156661  MISS:        745
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 178.433 cycles
cpu0_L1D TOTAL     ACCESS:    6194283  HIT:    4952097  MISS:    1242186
cpu0_L1D LOAD      ACCESS:    5558761  HIT:    4432970  MISS:    1125791
cpu0_L1D RFO       ACCESS:     630119  HIT:     515674  MISS:     114445
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5403  HIT:       3453  MISS:       1950
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 132.213 cycles
cpu0_L2C TOTAL     ACCESS:    2273455  HIT:    1184790  MISS:    1088665
cpu0_L2C LOAD      ACCESS:    1125785  HIT:     185628  MISS:     940157
cpu0_L2C RFO       ACCESS:     114438  HIT:      78261  MISS:      36177
cpu0_L2C PREFETCH  ACCESS:     683205  HIT:     572833  MISS:     110372
cpu0_L2C WRITEBACK ACCESS:     348077  HIT:     346613  MISS:       1464
cpu0_L2C TRANSLATION ACCESS:       1950  HIT:       1455  MISS:        495
cpu0_L2C PREFETCH  REQUESTED:     746638  ISSUED:     702316  USEFUL:      40855  USELESS:      69555
cpu0_L2C AVERAGE MISS LATENCY: 163.351 cycles
LLC TOTAL     ACCESS:    1323329  HIT:     626499  MISS:     696830
LLC LOAD      ACCESS:     940156  HIT:     360919  MISS:     579237
LLC RFO       ACCESS:      36177  HIT:      10307  MISS:      25870
LLC PREFETCH  ACCESS:     110669  HIT:      21089  MISS:      89580
LLC WRITEBACK ACCESS:     235832  HIT:     233920  MISS:       1912
LLC TRANSLATION ACCESS:        495  HIT:        264  MISS:        231
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 222.807 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      51705  ROW_BUFFER_MISS:     642820
 DBUS AVG_CONGESTED_CYCLE:    3.95961
 WQ ROW_BUFFER_HIT:      33293  ROW_BUFFER_MISS:     174368  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.1986% MPKI: 12.9566 Average ROB Occupancy at Mispredict: 52.1933
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.9566
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

