<?xml version="1.0" encoding="ISO-8859-2"?>
<source>

<component>Timestamp unit (sw)</component>

<authors>
   <author login="xstour03">Jan Štourač</author>
</authors>

<features>
   <item>Generates 64 bits timestamps</item>
</features>

<description>
   <p>
      This unit generates timestamps, controlled by sw therefore these timestamps are
      not absolutely exact, but in many cases this is acceptable. Transmitted timestamps
      are 64 bit length but inside the unit, there is extended - 96 bit precision.
   </p>
</description>

<interface>
   <port_map>
      <divider>Common Interface</divider>
      <port name="CLK" dir="in" width="1">
         Clock
      </port>
      <port name="RESET" dir="in" width="1">
         Reset
      </port>

      <divider>Address decoder interface</divider>
      <port name="MI_32" dir="inout" width="1">
         MI32 interface
      </port>
      
      <divider>Output (PACODAG) interface</divider>
      <port name="TS" dir="out" width="64">
         Timestamp
      </port>
      <port name="TS_DV" dir="out" width="1">
         Set if timestamp is valid
      </port>
   </port_map>
</interface>


<addr_space id ="TSU_SW" name="TSU_SW Address space" main="yes" size="0x0000F">
    <instantion ref="TSU_SW" offset="0x000000">
        TSU_SW address space
    </instantion>
</addr_space>

<addr_space id="TSU_SW" name="TSU_SW Address space" >
    <reg name="Real-time register - low part (RTRL)" id="RTRL" offset="0x000000" access="RW" words="0x1">
        <bit_vect bits="32">
            <description_above>
		Stores low 32 bits of sw visible part of RTR register
            </description_above>
            <format>
                <bit from="0" to="31" name="Value">
                    Current register value.
                </bit>
            </format>
        </bit_vect>
    </reg>

    <reg name="Real-time register - high part (RTRH)" id="RTRH" offset="0x04" access="RW" words="0x1">
        <bit_vect bits="32">
            <description_above>
		Stores high 32 bits of sw visible part of RTR register
            </description_above>
            <format>
                <bit from="0" to="31" name="Value">
                    Current register value.
                </bit>
            </format>
        </bit_vect>
    </reg>

    <reg name="Incremental value register - low part (INCR_VAL_LOW)" id="INCR_VAL_LOW" offset="0x08" access="W" words="0x1">
        <bit_vect bits="32">
            <description_above>
		Stores low 32 bits of value, which is added to RTR on every rising edge of clock signal.
            </description_above>
            <format>
                <bit from="0" to="31" name="Value">
                    Current register value.
                </bit>
            </format>
        </bit_vect>
    </reg>

    <reg name="Incremental value register - high part (INCR_VAL_HIGH)" id="INCR_VAL_HIGH" offset="0x0C" access="W" words="0x1">
        <bit_vect bits="32">
            <description_above>
		Stores high 8 bits of value, which is added to RTR on every rising edge of clock signal.
            </description_above>
            <format>
                <bit from="0" to="7" name="Value">
                    Current register value.
                </bit>
            </format>
        </bit_vect>
    </reg>

</addr_space>


<body>
   <h1>Timestamp unit implementation</h1>
   <p>
      Main part of timestamp unit is composed of two registers (96b and 40b), one multiplexor and one 96b adder. Additionally there are few more registers and muxs.
   </p>   
   
   <h1>Frequency and Resources usage</h1>

   <h2>XST:</h2>
   <p>
      Maximum frequency: 162 MHz, number of slices: 93.
   </p>

   <h2>Precision:</h2>
   <p>
      Maximum frequency: 151 MHz, number of slices: 43.
   </p>

</body>
</source>
