
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v
# synth_design -part xc7z020clg484-3 -top Reflector -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top Reflector -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 114448 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.535 ; gain = 25.895 ; free physical = 244792 ; free virtual = 313242
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Reflector' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:54]
INFO: [Synth 8-6157] synthesizing module 'InternalsBlock_Reflector' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2304]
INFO: [Synth 8-6155] done synthesizing module 'InternalsBlock_Reflector' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2304]
INFO: [Synth 8-6157] synthesizing module 'sub_64b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2295]
INFO: [Synth 8-6155] done synthesizing module 'sub_64b' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2295]
INFO: [Synth 8-6155] done synthesizing module 'Reflector' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:54]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[30]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[29]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[28]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[27]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[26]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[25]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[24]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[23]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[22]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[21]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[20]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[19]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[18]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[17]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[16]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[15]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[14]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[13]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[12]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[11]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[10]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[9]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[8]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[7]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[6]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[5]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[4]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[3]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[2]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[1]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[0]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[62]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[30]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[29]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[28]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[27]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[26]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[25]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[24]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[23]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[22]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[21]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[20]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[19]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[18]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[17]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[16]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[15]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[14]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[13]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[12]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[11]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[10]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[9]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[8]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[7]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[6]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[5]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[4]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[3]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[2]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[1]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[0]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[62]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[30]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[29]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[28]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[27]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[26]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[25]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[24]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[23]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[22]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[21]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[20]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[19]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[18]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[17]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[16]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[15]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[14]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[13]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[12]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[11]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[10]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[9]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[8]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[7]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[6]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[5]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[4]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[3]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[2]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[1]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[0]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_3[62]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_3[30]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_3[29]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_3[28]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_3[27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 70.660 ; free physical = 244755 ; free virtual = 313206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 70.660 ; free physical = 244657 ; free virtual = 313107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.301 ; gain = 78.660 ; free physical = 244649 ; free virtual = 313099
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1570.305 ; gain = 94.664 ; free physical = 244480 ; free virtual = 312931
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 148   
	               32 Bit    Registers := 114   
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   5 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Reflector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   5 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
Module InternalsBlock_Reflector 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module sub_64b 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'pipeReg1/o_sa2_2_reg[63:0]' into 'pipeReg1/o_oneMinusUz_2_reg[63:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2377]
INFO: [Synth 8-4471] merging register 'pipeReg1/o_uy_transmitted_reg[31:0]' into 'pipeReg1/o_ux_transmitted_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2380]
INFO: [Synth 8-4471] merging register 'pipeReg2/o_uy_transmitted_reg[31:0]' into 'pipeReg2/o_ux_transmitted_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2380]
INFO: [Synth 8-4471] merging register 'pipeReg3/o_uy_transmitted_reg[31:0]' into 'pipeReg3/o_ux_transmitted_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2380]
INFO: [Synth 8-4471] merging register 'pipeReg4/o_uy_transmitted_reg[31:0]' into 'pipeReg4/o_ux_transmitted_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2380]
INFO: [Synth 8-4471] merging register 'pipeReg5/o_uy_transmitted_reg[31:0]' into 'pipeReg5/o_ux_transmitted_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2380]
INFO: [Synth 8-4471] merging register 'pipeReg6/o_uy_transmitted_reg[31:0]' into 'pipeReg6/o_ux_transmitted_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2380]
INFO: [Synth 8-4471] merging register 'pipeReg7/o_uy_transmitted_reg[31:0]' into 'pipeReg7/o_ux_transmitted_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2380]
INFO: [Synth 8-4471] merging register 'pipeReg8/o_uy_transmitted_reg[31:0]' into 'pipeReg8/o_ux_transmitted_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2380]
INFO: [Synth 8-4471] merging register 'pipeReg9/o_uy_transmitted_reg[31:0]' into 'pipeReg9/o_ux_transmitted_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2380]
INFO: [Synth 8-4471] merging register 'pipeReg10/o_uy_transmitted_reg[31:0]' into 'pipeReg10/o_ux_transmitted_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2380]
INFO: [Synth 8-4471] merging register 'pipeReg11/o_uy_transmitted_reg[31:0]' into 'pipeReg11/o_ux_transmitted_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2380]
INFO: [Synth 8-4471] merging register 'pipeReg12/o_uy_transmitted_reg[31:0]' into 'pipeReg12/o_ux_transmitted_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2380]
INFO: [Synth 8-4471] merging register 'pipeReg13/o_uy_transmitted_reg[31:0]' into 'pipeReg13/o_ux_transmitted_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2380]
INFO: [Synth 8-4471] merging register 'pipeReg14/o_uy_transmitted_reg[31:0]' into 'pipeReg14/o_ux_transmitted_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2380]
INFO: [Synth 8-4471] merging register 'pipeReg15/o_uy_transmitted_reg[31:0]' into 'pipeReg15/o_ux_transmitted_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2380]
INFO: [Synth 8-4471] merging register 'pipeReg16/o_uy_transmitted_reg[31:0]' into 'pipeReg16/o_ux_transmitted_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2380]
INFO: [Synth 8-4471] merging register 'pipeReg17/o_uy_transmitted_reg[31:0]' into 'pipeReg17/o_ux_transmitted_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2380]
INFO: [Synth 8-4471] merging register 'pipeReg18/o_uy_transmitted_reg[31:0]' into 'pipeReg18/o_ux_transmitted_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2380]
INFO: [Synth 8-4471] merging register 'pipeReg19/o_uy_transmitted_reg[31:0]' into 'pipeReg19/o_ux_transmitted_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2380]
INFO: [Synth 8-4471] merging register 'pipeReg20/o_uy_transmitted_reg[31:0]' into 'pipeReg20/o_ux_transmitted_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2380]
INFO: [Synth 8-4471] merging register 'pipeReg21/o_uy_transmitted_reg[31:0]' into 'pipeReg21/o_ux_transmitted_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2380]
INFO: [Synth 8-4471] merging register 'pipeReg22/o_uy_transmitted_reg[31:0]' into 'pipeReg22/o_ux_transmitted_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2380]
INFO: [Synth 8-4471] merging register 'pipeReg23/o_uy_transmitted_reg[31:0]' into 'pipeReg23/o_ux_transmitted_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2380]
INFO: [Synth 8-4471] merging register 'pipeReg24/o_uy_transmitted_reg[31:0]' into 'pipeReg24/o_ux_transmitted_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2380]
INFO: [Synth 8-4471] merging register 'pipeReg25/o_uy_transmitted_reg[31:0]' into 'pipeReg25/o_ux_transmitted_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2380]
INFO: [Synth 8-4471] merging register 'pipeReg26/o_uy_transmitted_reg[31:0]' into 'pipeReg26/o_ux_transmitted_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2380]
INFO: [Synth 8-4471] merging register 'pipeReg27/o_uy_transmitted_reg[31:0]' into 'pipeReg27/o_ux_transmitted_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2380]
INFO: [Synth 8-4471] merging register 'pipeReg28/o_uy_transmitted_reg[31:0]' into 'pipeReg28/o_ux_transmitted_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2380]
INFO: [Synth 8-4471] merging register 'pipeReg29/o_uy_transmitted_reg[31:0]' into 'pipeReg29/o_ux_transmitted_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2380]
INFO: [Synth 8-4471] merging register 'pipeReg30/o_uy_transmitted_reg[31:0]' into 'pipeReg30/o_ux_transmitted_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2380]
INFO: [Synth 8-4471] merging register 'pipeReg31/o_uy_transmitted_reg[31:0]' into 'pipeReg31/o_ux_transmitted_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2380]
INFO: [Synth 8-4471] merging register 'pipeReg32/o_uy_transmitted_reg[31:0]' into 'pipeReg32/o_ux_transmitted_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2380]
INFO: [Synth 8-4471] merging register 'pipeReg33/o_uy_transmitted_reg[31:0]' into 'pipeReg33/o_ux_transmitted_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2380]
INFO: [Synth 8-4471] merging register 'pipeReg34/o_uy_transmitted_reg[31:0]' into 'pipeReg34/o_ux_transmitted_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v:2380]
INFO: [Synth 8-3886] merging instance 'pipeReg4/o_sa2_2_reg[0]' (FDRE) to 'pipeReg4/o_sa2_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'pipeReg4/o_sa2_2_reg[1]' (FDRE) to 'pipeReg4/o_sa2_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'pipeReg4/o_sa2_2_reg[2]' (FDRE) to 'pipeReg4/o_sa2_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'pipeReg5/o_uz2_2_reg[0]' (FDSE) to 'pipeReg5/o_uz2_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'pipeReg5/o_uz2_2_reg[1]' (FDSE) to 'pipeReg5/o_uz2_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'pipeReg5/o_uz2_2_reg[2]' (FDSE) to 'pipeReg5/o_uz2_2_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1749.945 ; gain = 274.305 ; free physical = 244178 ; free virtual = 312631
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1749.945 ; gain = 274.305 ; free physical = 244139 ; free virtual = 312596
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeReg4/o_sa2_2_reg[62] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1749.945 ; gain = 274.305 ; free physical = 244112 ; free virtual = 312564
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[3] is being inverted and renamed to pipeReg4/o_sa2_2_reg[3]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[4] is being inverted and renamed to pipeReg4/o_sa2_2_reg[4]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[5] is being inverted and renamed to pipeReg4/o_sa2_2_reg[5]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[6] is being inverted and renamed to pipeReg4/o_sa2_2_reg[6]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[7] is being inverted and renamed to pipeReg4/o_sa2_2_reg[7]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[8] is being inverted and renamed to pipeReg4/o_sa2_2_reg[8]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[9] is being inverted and renamed to pipeReg4/o_sa2_2_reg[9]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[10] is being inverted and renamed to pipeReg4/o_sa2_2_reg[10]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[11] is being inverted and renamed to pipeReg4/o_sa2_2_reg[11]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[12] is being inverted and renamed to pipeReg4/o_sa2_2_reg[12]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[13] is being inverted and renamed to pipeReg4/o_sa2_2_reg[13]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[14] is being inverted and renamed to pipeReg4/o_sa2_2_reg[14]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[15] is being inverted and renamed to pipeReg4/o_sa2_2_reg[15]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[16] is being inverted and renamed to pipeReg4/o_sa2_2_reg[16]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[17] is being inverted and renamed to pipeReg4/o_sa2_2_reg[17]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[18] is being inverted and renamed to pipeReg4/o_sa2_2_reg[18]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[19] is being inverted and renamed to pipeReg4/o_sa2_2_reg[19]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[20] is being inverted and renamed to pipeReg4/o_sa2_2_reg[20]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[21] is being inverted and renamed to pipeReg4/o_sa2_2_reg[21]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[22] is being inverted and renamed to pipeReg4/o_sa2_2_reg[22]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[23] is being inverted and renamed to pipeReg4/o_sa2_2_reg[23]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[24] is being inverted and renamed to pipeReg4/o_sa2_2_reg[24]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[25] is being inverted and renamed to pipeReg4/o_sa2_2_reg[25]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[26] is being inverted and renamed to pipeReg4/o_sa2_2_reg[26]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[27] is being inverted and renamed to pipeReg4/o_sa2_2_reg[27]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[28] is being inverted and renamed to pipeReg4/o_sa2_2_reg[28]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[29] is being inverted and renamed to pipeReg4/o_sa2_2_reg[29]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[30] is being inverted and renamed to pipeReg4/o_sa2_2_reg[30]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[31] is being inverted and renamed to pipeReg4/o_sa2_2_reg[31]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[32] is being inverted and renamed to pipeReg4/o_sa2_2_reg[32]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[33] is being inverted and renamed to pipeReg4/o_sa2_2_reg[33]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[34] is being inverted and renamed to pipeReg4/o_sa2_2_reg[34]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[35] is being inverted and renamed to pipeReg4/o_sa2_2_reg[35]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[36] is being inverted and renamed to pipeReg4/o_sa2_2_reg[36]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[37] is being inverted and renamed to pipeReg4/o_sa2_2_reg[37]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[38] is being inverted and renamed to pipeReg4/o_sa2_2_reg[38]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[39] is being inverted and renamed to pipeReg4/o_sa2_2_reg[39]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[40] is being inverted and renamed to pipeReg4/o_sa2_2_reg[40]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[41] is being inverted and renamed to pipeReg4/o_sa2_2_reg[41]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[42] is being inverted and renamed to pipeReg4/o_sa2_2_reg[42]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[43] is being inverted and renamed to pipeReg4/o_sa2_2_reg[43]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[44] is being inverted and renamed to pipeReg4/o_sa2_2_reg[44]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[45] is being inverted and renamed to pipeReg4/o_sa2_2_reg[45]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[46] is being inverted and renamed to pipeReg4/o_sa2_2_reg[46]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[47] is being inverted and renamed to pipeReg4/o_sa2_2_reg[47]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[48] is being inverted and renamed to pipeReg4/o_sa2_2_reg[48]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[49] is being inverted and renamed to pipeReg4/o_sa2_2_reg[49]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[50] is being inverted and renamed to pipeReg4/o_sa2_2_reg[50]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[51] is being inverted and renamed to pipeReg4/o_sa2_2_reg[51]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[52] is being inverted and renamed to pipeReg4/o_sa2_2_reg[52]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[53] is being inverted and renamed to pipeReg4/o_sa2_2_reg[53]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[54] is being inverted and renamed to pipeReg4/o_sa2_2_reg[54]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[55] is being inverted and renamed to pipeReg4/o_sa2_2_reg[55]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[56] is being inverted and renamed to pipeReg4/o_sa2_2_reg[56]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[57] is being inverted and renamed to pipeReg4/o_sa2_2_reg[57]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[58] is being inverted and renamed to pipeReg4/o_sa2_2_reg[58]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[59] is being inverted and renamed to pipeReg4/o_sa2_2_reg[59]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[60] is being inverted and renamed to pipeReg4/o_sa2_2_reg[60]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[61] is being inverted and renamed to pipeReg4/o_sa2_2_reg[61]_inv.
INFO: [Synth 8-5365] Flop pipeReg4/o_sa2_2_reg[63] is being inverted and renamed to pipeReg4/o_sa2_2_reg[63]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1749.945 ; gain = 274.305 ; free physical = 244001 ; free virtual = 312454
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1749.945 ; gain = 274.305 ; free physical = 243999 ; free virtual = 312452
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1749.945 ; gain = 274.305 ; free physical = 243997 ; free virtual = 312449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1749.945 ; gain = 274.305 ; free physical = 243996 ; free virtual = 312449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1749.945 ; gain = 274.305 ; free physical = 243992 ; free virtual = 312445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1749.945 ; gain = 274.305 ; free physical = 243991 ; free virtual = 312443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Reflector   | pipeReg37/o_uz2_reg[30] | 22     | 31    | YES          | NO                 | YES               | 0      | 31      | 
+------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    42|
|2     |LUT1    |   127|
|3     |LUT2    |    31|
|4     |LUT3    |    75|
|5     |LUT4    |   129|
|6     |LUT5    |   354|
|7     |LUT6    |   189|
|8     |MUXF7   |   128|
|9     |MUXF8   |    64|
|10    |SRLC32E |    31|
|11    |FDRE    |   284|
|12    |FDSE    |   235|
+------+--------+------+

Report Instance Areas: 
+------+------------------+----------------------------+------+
|      |Instance          |Module                      |Cells |
+------+------------------+----------------------------+------+
|1     |top               |                            |  1689|
|2     |  oneMinusUz2_sub |sub_64b                     |    33|
|3     |  pipeReg16       |InternalsBlock_Reflector    |     2|
|4     |  pipeReg17       |InternalsBlock_Reflector_0  |     2|
|5     |  pipeReg18       |InternalsBlock_Reflector_1  |     2|
|6     |  pipeReg19       |InternalsBlock_Reflector_2  |     2|
|7     |  pipeReg2        |InternalsBlock_Reflector_3  |    34|
|8     |  pipeReg20       |InternalsBlock_Reflector_4  |     2|
|9     |  pipeReg21       |InternalsBlock_Reflector_5  |     2|
|10    |  pipeReg22       |InternalsBlock_Reflector_6  |     2|
|11    |  pipeReg23       |InternalsBlock_Reflector_7  |     2|
|12    |  pipeReg24       |InternalsBlock_Reflector_8  |     2|
|13    |  pipeReg25       |InternalsBlock_Reflector_9  |     2|
|14    |  pipeReg26       |InternalsBlock_Reflector_10 |     2|
|15    |  pipeReg27       |InternalsBlock_Reflector_11 |     2|
|16    |  pipeReg28       |InternalsBlock_Reflector_12 |     2|
|17    |  pipeReg29       |InternalsBlock_Reflector_13 |     2|
|18    |  pipeReg3        |InternalsBlock_Reflector_14 |    32|
|19    |  pipeReg30       |InternalsBlock_Reflector_15 |     2|
|20    |  pipeReg31       |InternalsBlock_Reflector_16 |     2|
|21    |  pipeReg32       |InternalsBlock_Reflector_17 |     2|
|22    |  pipeReg33       |InternalsBlock_Reflector_18 |     2|
|23    |  pipeReg34       |InternalsBlock_Reflector_19 |     2|
|24    |  pipeReg35       |InternalsBlock_Reflector_20 |    33|
|25    |  pipeReg36       |InternalsBlock_Reflector_21 |   190|
|26    |  pipeReg37       |InternalsBlock_Reflector_22 |   232|
|27    |  pipeReg4        |InternalsBlock_Reflector_23 |   121|
|28    |  pipeReg5        |InternalsBlock_Reflector_24 |    61|
+------+------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1749.945 ; gain = 274.305 ; free physical = 243990 ; free virtual = 312443
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 818 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1749.945 ; gain = 274.305 ; free physical = 243989 ; free virtual = 312442
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1749.945 ; gain = 274.305 ; free physical = 243994 ; free virtual = 312447
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 234 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1858.102 ; gain = 0.000 ; free physical = 243656 ; free virtual = 312109
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1858.102 ; gain = 382.559 ; free physical = 243677 ; free virtual = 312129
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2419.758 ; gain = 561.656 ; free physical = 242684 ; free virtual = 311151
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2419.758 ; gain = 0.000 ; free physical = 242679 ; free virtual = 311146
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2443.770 ; gain = 0.000 ; free physical = 242630 ; free virtual = 311100
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2558.266 ; gain = 0.004 ; free physical = 242488 ; free virtual = 310957

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1d87465d0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2558.266 ; gain = 0.000 ; free physical = 242488 ; free virtual = 310957

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d87465d0

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2558.266 ; gain = 0.000 ; free physical = 242471 ; free virtual = 310944
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 169e7bcc6

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2558.266 ; gain = 0.000 ; free physical = 242475 ; free virtual = 310948
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 1 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14c958656

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2558.266 ; gain = 0.000 ; free physical = 242479 ; free virtual = 310952
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14c958656

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2558.266 ; gain = 0.000 ; free physical = 242480 ; free virtual = 310953
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 14eff8a8a

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2558.266 ; gain = 0.000 ; free physical = 242451 ; free virtual = 310924
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14eff8a8a

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2558.266 ; gain = 0.000 ; free physical = 242442 ; free virtual = 310915
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               1  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.266 ; gain = 0.000 ; free physical = 242438 ; free virtual = 310911
Ending Logic Optimization Task | Checksum: 14eff8a8a

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2558.266 ; gain = 0.000 ; free physical = 242437 ; free virtual = 310910

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14eff8a8a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2558.266 ; gain = 0.000 ; free physical = 242420 ; free virtual = 310893

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14eff8a8a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.266 ; gain = 0.000 ; free physical = 242420 ; free virtual = 310893

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.266 ; gain = 0.000 ; free physical = 242419 ; free virtual = 310892
Ending Netlist Obfuscation Task | Checksum: 14eff8a8a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.266 ; gain = 0.000 ; free physical = 242419 ; free virtual = 310892
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2558.266 ; gain = 0.004 ; free physical = 242423 ; free virtual = 310896
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 14eff8a8a
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module Reflector ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2598.250 ; gain = 7.988 ; free physical = 242328 ; free virtual = 310801
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2599.250 ; gain = 1.000 ; free physical = 242316 ; free virtual = 310789
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.108 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2601.250 ; gain = 10.988 ; free physical = 242311 ; free virtual = 310784
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2800.660 ; gain = 201.410 ; free physical = 242368 ; free virtual = 310841
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2800.660 ; gain = 210.398 ; free physical = 242368 ; free virtual = 310841

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 242390 ; free virtual = 310863


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design Reflector ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 518
Number of SRLs augmented: 0  newly gated: 0 Total: 31
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 14eff8a8a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 242388 ; free virtual = 310861
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 14eff8a8a
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2800.660 ; gain = 242.395 ; free physical = 242391 ; free virtual = 310864
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28187872 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14eff8a8a

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 242424 ; free virtual = 310897
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 14eff8a8a

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 242424 ; free virtual = 310897
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 14eff8a8a

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 242422 ; free virtual = 310896
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 14eff8a8a

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 242421 ; free virtual = 310894
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 14eff8a8a

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 242420 ; free virtual = 310893

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 242420 ; free virtual = 310893
Ending Netlist Obfuscation Task | Checksum: 14eff8a8a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 242418 ; free virtual = 310891
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 243491 ; free virtual = 311965
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 84ba778e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 243490 ; free virtual = 311964
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 243491 ; free virtual = 311965

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b9ec8b99

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 243498 ; free virtual = 311972

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 111ccc03c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 243496 ; free virtual = 311971

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 111ccc03c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 243495 ; free virtual = 311971
Phase 1 Placer Initialization | Checksum: 111ccc03c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 243495 ; free virtual = 311971

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f0057ec7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 243471 ; free virtual = 311947

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 243046 ; free virtual = 311521

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: fceaef53

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 243032 ; free virtual = 311508
Phase 2 Global Placement | Checksum: e20d61e3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 243014 ; free virtual = 311490

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e20d61e3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 243021 ; free virtual = 311497

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1120923e4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 243018 ; free virtual = 311494

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13b21b53f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 243018 ; free virtual = 311494

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17b4c7392

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 243016 ; free virtual = 311492

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1665a586c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 243107 ; free virtual = 311583

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 197264cdd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 243056 ; free virtual = 311532

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d0be506b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 243072 ; free virtual = 311548
Phase 3 Detail Placement | Checksum: 1d0be506b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 243077 ; free virtual = 311553

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1cdd59c4c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1cdd59c4c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 243062 ; free virtual = 311537
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.923. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13447c09b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 243086 ; free virtual = 311562
Phase 4.1 Post Commit Optimization | Checksum: 13447c09b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 243086 ; free virtual = 311562

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13447c09b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 243088 ; free virtual = 311564

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 13447c09b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 243088 ; free virtual = 311564

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 243088 ; free virtual = 311564
Phase 4.4 Final Placement Cleanup | Checksum: a2d419fc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 243088 ; free virtual = 311564
Phase 4 Post Placement Optimization and Clean-Up | Checksum: a2d419fc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 243087 ; free virtual = 311563
Ending Placer Task | Checksum: 9bf374ed

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 243099 ; free virtual = 311574
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 243099 ; free virtual = 311574
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 243069 ; free virtual = 311544
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 243058 ; free virtual = 311534
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 243040 ; free virtual = 311519
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 87a22992 ConstDB: 0 ShapeSum: 14514b5b RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "i_layer36[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_layer36[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_layer36[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_layer36[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_layer36[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_layer36[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_4[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_4[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_3[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_3[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_2[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_2[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_4[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_4[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_4[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_4[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_3[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_3[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_2[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_2[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_3[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_3[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_2[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_2[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_4[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_4[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_4[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_4[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_3[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_3[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_2[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_2[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_3[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_3[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_2[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_2[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_4[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_4[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_4[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_4[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_3[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_3[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_2[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_2[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_3[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_3[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_2[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_2[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_4[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_4[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_4[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_4[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_3[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_3[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_2[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_2[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_3[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_3[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_2[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_2[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_3[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_3[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_2[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_2[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_4[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_4[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_3[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_3[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_2[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_2[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_3[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_3[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_2[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_2[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_4[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_4[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_4[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_4[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_4[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_4[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_4[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_4[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_3[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_3[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_2[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_2[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_3[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_3[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_2[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_2[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_3[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_3[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_2[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_2[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_3[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_3[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_2[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_2[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_4[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_4[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_4[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_4[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_4[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_4[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_4[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_4[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_3[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_3[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_2[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_2[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_3[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_3[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_2[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_2[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_4[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_4[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_4[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_4[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_3[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_3[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "upCritAngle_2[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "upCritAngle_2[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Route 35-197] Clock port "clock" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
Phase 1 Build RT Design | Checksum: 69699bf9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 242158 ; free virtual = 310639
Post Restoration Checksum: NetGraph: 5c597222 NumContArr: d1029d7 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 69699bf9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 242164 ; free virtual = 310645

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 69699bf9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 242130 ; free virtual = 310610

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 69699bf9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 242130 ; free virtual = 310610
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ba62e6c7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 242124 ; free virtual = 310605
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.934  | TNS=0.000  | WHS=0.086  | THS=0.000  |

Phase 2 Router Initialization | Checksum: ff5994a8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 242120 ; free virtual = 310601

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ed886c45

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 242106 ; free virtual = 310587

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.682  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 170684820

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 242118 ; free virtual = 310599
Phase 4 Rip-up And Reroute | Checksum: 170684820

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 242118 ; free virtual = 310599

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 170684820

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 242118 ; free virtual = 310599

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 170684820

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 242118 ; free virtual = 310599
Phase 5 Delay and Skew Optimization | Checksum: 170684820

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 242118 ; free virtual = 310599

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10afe91cb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 242118 ; free virtual = 310599
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.682  | TNS=0.000  | WHS=0.095  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 10afe91cb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 242118 ; free virtual = 310599
Phase 6 Post Hold Fix | Checksum: 10afe91cb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 242118 ; free virtual = 310599

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0247489 %
  Global Horizontal Routing Utilization  = 0.0351589 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 10afe91cb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 242119 ; free virtual = 310600

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10afe91cb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 242126 ; free virtual = 310606

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e9e144a5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 242116 ; free virtual = 310597

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.682  | TNS=0.000  | WHS=0.095  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: e9e144a5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 242115 ; free virtual = 310595
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 242144 ; free virtual = 310625

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 242142 ; free virtual = 310623
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 242142 ; free virtual = 310623
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 242153 ; free virtual = 310636
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2800.660 ; gain = 0.000 ; free physical = 242145 ; free virtual = 310628
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2888.727 ; gain = 0.000 ; free physical = 241767 ; free virtual = 310229
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 16:56:50 2022...
