<module name="ISS_ISIF" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="ISIF_SYNCEN" acronym="ISIF_SYNCEN" offset="0x0" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="DWEN" width="1" begin="1" end="1" resetval="0" description="Controls the storage of image sensor RAW data in memory. This bit is loaded with the timing of the internal VD signal: it becomes active starting at the lead of the VD signal that comes after 1 is written in this bit." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DWEN_0" description="Disable"/>
      <bitenum value="1" id="1" token="DWEN_1" description="Enable"/>
    </bitfield>
    <bitfield id="SYEN" width="1" begin="0" end="0" resetval="0" description="Controls ON/OFF of VD/HD output. Internal timing generator becomes active and VD/HD output starts when 1 is written in this bit. In case of input, VD/HD loading begins." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYEN_0" description="Disable"/>
      <bitenum value="1" id="1" token="SYEN_1" description="Enable"/>
    </bitfield>
  </register>
  <register id="ISIF_MODESET" acronym="ISIF_MODESET" offset="0x4" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="Read returns reset value" range="" rwaccess="R"/>
    <bitfield id="HLPF" width="1" begin="14" end="14" resetval="0" description="Low pass filter enable. When this bit is enabled, a 3-tap (1/4 + 1/2 Z + 1/4 Z) filtering process is performed on the sensor data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HLPF_0" description="Disable"/>
      <bitenum value="1" id="1" token="HLPF_1" description="Enable"/>
    </bitfield>
    <bitfield id="INPMOD" width="2" begin="13" end="12" resetval="0x2" description="Data input mode:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="INPMOD_0" description="RAW data"/>
      <bitenum value="1" id="1" token="INPMOD_1" description="YCbCr 16bit"/>
      <bitenum value="3" id="3" token="INPMOD_3" description="Reserved"/>
      <bitenum value="2" id="2" token="INPMOD_2" description="YCbCr 8bit"/>
    </bitfield>
    <bitfield id="OVF" width="1" begin="11" end="11" resetval="0" description="ISIF module write port overflow status bit If the write port of the ISIF module overflows when writing data to SDRAM, this bit will toggle." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OVF_0" description="No overflow pending (r) No action (w)"/>
      <bitenum value="1" id="1" token="OVF_1" description="Overflow pending (r) Clear overflow (w)"/>
    </bitfield>
    <bitfield id="CCDW" width="3" begin="10" end="8" resetval="0x0" description="This bit enables to shift right (divide) the up-to-12-bit RAW data value when writing out to SDRAM. The effect is that the dynamic of the output signal is decreased. The ISIF_MODESET.CCDW, ISIF_HSIZE.ADCR, ISIF_HSIZE.HSIZE, ISIF_CCDCFG.BSWD, ISIF_CCDCFG.MSBINV, ISIF_CCDCFG.SDRPACK bit fields control how pixel data are stored to SDRAM." range="" rwaccess="RW">
      <bitenum value="6" id="6" token="CCDW_6" description="Reserved"/>
      <bitenum value="1" id="1" token="CCDW_1" description="1-bit right shift out[15:0] = 00000 &amp;amp; data[11:1]"/>
      <bitenum value="7" id="7" token="CCDW_7" description="Reserved"/>
      <bitenum value="0" id="0" token="CCDW_0" description="No shift out[15:0] = 0000 &amp;amp; data[11:0]"/>
      <bitenum value="2" id="2" token="CCDW_2" description="2-bit right shift out[15:0] = 000000 &amp;amp; data[11:2]"/>
      <bitenum value="4" id="4" token="CCDW_4" description="4-bit right shift out[15:0] = 00000000 &amp;amp; data[11:4]"/>
      <bitenum value="5" id="5" token="CCDW_5" description="Reserved"/>
      <bitenum value="3" id="3" token="CCDW_3" description="3-bit right shift out[15:0] = 0000000 &amp;amp; data[11:3]"/>
    </bitfield>
    <bitfield id="CCDMD" width="1" begin="7" end="7" resetval="0" description="Field mode: This bit selects the type of image sensor: interlaced or progressive" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CCDMD_0" description="Progressive image sensor"/>
      <bitenum value="1" id="1" token="CCDMD_1" description="Interlaced image sensor"/>
    </bitfield>
    <bitfield id="DPOL" width="1" begin="6" end="6" resetval="0" description="Image sensor input data polarity" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPOL_0" description="No change"/>
      <bitenum value="1" id="1" token="DPOL_1" description="One's complement"/>
    </bitfield>
    <bitfield id="SWEN" width="1" begin="5" end="5" resetval="0" description="External WEN selection In case this bit and SYNCEN.DWEN are set to 1, the external WEN signal is used to store image sensor data to memory." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SWEN_0" description="WEN not used"/>
      <bitenum value="1" id="1" token="SWEN_1" description="Use external WEN"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0" description="Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="HDPOL" width="1" begin="3" end="3" resetval="0" description="HD Sync Signal Polarity" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HDPOL_0" description="Positive"/>
      <bitenum value="1" id="1" token="HDPOL_1" description="Negative"/>
    </bitfield>
    <bitfield id="VDPOL" width="1" begin="2" end="2" resetval="0" description="VD Sync Signal Polarity" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="VDPOL_0" description="Positive"/>
      <bitenum value="1" id="1" token="VDPOL_1" description="Negative"/>
    </bitfield>
    <bitfield id="FIDD" width="1" begin="1" end="1" resetval="0" description="FLD Signal Direction. There must be at least three clock cycles between the time this bit is modified and the HD/VD pulse for the start of frame comes." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FIDD_0" description="Input"/>
      <bitenum value="1" id="1" token="FIDD_1" description="Output"/>
    </bitfield>
    <bitfield id="HDVDD" width="1" begin="0" end="0" resetval="0" description="VD,HD Sync Signal Direction. There must be at least three clock cycles between the time this bit is modified and the HD/VD pulse for the start of frame comes." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HDVDD_0" description="Input"/>
      <bitenum value="1" id="1" token="HDVDD_1" description="Output"/>
    </bitfield>
  </register>
  <register id="ISIF_HDW" acronym="ISIF_HDW" offset="0x8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HDW" width="12" begin="11" end="0" resetval="0x000" description="HD width: Sets width of HD. HD width = HDW + 1 clock" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_VDW" acronym="ISIF_VDW" offset="0xC" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VDW" width="12" begin="11" end="0" resetval="0x000" description="VD width : Sets width of VD. VD width = VDW + 1 line" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_PPLN" acronym="ISIF_PPLN" offset="0x10" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="PPLN" width="16" begin="15" end="0" resetval="0x0000" description="Pixels per line Number of pixel clock periods in one line HD period = PPLN+1 pixel clocks. PPLN is not used when HD and VD are inputs, that is, when VDHDOUT in MODESET is cleared to 0. *This bit field is latched by VD." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_LPFR" acronym="ISIF_LPFR" offset="0x14" width="32" description="Line per Frame/Field">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="LPFR" width="16" begin="15" end="0" resetval="0x0000" description="Half lines per filed or frame Sets number of half lines per frame or field. VD period = (LPFR+1)/2 lines. LPFR is not used when HD and are inputs, that is, when VDHDOUT in MODESET is cleared to 0. *This bit field is latched by VD." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_SPH" acronym="ISIF_SPH" offset="0x18" width="32" description="Start Pixel Horizontal">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="SPH" width="15" begin="14" end="0" resetval="0x0000" description="The first pixel in a line to be stored to memory." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_LNH" acronym="ISIF_LNH" offset="0x1C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="LNH" width="15" begin="14" end="0" resetval="0x0000" description="Number of pixels in an line to be stored to memory. Number of pixels = LNH + 1." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_LNV" acronym="ISIF_LNV" offset="0x28" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="The number of lines to be stored to SDRAM." range="" rwaccess="R"/>
    <bitfield id="LNV" width="15" begin="14" end="0" resetval="0x0000" description="The number of lines to be stored to memory. Number of lines = LNV + 1" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_CULH" acronym="ISIF_CULH" offset="0x2C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="CLHO" width="8" begin="15" end="8" resetval="0xFF" description="Culling Pattern in ODD Line: Sets culling pattern when data is loaded into memory (odd lines). Example: 0xAA: 1 / 2 horizontal direction culling. LSB becomes left side on screen." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLHO_0" description="Pixel invalid"/>
      <bitenum value="1" id="1" token="CLHO_1" description="Pixel valid"/>
    </bitfield>
    <bitfield id="CLHE" width="8" begin="7" end="0" resetval="0xFF" description="Culling Pattern in Even Line: Sets culling pattern when data is loaded into memory (even lines)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLHE_0" description="Pixel invalid"/>
      <bitenum value="1" id="1" token="CLHE_1" description="Pixel valid"/>
    </bitfield>
  </register>
  <register id="ISIF_CULV" acronym="ISIF_CULV" offset="0x30" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CULV" width="8" begin="7" end="0" resetval="0xFF" description="Culling Pattern in Vertical Line Example: 0x88: 1/4 vertical direction culling. LSB becomes top side on screen." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CULV_0" description="Pixel invalid"/>
      <bitenum value="1" id="1" token="CULV_1" description="Pixel valid"/>
    </bitfield>
  </register>
  <register id="ISIF_HSIZE" acronym="ISIF_HSIZE" offset="0x34" width="32" description="SDRAM OUTPUT CTRL REGISTER">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ADCR" width="1" begin="12" end="12" resetval="0" description="SDRAM address decrement. By setting this bit, memory address in a line is automatically decreased so that a line can be Horizontally flipped in memory. The ISIF_MODESET.CCDW, ISIF_HSIZE.ADCR, ISIF_HSIZE.HSIZE, ISIF_CCDCFG.BSWD, ISIF_CCDCFG.MSBINV, ISIF_CCDCFG.SDRPACK bit fields control how pixel data are stored to SDRAM." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ADCR_0" description="Address increment."/>
      <bitenum value="1" id="1" token="ADCR_1" description="Address decrement."/>
    </bitfield>
    <bitfield id="HSIZE" width="12" begin="11" end="0" resetval="0x000" description="Memory address offset between the lines. Specify the offset in 32-byte units." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_CADU" acronym="ISIF_CADU" offset="0x3C" width="32" description="SDRAM OUTPUT CTRL REGISTER">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CADU" width="11" begin="10" end="0" resetval="0x000" description="Memory Address (Upper 11-bits): Specifies the memory destination address. The actual address is the value set here multiplied by 32bytes." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_CADL" acronym="ISIF_CADL" offset="0x40" width="32" description="SDRAM OUTPUT CTRL REGISTER">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="CADL" width="16" begin="15" end="0" resetval="0x0000" description="Memory Address (Lower 16-bits): Specifies the memory destination address. The actual address is the value set here multiplied by 32bytes." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_LINCFG0" acronym="ISIF_LINCFG0" offset="0x44" width="32" description="INPUT LINEARIZATION CTRL REGISTER">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="CORRSFT" width="3" begin="6" end="4" resetval="0x0" description="Shift up value for the correction value (S10)." range="" rwaccess="RW">
      <bitenum value="6" id="6" token="CORRSFT_6" description="6-bit left shift"/>
      <bitenum value="1" id="1" token="CORRSFT_1" description="1-bit left shift"/>
      <bitenum value="7" id="7" token="CORRSFT_7" description="Reserved"/>
      <bitenum value="0" id="0" token="CORRSFT_0" description="No shift"/>
      <bitenum value="2" id="2" token="CORRSFT_2" description="2-bit left shift"/>
      <bitenum value="4" id="4" token="CORRSFT_4" description="4-bit left shift"/>
      <bitenum value="5" id="5" token="CORRSFT_5" description="5-bit left shift"/>
      <bitenum value="3" id="3" token="CORRSFT_3" description="3-bit left shift"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LINMD" width="1" begin="1" end="1" resetval="0" description="Linearization Mode:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LINMD_0" description="Uniform sampling"/>
      <bitenum value="1" id="1" token="LINMD_1" description="Non-uniform sampling"/>
    </bitfield>
    <bitfield id="LINEN" width="1" begin="0" end="0" resetval="0" description="Linearization Enable:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LINEN_0" description="Disable"/>
      <bitenum value="1" id="1" token="LINEN_1" description="Enable"/>
    </bitfield>
  </register>
  <register id="ISIF_LINCFG1" acronym="ISIF_LINCFG1" offset="0x48" width="32" description="INPUT LINEARIZATION CTRL REGISTER">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LUTSCL" width="11" begin="10" end="0" resetval="0x400" description="Scale factor (U11Q10) for LUT input. Range: 0 - 1+1023/1024 It is applied to the Input Data before looking up the correction factor. The scale factor is only applied to the table input. It is not applied when using the input value to compute the output." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_CCOLP" acronym="ISIF_CCOLP" offset="0x4C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="CP0_F1" width="2" begin="15" end="14" resetval="0x0" description="Specifies color pattern for pixel position 0 (Field 1) Pixel position 0 corresponds to pixel count=0 at even line in case of CFAP= 0, and to pixel count=0 in case of CFAP= 1." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CP0_F1_0" description="R / Ye"/>
      <bitenum value="1" id="1" token="CP0_F1_1" description="Gr / Cy"/>
      <bitenum value="3" id="3" token="CP0_F1_3" description="B / Mg"/>
      <bitenum value="2" id="2" token="CP0_F1_2" description="Gb / G"/>
    </bitfield>
    <bitfield id="CP1_F1" width="2" begin="13" end="12" resetval="0x0" description="Specifies color pattern for pixel position 1 (Field 1) Pixel position 1 corresponds to pixel count=1 at even line in case of CFAP= 0, and to pixel count=1 in case of CFAP= 1." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CP1_F1_0" description="R / Ye"/>
      <bitenum value="1" id="1" token="CP1_F1_1" description="Gr / Cy"/>
      <bitenum value="3" id="3" token="CP1_F1_3" description="B / Mg"/>
      <bitenum value="2" id="2" token="CP1_F1_2" description="Gb / G"/>
    </bitfield>
    <bitfield id="CP2_F1" width="2" begin="11" end="10" resetval="0x0" description="Specifies color pattern for pixel position 2 (Field 1) Pixel position 2 corresponds to pixel count=0 at odd line in case of CFAP= 0, and to pixel count=2 in case of CFAP= 1." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CP2_F1_0" description="R / Ye"/>
      <bitenum value="1" id="1" token="CP2_F1_1" description="Gr / Cy"/>
      <bitenum value="3" id="3" token="CP2_F1_3" description="B / Mg"/>
      <bitenum value="2" id="2" token="CP2_F1_2" description="Gb / G"/>
    </bitfield>
    <bitfield id="CP3_F1" width="2" begin="9" end="8" resetval="0x0" description="Specifies color pattern for pixel position 3 (Field 1) Pixel position 3 corresponds to pixel count=1 at odd line in case of CFAP= 0. Not applicable for CFAP= 1." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CP3_F1_0" description="R / Ye"/>
      <bitenum value="1" id="1" token="CP3_F1_1" description="Gr / Cy"/>
      <bitenum value="3" id="3" token="CP3_F1_3" description="B / Mg"/>
      <bitenum value="2" id="2" token="CP3_F1_2" description="Gb / G"/>
    </bitfield>
    <bitfield id="CP0_F0" width="2" begin="7" end="6" resetval="0x0" description="Specifies color pattern for pixel position 0 (Field 0) Pixel position 0 corresponds to pixel count=0 at even line in case of CFAP= 0, and to pixel count=0 in case of CFAP= 1." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CP0_F0_0" description="R / Ye"/>
      <bitenum value="1" id="1" token="CP0_F0_1" description="Gr / Cy"/>
      <bitenum value="3" id="3" token="CP0_F0_3" description="B / Mg"/>
      <bitenum value="2" id="2" token="CP0_F0_2" description="Gb / G"/>
    </bitfield>
    <bitfield id="CP1_F0" width="2" begin="5" end="4" resetval="0x0" description="Specifies color pattern for pixel position 1 (Field 0) Pixel position 1 corresponds to pixel count=1 at even line in case of CFAP= 0, and to pixel count=1 in case of CFAP= 1." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CP1_F0_0" description="R / Ye"/>
      <bitenum value="1" id="1" token="CP1_F0_1" description="Gr / Cy"/>
      <bitenum value="3" id="3" token="CP1_F0_3" description="B / Mg"/>
      <bitenum value="2" id="2" token="CP1_F0_2" description="Gb / G"/>
    </bitfield>
    <bitfield id="CP2_F0" width="2" begin="3" end="2" resetval="0x0" description="Specifies color pattern for pixel position 2 (Field 0) Pixel position 2 corresponds to pixel count=0 at odd line in case of CFAP= 0, and to pixel count=2 in case of CFAP= 1." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CP2_F0_0" description="R / Ye"/>
      <bitenum value="1" id="1" token="CP2_F0_1" description="Gr / Cy"/>
      <bitenum value="3" id="3" token="CP2_F0_3" description="B / Mg"/>
      <bitenum value="2" id="2" token="CP2_F0_2" description="Gb / G"/>
    </bitfield>
    <bitfield id="CP3_F0" width="2" begin="1" end="0" resetval="0x0" description="Specifies color pattern for pixel position 3 (Field 0) Pixel position 3 corresponds to pixel count=1 at odd line in case of CFAP= 0. Not applicable for CFAP= 1." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CP3_F0_0" description="R / Ye"/>
      <bitenum value="1" id="1" token="CP3_F0_1" description="Gr / Cy"/>
      <bitenum value="3" id="3" token="CP3_F0_3" description="B / Mg"/>
      <bitenum value="2" id="2" token="CP3_F0_2" description="Gb / G"/>
    </bitfield>
  </register>
  <register id="ISIF_CRGAIN" acronym="ISIF_CRGAIN" offset="0x50" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CGR" width="12" begin="11" end="0" resetval="0x200" description="R/Ye gain: Performs gain adjustment on image sensor data. U12Q9. Range: 0 - 7+511/512" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_CGRGAIN" acronym="ISIF_CGRGAIN" offset="0x54" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CGGR" width="12" begin="11" end="0" resetval="0x200" description="Gr/Cy gain: Performs gain adjustment on image sensor data. U12Q9. Range: 0 - 7+511/512" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_CGBGAIN" acronym="ISIF_CGBGAIN" offset="0x58" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CGGB" width="12" begin="11" end="0" resetval="0x200" description="Gb/Cy gain: Performs gain adjustment on image sensor data. U12Q9. Range: 0 - 7+511/512" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_CBGAIN" acronym="ISIF_CBGAIN" offset="0x5C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CGB" width="12" begin="11" end="0" resetval="0x200" description="B/Mg gain: Performs gain adjustment on image sensor data. U12Q9. Range: 0 - 7+511/512" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_COFSTA" acronym="ISIF_COFSTA" offset="0x60" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="COFT" width="12" begin="11" end="0" resetval="0x000" description="Image sensor offset: Performs offset value adjustment on image sensor data (0~4095)." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_VDINT0" acronym="ISIF_VDINT0" offset="0x70" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CVD0" width="15" begin="14" end="0" resetval="0x0000" description="VD0 Interrupt timing in a field (line number)." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_VDINT1" acronym="ISIF_VDINT1" offset="0x74" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CVD1" width="15" begin="14" end="0" resetval="0x0000" description="VD1 Interrupt timing in a field (line number)." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_VDINT2" acronym="ISIF_VDINT2" offset="0x78" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CVD2" width="15" begin="14" end="0" resetval="0x0000" description="VD2 Interrupt timing in a field (line number)." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_MISC" acronym="ISIF_MISC" offset="0x7C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPCMPRE" width="1" begin="13" end="13" resetval="0" description="Selects Predictor for DPCM Encoder (12-8)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPCMPRE_0" description="Predictor 1"/>
      <bitenum value="1" id="1" token="DPCMPRE_1" description="Predictor 2"/>
    </bitfield>
    <bitfield id="DPCMEN" width="1" begin="12" end="12" resetval="0" description="Enables DPCM Encoding (12-8)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPCMEN_0" description="Disable"/>
      <bitenum value="1" id="1" token="DPCMEN_1" description="Enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="11" begin="11" end="1" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_CGAMMAWD" acronym="ISIF_CGAMMAWD" offset="0x80" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="WBEN2" width="1" begin="14" end="14" resetval="0" description="White Balance Enable for H3A" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WBEN2_0" description="Disable"/>
      <bitenum value="1" id="1" token="WBEN2_1" description="Enable"/>
    </bitfield>
    <bitfield id="WBEN1" width="1" begin="13" end="13" resetval="0" description="White Balance Enable for IPIPE" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WBEN1_0" description="Disable"/>
      <bitenum value="1" id="1" token="WBEN1_1" description="Enable"/>
    </bitfield>
    <bitfield id="WBEN0" width="1" begin="12" end="12" resetval="0" description="White Balance Enable for memory capture" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WBEN0_0" description="Disable"/>
      <bitenum value="1" id="1" token="WBEN0_1" description="Enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="OFSTEN2" width="1" begin="10" end="10" resetval="0" description="Offset control Enable for H3A" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OFSTEN2_0" description="Disable"/>
      <bitenum value="1" id="1" token="OFSTEN2_1" description="Enable"/>
    </bitfield>
    <bitfield id="OFSTEN1" width="1" begin="9" end="9" resetval="0" description="Offset control Enable for IPIPE" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OFSTEN1_0" description="Disable"/>
      <bitenum value="1" id="1" token="OFSTEN1_1" description="Enable"/>
    </bitfield>
    <bitfield id="OFSTEN0" width="1" begin="8" end="8" resetval="0" description="Offset control Enable for SDRAM capture" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OFSTEN0_0" description="Disable"/>
      <bitenum value="1" id="1" token="OFSTEN0_1" description="Enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CFAP" width="1" begin="5" end="5" resetval="0" description="Selects CFA pattern" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CFAP_0" description="Mosaic color pattern. It should look like this. G R G R G R G R G R . . . B G B G B G B G B G . . . G R G R G R G R G R . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ."/>
      <bitenum value="1" id="1" token="CFAP_1" description="Stripe color pattern. It should look like this. R G B R G B R G B . . . R G B R G B R G B . . . R G B R G B R G B . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ."/>
    </bitfield>
    <bitfield id="GWDI" width="4" begin="4" end="1" resetval="0x0" description="Selects MSB position of Input Data" range="" rwaccess="RW">
      <bitenum value="6" id="6" token="GWDI_6" description="bit 9"/>
      <bitenum value="1" id="1" token="GWDI_1" description="bit 14"/>
      <bitenum value="10" id="10" token="GWDI_10" description="Reserved"/>
      <bitenum value="7" id="7" token="GWDI_7" description="bit 8"/>
      <bitenum value="13" id="13" token="GWDI_13" description="Reserved"/>
      <bitenum value="0" id="0" token="GWDI_0" description="bit 15"/>
      <bitenum value="2" id="2" token="GWDI_2" description="bit 13"/>
      <bitenum value="8" id="8" token="GWDI_8" description="bit 7"/>
      <bitenum value="9" id="9" token="GWDI_9" description="Reserved"/>
      <bitenum value="11" id="11" token="GWDI_11" description="Reserved"/>
      <bitenum value="4" id="4" token="GWDI_4" description="bit 11"/>
      <bitenum value="5" id="5" token="GWDI_5" description="bit 10"/>
      <bitenum value="15" id="15" token="GWDI_15" description="Reserved"/>
      <bitenum value="12" id="12" token="GWDI_12" description="Reserved"/>
      <bitenum value="3" id="3" token="GWDI_3" description="bit 12"/>
      <bitenum value="14" id="14" token="GWDI_14" description="Reserved"/>
    </bitfield>
    <bitfield id="CCDTBL" width="1" begin="0" end="0" resetval="0" description="On/Off control of A-law table for SDRAM capture" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CCDTBL_0" description="Disable"/>
      <bitenum value="1" id="1" token="CCDTBL_1" description="Enable"/>
    </bitfield>
  </register>
  <register id="ISIF_REC656IF" acronym="ISIF_REC656IF" offset="0x84" width="32" description="INPUT CONFIG REGISTER">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="R656ON" width="1" begin="1" end="1" resetval="0" description="CCIR Rec.656 interface mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="R656ON_0" description="Disable"/>
      <bitenum value="1" id="1" token="R656ON_1" description="Enable"/>
    </bitfield>
    <bitfield id="ECCFVH" width="1" begin="0" end="0" resetval="0" description="Error correction of FVH code" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ECCFVH_0" description="Disable"/>
      <bitenum value="1" id="1" token="ECCFVH_1" description="Enable"/>
    </bitfield>
  </register>
  <register id="ISIF_CCDCFG" acronym="ISIF_CCDCFG" offset="0x88" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="VLDC" width="1" begin="15" end="15" resetval="0" description="On/off control of CPU registers resynchronize function by VSYNC. All the others are shadowed registers, where register values are updated at V-sync timing by default. If VDLC=1, ISIF register values are updated immediately after register write just like non-shadowed registers." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="VLDC_0" description="Enable"/>
      <bitenum value="1" id="1" token="VLDC_1" description="Disable"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0" description="Reserved. must always be set to 0." range="" rwaccess="RW"/>
    <bitfield id="MSBINVI" width="1" begin="13" end="13" resetval="0" description="MSB inverse of CIN port when the data are captured to SDRAM. The ISIF_MODESET.CCDW, ISIF_HSIZE.ADCR, ISIF_HSIZE.HSIZE, ISIF_CCDCFG.BSWD, ISIF_CCDCFG.MSBINV, ISIF_CCDCFG.SDRPACK bit fields control how pixel data are stored to SDRAM." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MSBINVI_0" description="Disable"/>
      <bitenum value="1" id="1" token="MSBINVI_1" description="Enable"/>
    </bitfield>
    <bitfield id="BSWD" width="1" begin="12" end="12" resetval="0" description="On/off control of Byte SWAP function when SDRAM capturing. The ISIF_MODESET.CCDW, ISIF_HSIZE.ADCR, ISIF_HSIZE.HSIZE, ISIF_CCDCFG.BSWD, ISIF_CCDCFG.MSBINV, ISIF_CCDCFG.SDRPACK bit fields control how pixel data are stored to SDRAM." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BSWD_0" description="Disable"/>
      <bitenum value="1" id="1" token="BSWD_1" description="Enable (swap)"/>
    </bitfield>
    <bitfield id="Y8POS" width="1" begin="11" end="11" resetval="0" description="Selects Y signal position when in 8bit input mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="Y8POS_0" description="even pixel"/>
      <bitenum value="1" id="1" token="Y8POS_1" description="odd pixel"/>
    </bitfield>
    <bitfield id="EXTRG" width="1" begin="10" end="10" resetval="0" description="Setting 1 to this register, the SDRAM address is initialized at the rising edge of FID input signal or DWEN register." range="" rwaccess="RW"/>
    <bitfield id="TRGSEL" width="1" begin="9" end="9" resetval="0" description="Select trigger source signal of SDRAM address initializing in case EXTRG=1." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRGSEL_0" description="DWEN register"/>
      <bitenum value="1" id="1" token="TRGSEL_1" description="FID input port"/>
    </bitfield>
    <bitfield id="WENLOG" width="1" begin="8" end="8" resetval="0" description="Specifies the CCD valid area." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WENLOG_0" description="internal valid signal and WEN signal is ANDed logically."/>
      <bitenum value="1" id="1" token="WENLOG_1" description="internal valid signal and WEN signal is ORed logically."/>
    </bitfield>
    <bitfield id="FIDMD" width="2" begin="7" end="6" resetval="0x0" description="Specifies FID detection mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FIDMD_0" description="latch the FID at the VSYNC timing"/>
      <bitenum value="1" id="1" token="FIDMD_1" description="no latch the FID"/>
      <bitenum value="3" id="3" token="FIDMD_3" description="Reserved"/>
      <bitenum value="2" id="2" token="FIDMD_2" description="Reserved"/>
    </bitfield>
    <bitfield id="BT656" width="1" begin="5" end="5" resetval="0" description="Selects bit width of CCIR656. This bit applies only ifISIF_REC656IF.R656ON = 1." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BT656_0" description="8 bits"/>
      <bitenum value="1" id="1" token="BT656_1" description="10 bits"/>
    </bitfield>
    <bitfield id="YCINSWP" width="1" begin="4" end="4" resetval="0" description="The ISIF module has a 16-bit interface. When 16-bit YUV data are input, the luma data (YIN7-0) are expected to be on the 8 MS bits and the chroma (CIN7-0) data are expected to be on the LS bits. This bit enables to swap the 8 MS bits with the 8 LS bits of the interface in case the luma and chroma do not come in the correct order. See the top-level ISIF block diagram." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="YCINSWP_0" description="YIN7-0 = Y signal / CIN7-0 = C signal"/>
      <bitenum value="1" id="1" token="YCINSWP_1" description="YIN7-0 = C signal / CIN7-0 = Y signal"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="Reserved. must always be set to 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Reserved. must always be set to 0." range="" rwaccess="RW"/>
    <bitfield id="SDRPACK" width="2" begin="1" end="0" resetval="0x0" description="This bit field selects how the data are stored to SDRAM. There can be 8, 12 or 16 bits per pixel. The ISIF_MODESET.CCDW, ISIF_HSIZE.ADCR, ISIF_HSIZE.HSIZE, ISIF_CCDCFG.BSWD, ISIF_CCDCFG.MSBINV, ISIF_CCDCFG.SDRPACK bit fields control how pixel data are stored to SDRAM." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SDRPACK_0" description="16 bits / pixel"/>
      <bitenum value="1" id="1" token="SDRPACK_1" description="12 bits / pixel"/>
      <bitenum value="3" id="3" token="SDRPACK_3" description="Reserved"/>
      <bitenum value="2" id="2" token="SDRPACK_2" description="8 bits / pixel"/>
    </bitfield>
  </register>
  <register id="ISIF_DFCCTL" acronym="ISIF_DFCCTL" offset="0x8C" width="32" description="VERTICAL LINE DEFCT CTRL REGISTER">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VDFLSFT" width="3" begin="10" end="8" resetval="0x0" description="Vertical line Defect level shift value Defect Level (value to be subtracted from the data) is 8bit width, but can be up-shifted up to 6bits by VDFLSFT. Left shift value = VDFLSFT (Range: 0-6) Setting 7 to VDFLSFT is not allowed." range="" rwaccess="RW"/>
    <bitfield id="VDFCUDA" width="1" begin="7" end="7" resetval="0" description="Vertical line Defect Correction upper pixels disable." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="VDFCUDA_0" description="The whole line is corrected."/>
      <bitenum value="1" id="1" token="VDFCUDA_1" description="Pixels upper than the defect are not corrected."/>
    </bitfield>
    <bitfield id="VDFCSL" width="2" begin="6" end="5" resetval="0x0" description="Vertical line Defect Correction mode select." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="VDFCSL_0" description="Defect level subtraction. Just fed through if data are saturating."/>
      <bitenum value="1" id="1" token="VDFCSL_1" description="Defect level subtraction. Horizontal interpolation ((i-2)+(i+2))/2 if data are saturating."/>
      <bitenum value="3" id="3" token="VDFCSL_3" description="Reserved"/>
      <bitenum value="2" id="2" token="VDFCSL_2" description="Horizontal interpolation ((i-2)+(i+2))/2."/>
    </bitfield>
    <bitfield id="VDFCEN" width="1" begin="4" end="4" resetval="0" description="Vertical line Defect Correction enable. This bit field is latched by VD." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="VDFCEN_0" description="Disable"/>
      <bitenum value="1" id="1" token="VDFCEN_1" description="Enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ISIF_VDFSATLV" acronym="ISIF_VDFSATLV" offset="0x90" width="32" description="VERTICAL LINE DEFCT CTRL REGISTER">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VDFSLV" width="12" begin="11" end="0" resetval="0x000" description="Vertical line Defect Correction saturation level. VDFSLV is U12 (Range: 0 - 4,095)." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_DFCMEMCTL" acronym="ISIF_DFCMEMCTL" offset="0x94" width="32" description="VERTICAL LINE DEFCT CTRL REGISTER">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="DFCMCLR" width="1" begin="4" end="4" resetval="0" description="Defect correction. Memory clear. Writing 1 to this bit clears the memory contents to all zero. It will be automatically cleared to `0` when the memory clear is completed." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="DFCMARST" width="1" begin="2" end="2" resetval="0" description="Defect correction. Memory address reset. Setting DFCMWR or DFCMRD with LSCMARST set starts memory access to address offset 0. DFCMARST is automatically cleared if data transfer completes. Setting DFCMWR or DFCMRD with LSCMARST cleared starts memory access to the next address." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DFCMARST_0" description="Increment the memory address"/>
      <bitenum value="1" id="1" token="DFCMARST_1" description="Clear the memory address to offset 0"/>
    </bitfield>
    <bitfield id="DFCMRD" width="1" begin="1" end="1" resetval="0" description="Defect correction. Memory read [for debug purpose] Writing 1 to this bit starts reading from the memory. It will be automatically cleared when the data transfer is completed, and the data can be read from DFCMEM4-0." range="" rwaccess="RW"/>
    <bitfield id="DFCMWR" width="1" begin="0" end="0" resetval="0" description="Defect correction. Memory write Writing 1 to this bit starts writing to the memory. It will be automatically cleared when the data transfer is completed. DFCMEM4-0 should be set prior to the memory access." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_DFCMEM0" acronym="ISIF_DFCMEM0" offset="0x98" width="32" description="Defect correction memory">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DFCMEM0" width="13" begin="12" end="0" resetval="0x0000" description="Defect correction memory 0 Sets V position of the defects." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_DFCMEM1" acronym="ISIF_DFCMEM1" offset="0x9C" width="32" description="Defect correction memory">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DFCMEM1" width="13" begin="12" end="0" resetval="0x0000" description="Defect correction memory 1 Sets H position of the defects." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_DFCMEM2" acronym="ISIF_DFCMEM2" offset="0xA0" width="32" description="Defect correction memory">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DFCMEM2" width="8" begin="7" end="0" resetval="0x00" description="Defect correction Memory 2 Set SUB1: Defect level of the Vertical line defect position (V = Vdefect). DFCMEM2 can be up shifted according to VDFLSFT, and subtracted from the data for Vertical line defect correction." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_DFCMEM3" acronym="ISIF_DFCMEM3" offset="0xA4" width="32" description="Defect correction memory">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DFCMEM3" width="8" begin="7" end="0" resetval="0x00" description="&amp;amp;lt;Defect correction&amp;amp;gt; Memory 3 Set SUB2: Defect level of the pixels upper than the Vertical line defect (V &amp;amp;lt; Vdefect). DFCMEM3 can be up shifted according to VDFLSFT, and subtracted from the data for Vertical line defect correction." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_DFCMEM4" acronym="ISIF_DFCMEM4" offset="0xA8" width="32" description="Defect correction memory">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DFCMEM4" width="8" begin="7" end="0" resetval="0x00" description="Memory 4 Set SUB3: Defect level of the pixels lower than the Vertical line defect (V &amp;amp;gt; Vdefect). DFCMEM4 can be up shifted according to VDFLSFT, and subtracted from the data for Vertical line defect correction." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_CLAMPCFG" acronym="ISIF_CLAMPCFG" offset="0xAC" width="32" description="BLACK CLAMP CTRL REGISTER">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="CLMD" width="1" begin="4" end="4" resetval="0" description="Black clamp mode Clamp value can be calculated regardless of the color or can be calculated separately for each 4 colors." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLMD_0" description="Clamp value calculated regardless of the pixel color."/>
      <bitenum value="1" id="1" token="CLMD_1" description="Clamp value calculated separately for each 4 colors."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CLHMD" width="2" begin="2" end="1" resetval="0x0" description="Horizontal Clamp mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLHMD_0" description="Horizontal clamp disabled. Only the Vertical clamp value is subtracted from the Image data."/>
      <bitenum value="1" id="1" token="CLHMD_1" description="Horizontal clamp value calculation enabled. The calculated Horizontal clamp value is subtracted from the Image data along with the Vertical clamp value."/>
      <bitenum value="3" id="3" token="CLHMD_3" description="Reserved"/>
      <bitenum value="2" id="2" token="CLHMD_2" description="Horizontal clamp value not updated. The Horizontal clamp value used for the previous image is subtracted from the Image data along with the Vertical clamp value."/>
    </bitfield>
    <bitfield id="CLEN" width="1" begin="0" end="0" resetval="0" description="Black Clamp Enable Enables clamp value to be subtracted from Image data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLEN_0" description="Disable"/>
      <bitenum value="1" id="1" token="CLEN_1" description="Enable"/>
    </bitfield>
  </register>
  <register id="ISIF_CLDCOFST" acronym="ISIF_CLDCOFST" offset="0xB0" width="32" description="BLACK CLAMP CTRL REGISTER">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLDC" width="13" begin="12" end="0" resetval="0x0000" description="DC offset for black clamp This value is added to the incoming pixels regardless whether optical black clamp is enabled (ISIF_CLAMPCFG.CLEN). This value is in S13Q0 format." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_CLSV" acronym="ISIF_CLSV" offset="0xB4" width="32" description="BLACK CLAMP CTRL REGISTER">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLSV" width="13" begin="12" end="0" resetval="0x0000" description="Black Clamp Start position (V). Sets the line number where clamp value subtraction starts. Range: 0 - 8191" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_CLHWIN0" acronym="ISIF_CLHWIN0" offset="0xB8" width="32" description="BLACK CLAMP CTRL REGISTER">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLHWN" width="2" begin="13" end="12" resetval="0x0" description="Horizontal Black clamp - Vertical dimension of a Window (2)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLHWN_0" description="Window is 2 pixels tall (N=1)"/>
      <bitenum value="1" id="1" token="CLHWN_1" description="Window is 4 pixels tall (N=2)"/>
      <bitenum value="3" id="3" token="CLHWN_3" description="Window is 16 pixels tall (N=4)"/>
      <bitenum value="2" id="2" token="CLHWN_2" description="Window is 8 pixels tall (N=3)"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLHWM" width="2" begin="9" end="8" resetval="0x0" description="Horizontal Black clamp - Horizontal dimension of a Window (2)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLHWM_0" description="Window is 32 pixels wide (M=5)"/>
      <bitenum value="1" id="1" token="CLHWM_1" description="Window is 64 pixels wide (M=6)"/>
      <bitenum value="3" id="3" token="CLHWM_3" description="Window is 256 pixels wide (M=8)"/>
      <bitenum value="2" id="2" token="CLHWM_2" description="Window is 128 pixels wide (M=7)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CLHLMT" width="1" begin="6" end="6" resetval="0" description="Horizontal Black clamp - Pixel value limitation for the Horizontal clamp value calculation. If this bit is set, the maximum pixel value to be used for the clamp value calculation would be limited to 1023. By setting this bit, the pixel value greater than 1023 will be replaced by the last pixel value which was equal to or less than 1023. In case ISIF_CLAMPCFG.CLMD=1 (4-color mode), the pixel value greater than 1023 will be replaced by the last pixel value of the same color which was equal to or less than 1023." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLHLMT_0" description="Limitation disabled"/>
      <bitenum value="1" id="1" token="CLHLMT_1" description="Limitation enabled"/>
    </bitfield>
    <bitfield id="CLHWBS" width="1" begin="5" end="5" resetval="0" description="Horizontal Black clamp - Base Window select" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLHWBS_0" description="The most left window"/>
      <bitenum value="1" id="1" token="CLHWBS_1" description="The most right window"/>
    </bitfield>
    <bitfield id="CLHWC" width="5" begin="4" end="0" resetval="0x00" description="Horizontal Black clamp - Window count per color Window count = CLHWC+1 Range: 1 - 32" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_CLHWIN1" acronym="ISIF_CLHWIN1" offset="0xBC" width="32" description="BLACK CLAMP CTRL REGISTER">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLHSH" width="13" begin="12" end="0" resetval="0x0000" description="Horizontal black clamp. Window Start position (H). Range: 0 - 8191" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_CLHWIN2" acronym="ISIF_CLHWIN2" offset="0xC0" width="32" description="BLACK CLAMP CTRL REGISTER">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLHSV" width="13" begin="12" end="0" resetval="0x0000" description="Horizontal black clamp. Window Start position (V). Range: 0 - 8191" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_CLVRV" acronym="ISIF_CLVRV" offset="0xC4" width="32" description="BLACK CLAMP CTRL REGISTER">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLVRV" width="12" begin="11" end="0" resetval="0x000" description="Vertical black clamp reset value. (U12) Range: 0 to 4095" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_CLVWIN0" acronym="ISIF_CLVWIN0" offset="0xC8" width="32" description="BLACK CLAMP CTRL REGISTER">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="CLVCOEF" width="8" begin="15" end="8" resetval="0x00" description="Vertical Black clamp - Line average coefficient (k). Set a coefficient which is applied to the line average for clamp value calculation. (1-k) is applied to the clamp value of the previous line. Value in the U8Q8 format, the range is 0 to 255/256." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLVRVSL" width="2" begin="5" end="4" resetval="0x0" description="Vertical Black clamp - reset value selection Select the reset value for the clamp value of the previous line" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLVRVSL_0" description="The base value calculated for Horizontal direction"/>
      <bitenum value="1" id="1" token="CLVRVSL_1" description="Value set via the configuration register"/>
      <bitenum value="3" id="3" token="CLVRVSL_3" description="Reserved"/>
      <bitenum value="2" id="2" token="CLVRVSL_2" description="No update (same as the previous image)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CLVOBH" width="3" begin="2" end="0" resetval="0x0" description="Vertical Black clamp - Optical Black H valid (2)." range="" rwaccess="RW">
      <bitenum value="6" id="6" token="CLVOBH_6" description="Reserved"/>
      <bitenum value="1" id="1" token="CLVOBH_1" description="4 pixels wide (L=2)"/>
      <bitenum value="7" id="7" token="CLVOBH_7" description="Reserved"/>
      <bitenum value="0" id="0" token="CLVOBH_0" description="2 pixels wide (L=1)"/>
      <bitenum value="2" id="2" token="CLVOBH_2" description="8 pixels wide (L=3)"/>
      <bitenum value="4" id="4" token="CLVOBH_4" description="32 pixels wide (L=5)"/>
      <bitenum value="5" id="5" token="CLVOBH_5" description="64 pixels wide (L=6)"/>
      <bitenum value="3" id="3" token="CLVOBH_3" description="16 pixels wide (L=4)"/>
    </bitfield>
  </register>
  <register id="ISIF_CLVWIN1" acronym="ISIF_CLVWIN1" offset="0xCC" width="32" description="BLACK CLAMP CTRL REGISTER">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLVSH" width="13" begin="12" end="0" resetval="0x0000" description="Vertical black clamp. Window Start position (H). Range: 0 - 8191" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_CLVWIN2" acronym="ISIF_CLVWIN2" offset="0xD0" width="32" description="BLACK CLAMP CTRL REGISTER">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLVSV" width="13" begin="12" end="0" resetval="0x0000" description="Vertical black clamp. Window Start position (V). Range: 0 - 8191" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_CLVWIN3" acronym="ISIF_CLVWIN3" offset="0xD4" width="32" description="BLACK CLAMP CTRL REGISTER">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLVOBV" width="13" begin="12" end="0" resetval="0x0000" description="Vertical black clamp. Optical black V valid (V). Range: 0 - 8191" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_LSCHOFST" acronym="ISIF_LSCHOFST" offset="0xD8" width="32" description="2D Lens Shading Correction Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HOFST" width="14" begin="13" end="0" resetval="0x0000" description="H direction Data offset for Lens Shading Correction. Range: 0-16,383 Not valid if the Formatter is enabled." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_LSCVOFST" acronym="ISIF_LSCVOFST" offset="0xDC" width="32" description="2D Lens Shading Correction Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOFST" width="14" begin="13" end="0" resetval="0x0000" description="V direction Data offset for Lens Shading Correction. Range: 0-16,383" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_LSCHVAL" acronym="ISIF_LSCHVAL" offset="0xE0" width="32" description="2D Lens Shading Correction Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HVAL" width="14" begin="13" end="0" resetval="0x0000" description="Number of valid pixels in H direction. HVAL is for LSC. Number of valid pixels = HVAL+ 1" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_LSCVVAL" acronym="ISIF_LSCVVAL" offset="0xE4" width="32" description="2D Lens Shading Correction Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VVAL" width="14" begin="13" end="0" resetval="0x0000" description="Number of valid lines in V direction. VVAL is for LSC. Number of valid lines = VVAL+ 1" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_2DLSCCFG" acronym="ISIF_2DLSCCFG" offset="0xE8" width="32" description="2D Lens Shading Correction Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="GAIN_MODE_M" width="3" begin="14" end="12" resetval="0x6" description="Define the horizontal dimension of a paxel. Possible values are listed below." range="" rwaccess="RW">
      <bitenum value="6" id="6" token="GAIN_MODE_M_6" description="Paxel is 64 pixels tall (M=64)"/>
      <bitenum value="1" id="1" token="GAIN_MODE_M_1" description="Reserved"/>
      <bitenum value="7" id="7" token="GAIN_MODE_M_7" description="Paxel is 128 pixels tall (M=128)"/>
      <bitenum value="0" id="0" token="GAIN_MODE_M_0" description="Reserved"/>
      <bitenum value="2" id="2" token="GAIN_MODE_M_2" description="Reserved"/>
      <bitenum value="4" id="4" token="GAIN_MODE_M_4" description="Paxel is 16 pixels tall (M=16)"/>
      <bitenum value="5" id="5" token="GAIN_MODE_M_5" description="Paxel is 32 pixels tall (M=32)"/>
      <bitenum value="3" id="3" token="GAIN_MODE_M_3" description="Paxel is 8 pixels tall (M=8)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="GAIN_MODE_N" width="3" begin="10" end="8" resetval="0x6" description="Define the vertical dimension of a paxel. Possible values are listed below." range="" rwaccess="RW">
      <bitenum value="6" id="6" token="GAIN_MODE_N_6" description="Paxel is 64 pixels tall (N=64)"/>
      <bitenum value="1" id="1" token="GAIN_MODE_N_1" description="Reserved"/>
      <bitenum value="7" id="7" token="GAIN_MODE_N_7" description="Paxel is 128 pixels tall (N=128)"/>
      <bitenum value="0" id="0" token="GAIN_MODE_N_0" description="Reserved"/>
      <bitenum value="2" id="2" token="GAIN_MODE_N_2" description="Reserved"/>
      <bitenum value="4" id="4" token="GAIN_MODE_N_4" description="Paxel is 16 pixels tall (N=16)"/>
      <bitenum value="5" id="5" token="GAIN_MODE_N_5" description="Paxel is 32 pixels tall (N=32)"/>
      <bitenum value="3" id="3" token="GAIN_MODE_N_3" description="Paxel is 8 pixels tall (N=8)"/>
    </bitfield>
    <bitfield id="BUSY" width="1" begin="7" end="7" resetval="0" description="Busy bit" range="" rwaccess="R">
      <bitenum value="1" id="1" token="BUSY_1_r" description="Busy"/>
      <bitenum value="0" id="0" token="BUSY_0_r" description="Idle"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="6" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GAIN_FORMAT" width="3" begin="3" end="1" resetval="0x0" description="Sets gain table format" range="" rwaccess="RW">
      <bitenum value="6" id="6" token="GAIN_FORMAT_6" description="Coded as 3-bit integer, 5-bit fraction Range from 0 to 7+31/32"/>
      <bitenum value="1" id="1" token="GAIN_FORMAT_1" description="Coded as 8-bit fraction + 1.0 of base Range from 1 to 1+255/256"/>
      <bitenum value="7" id="7" token="GAIN_FORMAT_7" description="Coded as 3-bit integer, 5-bit fraction + 1.0 Range from 1 to 8+31/32"/>
      <bitenum value="0" id="0" token="GAIN_FORMAT_0" description="Coded as 8-bit fraction Range from 0 to 255/256"/>
      <bitenum value="2" id="2" token="GAIN_FORMAT_2" description="Coded as 1-bit integer, 7-bit fraction Range from 0 to 1+127/128"/>
      <bitenum value="4" id="4" token="GAIN_FORMAT_4" description="Coded as 2-bit integer, 6-bit fraction Range from 0 to 3+63/64"/>
      <bitenum value="5" id="5" token="GAIN_FORMAT_5" description="Coded as 2-bit integer, 6-bit fraction + 1.0 Range from 1 to 4+63/64"/>
      <bitenum value="3" id="3" token="GAIN_FORMAT_3" description="Coded as 1-bit integer, 7-bit fraction + 1.0 Range from 1 to 2+127/128"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="Enables/disables LSC" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="Disables the module at the end of the current frame."/>
      <bitenum value="1" id="1" token="ENABLE_1" description="Enables the module."/>
    </bitfield>
  </register>
  <register id="ISIF_2DLSCOFST" acronym="ISIF_2DLSCOFST" offset="0xEC" width="32" description="2D Lens Shading Correction Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="OFSTSF" width="8" begin="15" end="8" resetval="0x80" description="Scaling factor for Offsets (U8Q7) Range: 0 to 1+127/128" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="OFSTSFT" width="3" begin="6" end="4" resetval="0x0" description="Shift up value for Offsets (S8Q0)" range="" rwaccess="RW">
      <bitenum value="6" id="6" token="OFSTSFT_6" description="Reserved"/>
      <bitenum value="1" id="1" token="OFSTSFT_1" description="1bit left shift"/>
      <bitenum value="7" id="7" token="OFSTSFT_7" description="Reserved"/>
      <bitenum value="0" id="0" token="OFSTSFT_0" description="No shift"/>
      <bitenum value="2" id="2" token="OFSTSFT_2" description="2bits left shift"/>
      <bitenum value="4" id="4" token="OFSTSFT_4" description="4bits left shift"/>
      <bitenum value="5" id="5" token="OFSTSFT_5" description="5bits left shift"/>
      <bitenum value="3" id="3" token="OFSTSFT_3" description="3bits left shift"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OFSTEN" width="1" begin="0" end="0" resetval="0" description="Enables/disables Offset control in LSC" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OFSTEN_0" description="Disable"/>
      <bitenum value="1" id="1" token="OFSTEN_1" description="Enable"/>
    </bitfield>
  </register>
  <register id="ISIF_2DLSCINI" acronym="ISIF_2DLSCINI" offset="0xF0" width="32" description="2D Lens Shading Correction Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="Y" width="7" begin="14" end="8" resetval="0x00" description="Initial Y Y position, in pixels, of the first active pixel in reference to the first active paxel. Must be an even number." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="X" width="7" begin="6" end="0" resetval="0x00" description="Initial X X position, in pixels, of the first active pixel in reference to the first active paxel. Must be an even number." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_2DLSCGRBU" acronym="ISIF_2DLSCGRBU" offset="0xF4" width="32" description="2D Lens Shading Correction Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="BASE31_16" width="16" begin="15" end="0" resetval="0x0000" description="Gain Table address base (Upper 16-bits) Table address in bytes. Table is 32-bit aligned so this register must be a multiple of 4. This bit field sets the address of the gain table in memory." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_2DLSCGRBL" acronym="ISIF_2DLSCGRBL" offset="0xF8" width="32" description="2D Lens Shading Correction Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="BASE15_0" width="16" begin="15" end="0" resetval="0x0000" description="Gain Table address base (Lower 16-bits) Table address in bytes. Table is 32-bit aligned so this register must be a multiple of 4. This bit field sets the address of the gain table in memory." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_2DLSCGROF" acronym="ISIF_2DLSCGROF" offset="0xFC" width="32" description="2D Lens Shading Correction Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="OFFSET" width="16" begin="15" end="0" resetval="0x0000" description="Gain Table offset Defines the length, in bytes, of one row of the table. Table is 32-bit aligned, so this value must be a multiple of 4. Note that the row in memory could be longer than what LSC uses." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_2DLSCORBU" acronym="ISIF_2DLSCORBU" offset="0x100" width="32" description="2D Lens Shading Correction Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="BASE" width="16" begin="15" end="0" resetval="0x0000" description="Offset Table address base (Upper 16-bits) Table address in bytes. Table is 32-bit aligned so this register must be a multiple of 4. This bit field sets the address of the gain table in memory." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_2DLSCORBL" acronym="ISIF_2DLSCORBL" offset="0x104" width="32" description="2D Lens Shading Correction Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="BASE" width="16" begin="15" end="0" resetval="0x0000" description="Offset Table address base (Lower 16-bits) Table address in bytes. Table is 32-bit aligned so this register must be a multiple of 4. This bit field sets the address of the gain table in memory." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_2DLSCOROF" acronym="ISIF_2DLSCOROF" offset="0x108" width="32" description="2D Lens Shading Correction Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="OFFSET" width="16" begin="15" end="0" resetval="0x0000" description="Offset Table offset Defines the length, in bytes, of one row of the table. Table is 32-bit aligned, so this value must be a multiple of 4. Note that the row in memory could be longer than what LSC uses." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_2DLSCIRQEN" acronym="ISIF_2DLSCIRQEN" offset="0x10C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="SOF" width="1" begin="3" end="3" resetval="0" description="Interrupt status for LSC SOF Indicates the start of the LSC valid region. LSC configuration registers can be updated after LSC SOF for the next frame." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SOF_0" description="Interrupt is masked"/>
      <bitenum value="1" id="1" token="SOF_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="PREFETCH_COMPLETED" width="1" begin="2" end="2" resetval="0" description="Interrupt enable for Prefetch Complete Indicates current state of the prefetch buffer. Could be used to start sending the data once the buffer is full to minimize the risk of an underflow. This event is triggered when the buffer contains 3 full paxel rows." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_COMPLETED_0" description="Interrupt is masked"/>
      <bitenum value="1" id="1" token="PREFETCH_COMPLETED_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="PREFETCH_ERROR" width="1" begin="1" end="1" resetval="0" description="Interrupt enable for Prefetch Error The prefetch error indicates when the gain table was read to slowly from SDRAM. When this event is pending the module goes into transparent mode (output=input). Normal operation can be resumed at the start of the next frame after 1) clearing this event 2) disabling the LSC module 3) enabling it" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_ERROR_0" description="Interrupt is masked"/>
      <bitenum value="1" id="1" token="PREFETCH_ERROR_1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="DONE" width="1" begin="0" end="0" resetval="0" description="Interrupt enable for LSC Done The event is triggered when the internal state of LSC toggles from BUSY to IDLE." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DONE_0" description="Interrupt is masked"/>
      <bitenum value="1" id="1" token="DONE_1" description="Interrupt is enabled"/>
    </bitfield>
  </register>
  <register id="ISIF_2DLSCIRQST" acronym="ISIF_2DLSCIRQST" offset="0x110" width="32" description="2D Lens Shading Correction Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="SOF" width="1" begin="3" end="3" resetval="0" description="Interrupt status for LSC SOF Indicates the start of the LSC valid region. LSC configuration registers can be updated after LSC SOF for the next frame." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SOF_0" description="Event is not pending (r) Bit remains unchanged (w)"/>
      <bitenum value="1" id="1" token="SOF_1" description="Event is pending (r) Event is cleared (w)"/>
    </bitfield>
    <bitfield id="PREFETCH_COMPLETED" width="1" begin="2" end="2" resetval="0" description="Interrupt status for Prefetch Complete Indicates current state of the prefetch buffer. Could be used to start sending the data once the buffer is full to minimize the risk of an underflow. This event is triggered when the buffer contains 3 full paxel rows. It could be used to minimize buffer underflow risks." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_COMPLETED_0" description="Event is not pending (r) Bit remains unchanged (w)"/>
      <bitenum value="1" id="1" token="PREFETCH_COMPLETED_1" description="Event is pending (r) Event is cleared (w)"/>
    </bitfield>
    <bitfield id="PREFETCH_ERROR" width="1" begin="1" end="1" resetval="0" description="Interrupt status for Prefetch Error The prefetch error indicates when the gain table was read to slowly from SDRAM. When this event is pending the module goes into transparent mode (output=input). Normal operation can be resumed at the start of the next frame after 1) clearing this event 2) disabling the LSC module 3) enabling it" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_ERROR_0" description="Event is not pending (r) Bit remains unchanged (w)"/>
      <bitenum value="1" id="1" token="PREFETCH_ERROR_1" description="Event is pending (r) Event is cleared (w)"/>
    </bitfield>
    <bitfield id="DONE" width="1" begin="0" end="0" resetval="0" description="Interrupt status for LSC Done The event is triggered when the internal state of LSC toggles from BUSY to IDLE." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DONE_0" description="Event is not pending (r) Bit remains unchanged (w)"/>
      <bitenum value="1" id="1" token="DONE_1" description="Event is pending (r) Event is cleared (w)"/>
    </bitfield>
  </register>
  <register id="ISIF_FMTCFG" acronym="ISIF_FMTCFG" offset="0x114" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="FMTAINC" width="4" begin="11" end="8" resetval="0x0" description="Address increment Address increment = (FMTAINC + 1) Range (1-16) *This bit is latched by VD." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LNUM" width="2" begin="5" end="4" resetval="0x0" description="Split/Combine number of lines *This bit is latched by VD." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LNUM_0" description="1 output line"/>
      <bitenum value="1" id="1" token="LNUM_1" description="1 input line -&amp;gt; 2 output lines (FMTCBL=0) 2 input lines -&amp;gt; 1 output line (FMTCBL=1)"/>
      <bitenum value="3" id="3" token="LNUM_3" description="1 input line -&amp;gt; 4 output lines (FMTCBL=0) 4 input lines -&amp;gt; 1 output line (FMTCBL=1)"/>
      <bitenum value="2" id="2" token="LNUM_2" description="1 input line -&amp;gt; 3 output lines (FMTCBL=0) 3 input lines -&amp;gt; 1 output line (FMTCBL=1)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="LNALT" width="1" begin="2" end="2" resetval="0" description="Line alternating *This bit is latched by VD." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LNALT_0" description="Normal mode"/>
      <bitenum value="1" id="1" token="LNALT_1" description="Line alternative mode"/>
    </bitfield>
    <bitfield id="FMTCBL" width="1" begin="1" end="1" resetval="0" description="Combine Input lines *This bit is latched by VD." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FMTCBL_0" description="Split 1 input line into multiple output lines"/>
      <bitenum value="1" id="1" token="FMTCBL_1" description="Combine multiple input lines into 1 output line"/>
    </bitfield>
    <bitfield id="FMTEN" width="1" begin="0" end="0" resetval="0" description="CCD Formatter enable *This bit is latched by VD." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FMTEN_0" description="Disable"/>
      <bitenum value="1" id="1" token="FMTEN_1" description="Enable"/>
    </bitfield>
  </register>
  <register id="ISIF_FMTPLEN" acronym="ISIF_FMTPLEN" offset="0x118" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="FMTPLEN3" width="3" begin="14" end="12" resetval="0x0" description="Number of program entries for SET3 Number of entries = (FMTPLEN3 + 1) Range: 1-8 Valid only if FMTCBL is set *This bit is latched by VD." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="FMTPLEN2" width="3" begin="10" end="8" resetval="0x0" description="Number of program entries for SET2 Number of entries = (FMTPLEN2 + 1) Range: 1-8 Valid only if FMTCBL is set *This bit is latched by VD." range="" rwaccess="RW"/>
    <bitfield id="FMTPLEN1" width="4" begin="7" end="4" resetval="0x0" description="Number of program entries for SET1 Number of entries = (FMTPLEN1 + 1) Range: 1-16 (FMTCBL = 0) 1-8 (FMTCBL = 1) Setting a value greater than 7 to FMTPLEN1 is not allowed if FMTCBL is set *This bit is latched by VD." range="" rwaccess="RW"/>
    <bitfield id="FMTPLEN0" width="4" begin="3" end="0" resetval="0x0" description="Number of program entries for SET0 Number of entries = (PLEN0 + 1) Range: 1-16 (FMTCBL = 0) 1-8 (FMTCBL = 1) Setting a value greater than 7 to FMTPLEN1 is not allowed if FMTCBL is set *This bit is latched by VD." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_FMTSPH" acronym="ISIF_FMTSPH" offset="0x11C" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="FMTSPH" width="13" begin="12" end="0" resetval="0x0000" description="The first pixel in a line fed into the formatter" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_FMTLNH" acronym="ISIF_FMTLNH" offset="0x120" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="FMTLNH" width="13" begin="12" end="0" resetval="0x0000" description="Number of pixels in a line fed to the formatter. Number of pixels = FMTLNH + 1" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_FMTLSV" acronym="ISIF_FMTLSV" offset="0x124" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="FMTSLV" width="13" begin="12" end="0" resetval="0x0000" description="Start line vertical" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_FMTLNV" acronym="ISIF_FMTLNV" offset="0x128" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="FMTLNV" width="15" begin="14" end="0" resetval="0x0000" description="Number of lines in vertical Number of lines = FMTLNV + 1" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_FMTRLEN" acronym="ISIF_FMTRLEN" offset="0x12C" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="FMTRLEN" width="13" begin="12" end="0" resetval="0x0000" description="Number of pixels in an output line Maximum value = 4480" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_FMTHCNT" acronym="ISIF_FMTHCNT" offset="0x130" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="FMTHCNT" width="13" begin="12" end="0" resetval="0x0000" description="HD interval for output lines Set all 0 to this register if combining multiple lines into a single line" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_FMTAPTR0" acronym="ISIF_FMTAPTR0" offset="0x134" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="LINE" width="2" begin="14" end="13" resetval="0x0" description="The output line the address belongs to Valid only if FMTCBL is cleared" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LINE_0" description="1st line"/>
      <bitenum value="1" id="1" token="LINE_1" description="2nd line"/>
      <bitenum value="3" id="3" token="LINE_3" description="4th line"/>
      <bitenum value="2" id="2" token="LINE_2" description="3rd line"/>
    </bitfield>
    <bitfield id="INIT" width="13" begin="12" end="0" resetval="0x0000" description="Initial address value for address pointer 0 This address can not exceed FMTRLEN - 1" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_FMTAPTR1" acronym="ISIF_FMTAPTR1" offset="0x138" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="LINE" width="2" begin="14" end="13" resetval="0x0" description="The output line the address belongs to Valid only if FMTCBL is cleared" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LINE_0" description="1st line"/>
      <bitenum value="1" id="1" token="LINE_1" description="2nd line"/>
      <bitenum value="3" id="3" token="LINE_3" description="4th line"/>
      <bitenum value="2" id="2" token="LINE_2" description="3rd line"/>
    </bitfield>
    <bitfield id="INIT" width="13" begin="12" end="0" resetval="0x0000" description="Initial address value for address pointer 1 This address can not exceed FMTRLEN - 1" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_FMTAPTR2" acronym="ISIF_FMTAPTR2" offset="0x13C" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="LINE" width="2" begin="14" end="13" resetval="0x0" description="The output line the address belongs to Valid only if FMTCBL is cleared" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LINE_0" description="1st line"/>
      <bitenum value="1" id="1" token="LINE_1" description="2nd line"/>
      <bitenum value="3" id="3" token="LINE_3" description="4th line"/>
      <bitenum value="2" id="2" token="LINE_2" description="3rd line"/>
    </bitfield>
    <bitfield id="INIT" width="13" begin="12" end="0" resetval="0x0000" description="Initial address value for address pointer 2 This address can not exceed FMTRLEN - 1" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_FMTAPTR3" acronym="ISIF_FMTAPTR3" offset="0x140" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="LINE" width="2" begin="14" end="13" resetval="0x0" description="The output line the address belongs to Valid only if FMTCBL is cleared" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LINE_0" description="1st line"/>
      <bitenum value="1" id="1" token="LINE_1" description="2nd line"/>
      <bitenum value="3" id="3" token="LINE_3" description="4th line"/>
      <bitenum value="2" id="2" token="LINE_2" description="3rd line"/>
    </bitfield>
    <bitfield id="INIT" width="13" begin="12" end="0" resetval="0x0000" description="Initial address value for address pointer 3 This address can not exceed FMTRLEN - 1" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_FMTAPTR4" acronym="ISIF_FMTAPTR4" offset="0x144" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="LINE" width="2" begin="14" end="13" resetval="0x0" description="The output line the address belongs to Valid only if FMTCBL is cleared" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LINE_0" description="1st line"/>
      <bitenum value="1" id="1" token="LINE_1" description="2nd line"/>
      <bitenum value="3" id="3" token="LINE_3" description="4th line"/>
      <bitenum value="2" id="2" token="LINE_2" description="3rd line"/>
    </bitfield>
    <bitfield id="INIT" width="13" begin="12" end="0" resetval="0x0000" description="Initial address value for address pointer 4 This address can not exceed FMTRLEN - 1" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_FMTAPTR5" acronym="ISIF_FMTAPTR5" offset="0x148" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="LINE" width="2" begin="14" end="13" resetval="0x0" description="The output line the address belongs to Valid only if FMTCBL is cleared" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LINE_0" description="1st line"/>
      <bitenum value="1" id="1" token="LINE_1" description="2nd line"/>
      <bitenum value="3" id="3" token="LINE_3" description="4th line"/>
      <bitenum value="2" id="2" token="LINE_2" description="3rd line"/>
    </bitfield>
    <bitfield id="INIT" width="13" begin="12" end="0" resetval="0x0000" description="Initial address value for address pointer 5 This address can not exceed FMTRLEN - 1" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_FMTAPTR6" acronym="ISIF_FMTAPTR6" offset="0x14C" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="LINE" width="2" begin="14" end="13" resetval="0x0" description="The output line the address belongs to Valid only if FMTCBL is cleared" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LINE_0" description="1st line"/>
      <bitenum value="1" id="1" token="LINE_1" description="2nd line"/>
      <bitenum value="3" id="3" token="LINE_3" description="4th line"/>
      <bitenum value="2" id="2" token="LINE_2" description="3rd line"/>
    </bitfield>
    <bitfield id="INIT" width="13" begin="12" end="0" resetval="0x0000" description="Initial address value for address pointer 6 This address can not exceed FMTRLEN - 1" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_FMTAPTR7" acronym="ISIF_FMTAPTR7" offset="0x150" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="LINE" width="2" begin="14" end="13" resetval="0x0" description="The output line the address belongs to Valid only if FMTCBL is cleared" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LINE_0" description="1st line"/>
      <bitenum value="1" id="1" token="LINE_1" description="2nd line"/>
      <bitenum value="3" id="3" token="LINE_3" description="4th line"/>
      <bitenum value="2" id="2" token="LINE_2" description="3rd line"/>
    </bitfield>
    <bitfield id="INIT" width="13" begin="12" end="0" resetval="0x0000" description="Initial address value for address pointer 7 This address can not exceed FMTRLEN - 1" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_FMTAPTR8" acronym="ISIF_FMTAPTR8" offset="0x154" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="LINE" width="2" begin="14" end="13" resetval="0x0" description="The output line the address belongs to Valid only if FMTCBL is cleared" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LINE_0" description="1st line"/>
      <bitenum value="1" id="1" token="LINE_1" description="2nd line"/>
      <bitenum value="3" id="3" token="LINE_3" description="4th line"/>
      <bitenum value="2" id="2" token="LINE_2" description="3rd line"/>
    </bitfield>
    <bitfield id="INIT" width="13" begin="12" end="0" resetval="0x0000" description="Initial address value for address pointer 8 This address can not exceed FMTRLEN - 1" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_FMTAPTR9" acronym="ISIF_FMTAPTR9" offset="0x158" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="LINE" width="2" begin="14" end="13" resetval="0x0" description="The output line the address belongs to Valid only if FMTCBL is cleared" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LINE_0" description="1st line"/>
      <bitenum value="1" id="1" token="LINE_1" description="2nd line"/>
      <bitenum value="3" id="3" token="LINE_3" description="4th line"/>
      <bitenum value="2" id="2" token="LINE_2" description="3rd line"/>
    </bitfield>
    <bitfield id="INIT" width="13" begin="12" end="0" resetval="0x0000" description="Initial address value for address pointer 9 This address can not exceed FMTRLEN - 1" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_FMTAPTR10" acronym="ISIF_FMTAPTR10" offset="0x15C" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="LINE" width="2" begin="14" end="13" resetval="0x0" description="The output line the address belongs to Valid only if FMTCBL is cleared" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LINE_0" description="1st line"/>
      <bitenum value="1" id="1" token="LINE_1" description="2nd line"/>
      <bitenum value="3" id="3" token="LINE_3" description="4th line"/>
      <bitenum value="2" id="2" token="LINE_2" description="3rd line"/>
    </bitfield>
    <bitfield id="INIT" width="13" begin="12" end="0" resetval="0x0000" description="Initial address value for address pointer 10 This address can not exceed FMTRLEN - 1" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_FMTAPTR11" acronym="ISIF_FMTAPTR11" offset="0x160" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="LINE" width="2" begin="14" end="13" resetval="0x0" description="The output line the address belongs to Valid only if FMTCBL is cleared" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LINE_0" description="1st line"/>
      <bitenum value="1" id="1" token="LINE_1" description="2nd line"/>
      <bitenum value="3" id="3" token="LINE_3" description="4th line"/>
      <bitenum value="2" id="2" token="LINE_2" description="3rd line"/>
    </bitfield>
    <bitfield id="INIT" width="13" begin="12" end="0" resetval="0x0000" description="Initial address value for address pointer 11 This address can not exceed FMTRLEN - 1" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_FMTAPTR12" acronym="ISIF_FMTAPTR12" offset="0x164" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="LINE" width="2" begin="14" end="13" resetval="0x0" description="The output line the address belongs to Valid only if FMTCBL is cleared" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LINE_0" description="1st line"/>
      <bitenum value="1" id="1" token="LINE_1" description="2nd line"/>
      <bitenum value="3" id="3" token="LINE_3" description="4th line"/>
      <bitenum value="2" id="2" token="LINE_2" description="3rd line"/>
    </bitfield>
    <bitfield id="INIT" width="13" begin="12" end="0" resetval="0x0000" description="Initial address value for address pointer 12 This address can not exceed FMTRLEN - 1" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_FMTAPTR13" acronym="ISIF_FMTAPTR13" offset="0x168" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="LINE" width="2" begin="14" end="13" resetval="0x0" description="The output line the address belongs to Valid only if FMTCBL is cleared" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LINE_0" description="1st line"/>
      <bitenum value="1" id="1" token="LINE_1" description="2nd line"/>
      <bitenum value="3" id="3" token="LINE_3" description="4th line"/>
      <bitenum value="2" id="2" token="LINE_2" description="3rd line"/>
    </bitfield>
    <bitfield id="INIT" width="13" begin="12" end="0" resetval="0x0000" description="Initial address value for address pointer 13 This address can not exceed FMTRLEN - 1" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_FMTAPTR14" acronym="ISIF_FMTAPTR14" offset="0x16C" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="LINE" width="2" begin="14" end="13" resetval="0x0" description="The output line the address belongs to Valid only if FMTCBL is cleared" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LINE_0" description="1st line"/>
      <bitenum value="1" id="1" token="LINE_1" description="2nd line"/>
      <bitenum value="3" id="3" token="LINE_3" description="4th line"/>
      <bitenum value="2" id="2" token="LINE_2" description="3rd line"/>
    </bitfield>
    <bitfield id="INIT" width="13" begin="12" end="0" resetval="0x0000" description="Initial address value for address pointer 14 This address can not exceed FMTRLEN - 1" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_FMTAPTR15" acronym="ISIF_FMTAPTR15" offset="0x170" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="LINE" width="2" begin="14" end="13" resetval="0x0" description="The output line the address belongs to Valid only if FMTCBL is cleared" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LINE_0" description="1st line"/>
      <bitenum value="1" id="1" token="LINE_1" description="2nd line"/>
      <bitenum value="3" id="3" token="LINE_3" description="4th line"/>
      <bitenum value="2" id="2" token="LINE_2" description="3rd line"/>
    </bitfield>
    <bitfield id="INIT" width="13" begin="12" end="0" resetval="0x0000" description="Initial address value for address pointer 15 This address can not exceed FMTRLEN - 1" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_FMTPGMVF0" acronym="ISIF_FMTPGMVF0" offset="0x174" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="PGM15EN" width="1" begin="15" end="15" resetval="0" description="Program 15 Valid Flag" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM15EN_0" description="Skip this pixel"/>
      <bitenum value="1" id="1" token="PGM15EN_1" description="This pixel is valid"/>
    </bitfield>
    <bitfield id="PGM14EN" width="1" begin="14" end="14" resetval="0" description="Program 14 Valid Flag" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM14EN_0" description="Skip this pixel"/>
      <bitenum value="1" id="1" token="PGM14EN_1" description="This pixel is valid"/>
    </bitfield>
    <bitfield id="PGM13EN" width="1" begin="13" end="13" resetval="0" description="Program 13 Valid Flag" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM13EN_0" description="Skip this pixel"/>
      <bitenum value="1" id="1" token="PGM13EN_1" description="This pixel is valid"/>
    </bitfield>
    <bitfield id="PGM12EN" width="1" begin="12" end="12" resetval="0" description="Program 12 Valid Flag" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM12EN_0" description="Skip this pixel"/>
      <bitenum value="1" id="1" token="PGM12EN_1" description="This pixel is valid"/>
    </bitfield>
    <bitfield id="PGM11EN" width="1" begin="11" end="11" resetval="0" description="Program 11 Valid Flag" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM11EN_0" description="Skip this pixel"/>
      <bitenum value="1" id="1" token="PGM11EN_1" description="This pixel is valid"/>
    </bitfield>
    <bitfield id="PGM10EN" width="1" begin="10" end="10" resetval="0" description="Program 10 Valid Flag" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM10EN_0" description="Skip this pixel"/>
      <bitenum value="1" id="1" token="PGM10EN_1" description="This pixel is valid"/>
    </bitfield>
    <bitfield id="PGM09EN" width="1" begin="9" end="9" resetval="0" description="Program 9 Valid Flag" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM09EN_0" description="Skip this pixel"/>
      <bitenum value="1" id="1" token="PGM09EN_1" description="This pixel is valid"/>
    </bitfield>
    <bitfield id="PGM08EN" width="1" begin="8" end="8" resetval="0" description="Program 8 Valid Flag" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM08EN_0" description="Skip this pixel"/>
      <bitenum value="1" id="1" token="PGM08EN_1" description="This pixel is valid"/>
    </bitfield>
    <bitfield id="PGM07EN" width="1" begin="7" end="7" resetval="0" description="Program 7 Valid Flag" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM07EN_0" description="Skip this pixel"/>
      <bitenum value="1" id="1" token="PGM07EN_1" description="This pixel is valid"/>
    </bitfield>
    <bitfield id="PGM06EN" width="1" begin="6" end="6" resetval="0" description="Program 6 Valid Flag" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM06EN_0" description="Skip this pixel"/>
      <bitenum value="1" id="1" token="PGM06EN_1" description="This pixel is valid"/>
    </bitfield>
    <bitfield id="PGM05EN" width="1" begin="5" end="5" resetval="0" description="Program 5 Valid Flag" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM05EN_0" description="Skip this pixel"/>
      <bitenum value="1" id="1" token="PGM05EN_1" description="This pixel is valid"/>
    </bitfield>
    <bitfield id="PGM04EN" width="1" begin="4" end="4" resetval="0" description="Program 4 Valid Flag" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM04EN_0" description="Skip this pixel"/>
      <bitenum value="1" id="1" token="PGM04EN_1" description="This pixel is valid"/>
    </bitfield>
    <bitfield id="PGM03EN" width="1" begin="3" end="3" resetval="0" description="Program 3 Valid Flag" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM03EN_0" description="Skip this pixel"/>
      <bitenum value="1" id="1" token="PGM03EN_1" description="This pixel is valid"/>
    </bitfield>
    <bitfield id="PGM02EN" width="1" begin="2" end="2" resetval="0" description="Program 2 Valid Flag" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM02EN_0" description="Skip this pixel"/>
      <bitenum value="1" id="1" token="PGM02EN_1" description="This pixel is valid"/>
    </bitfield>
    <bitfield id="PGM01EN" width="1" begin="1" end="1" resetval="0" description="Program 1 Valid Flag" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM01EN_0" description="Skip this pixel"/>
      <bitenum value="1" id="1" token="PGM01EN_1" description="This pixel is valid"/>
    </bitfield>
    <bitfield id="PGM00EN" width="1" begin="0" end="0" resetval="0" description="Program 0 Valid Flag" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM00EN_0" description="Skip this pixel"/>
      <bitenum value="1" id="1" token="PGM00EN_1" description="This pixel is valid"/>
    </bitfield>
  </register>
  <register id="ISIF_FMTPGMVF1" acronym="ISIF_FMTPGMVF1" offset="0x178" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="PGM31EN" width="1" begin="15" end="15" resetval="0" description="Program 31 Valid Flag" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM31EN_0" description="Skip this pixel"/>
      <bitenum value="1" id="1" token="PGM31EN_1" description="This pixel is valid"/>
    </bitfield>
    <bitfield id="PGM30EN" width="1" begin="14" end="14" resetval="0" description="Program 30 Valid Flag" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM30EN_0" description="Skip this pixel"/>
      <bitenum value="1" id="1" token="PGM30EN_1" description="This pixel is valid"/>
    </bitfield>
    <bitfield id="PGM29EN" width="1" begin="13" end="13" resetval="0" description="Program 29 Valid Flag" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM29EN_0" description="Skip this pixel"/>
      <bitenum value="1" id="1" token="PGM29EN_1" description="This pixel is valid"/>
    </bitfield>
    <bitfield id="PGM28EN" width="1" begin="12" end="12" resetval="0" description="Program 28 Valid Flag" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM28EN_0" description="Skip this pixel"/>
      <bitenum value="1" id="1" token="PGM28EN_1" description="This pixel is valid"/>
    </bitfield>
    <bitfield id="PGM27EN" width="1" begin="11" end="11" resetval="0" description="Program 27 Valid Flag" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM27EN_0" description="Skip this pixel"/>
      <bitenum value="1" id="1" token="PGM27EN_1" description="This pixel is valid"/>
    </bitfield>
    <bitfield id="PGM26EN" width="1" begin="10" end="10" resetval="0" description="Program 26 Valid Flag" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM26EN_0" description="Skip this pixel"/>
      <bitenum value="1" id="1" token="PGM26EN_1" description="This pixel is valid"/>
    </bitfield>
    <bitfield id="PGM25EN" width="1" begin="9" end="9" resetval="0" description="Program 25 Valid Flag" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM25EN_0" description="Skip this pixel"/>
      <bitenum value="1" id="1" token="PGM25EN_1" description="This pixel is valid"/>
    </bitfield>
    <bitfield id="PGM24EN" width="1" begin="8" end="8" resetval="0" description="Program 24 Valid Flag" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM24EN_0" description="Skip this pixel"/>
      <bitenum value="1" id="1" token="PGM24EN_1" description="This pixel is valid"/>
    </bitfield>
    <bitfield id="PGM23EN" width="1" begin="7" end="7" resetval="0" description="Program 23 Valid Flag" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM23EN_0" description="Skip this pixel"/>
      <bitenum value="1" id="1" token="PGM23EN_1" description="This pixel is valid"/>
    </bitfield>
    <bitfield id="PGM22EN" width="1" begin="6" end="6" resetval="0" description="Program 22 Valid Flag" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM22EN_0" description="Skip this pixel"/>
      <bitenum value="1" id="1" token="PGM22EN_1" description="This pixel is valid"/>
    </bitfield>
    <bitfield id="PGM21EN" width="1" begin="5" end="5" resetval="0" description="Program 21 Valid Flag" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM21EN_0" description="Skip this pixel"/>
      <bitenum value="1" id="1" token="PGM21EN_1" description="This pixel is valid"/>
    </bitfield>
    <bitfield id="PGM20EN" width="1" begin="4" end="4" resetval="0" description="Program 20 Valid Flag" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM20EN_0" description="Skip this pixel"/>
      <bitenum value="1" id="1" token="PGM20EN_1" description="This pixel is valid"/>
    </bitfield>
    <bitfield id="PGM19EN" width="1" begin="3" end="3" resetval="0" description="Program 19 Valid Flag" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM19EN_0" description="Skip this pixel"/>
      <bitenum value="1" id="1" token="PGM19EN_1" description="This pixel is valid"/>
    </bitfield>
    <bitfield id="PGM18EN" width="1" begin="2" end="2" resetval="0" description="Program 18 Valid Flag" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM18EN_0" description="Skip this pixel"/>
      <bitenum value="1" id="1" token="PGM18EN_1" description="This pixel is valid"/>
    </bitfield>
    <bitfield id="PGM17EN" width="1" begin="1" end="1" resetval="0" description="Program 17 Valid Flag" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM17EN_0" description="Skip this pixel"/>
      <bitenum value="1" id="1" token="PGM17EN_1" description="This pixel is valid"/>
    </bitfield>
    <bitfield id="PGM16EN" width="1" begin="0" end="0" resetval="0" description="Program 16 Valid Flag" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM16EN_0" description="Skip this pixel"/>
      <bitenum value="1" id="1" token="PGM16EN_1" description="This pixel is valid"/>
    </bitfield>
  </register>
  <register id="ISIF_FMTPGMAPU0" acronym="ISIF_FMTPGMAPU0" offset="0x17C" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="PGM15UPDT" width="1" begin="15" end="15" resetval="0" description="Program 15 Address Pointer Update" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM15UPDT_0" description="APTR* + N (Auto increment)"/>
      <bitenum value="1" id="1" token="PGM15UPDT_1" description="APTR* - N (Auto decrement)"/>
    </bitfield>
    <bitfield id="PGM14UPDT" width="1" begin="14" end="14" resetval="0" description="Program 14 Address Pointer Update" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM14UPDT_0" description="APTR* + N (Auto increment)"/>
      <bitenum value="1" id="1" token="PGM14UPDT_1" description="APTR* - N (Auto decrement)"/>
    </bitfield>
    <bitfield id="PGM13UPDT" width="1" begin="13" end="13" resetval="0" description="Program 13 Address Pointer Update" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM13UPDT_0" description="APTR* + N (Auto increment)"/>
      <bitenum value="1" id="1" token="PGM13UPDT_1" description="APTR* - N (Auto decrement)"/>
    </bitfield>
    <bitfield id="PGM12UPDT" width="1" begin="12" end="12" resetval="0" description="Program 12 Address Pointer Update" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM12UPDT_0" description="APTR* + N (Auto increment)"/>
      <bitenum value="1" id="1" token="PGM12UPDT_1" description="APTR* - N (Auto decrement)"/>
    </bitfield>
    <bitfield id="PGM11UPDT" width="1" begin="11" end="11" resetval="0" description="Program 11 Address Pointer Update" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM11UPDT_0" description="APTR* + N (Auto increment)"/>
      <bitenum value="1" id="1" token="PGM11UPDT_1" description="APTR* - N (Auto decrement)"/>
    </bitfield>
    <bitfield id="PGM10UPDT" width="1" begin="10" end="10" resetval="0" description="Program 10 Address Pointer Update" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM10UPDT_0" description="APTR* + N (Auto increment)"/>
      <bitenum value="1" id="1" token="PGM10UPDT_1" description="APTR* - N (Auto decrement)"/>
    </bitfield>
    <bitfield id="PGM9UPDT" width="1" begin="9" end="9" resetval="0" description="Program 9 Address Pointer Update" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM9UPDT_0" description="APTR* + N (Auto increment)"/>
      <bitenum value="1" id="1" token="PGM9UPDT_1" description="APTR* - N (Auto decrement)"/>
    </bitfield>
    <bitfield id="PGM8UPDT" width="1" begin="8" end="8" resetval="0" description="Program 8 Address Pointer Update" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM8UPDT_0" description="APTR* + N (Auto increment)"/>
      <bitenum value="1" id="1" token="PGM8UPDT_1" description="APTR* - N (Auto decrement)"/>
    </bitfield>
    <bitfield id="PGM7UPDT" width="1" begin="7" end="7" resetval="0" description="Program 7 Address Pointer Update" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM7UPDT_0" description="APTR* + N (Auto increment)"/>
      <bitenum value="1" id="1" token="PGM7UPDT_1" description="APTR* - N (Auto decrement)"/>
    </bitfield>
    <bitfield id="PGM6UPDT" width="1" begin="6" end="6" resetval="0" description="Program 6 Address Pointer Update" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM6UPDT_0" description="APTR* + N (Auto increment)"/>
      <bitenum value="1" id="1" token="PGM6UPDT_1" description="APTR* - N (Auto decrement)"/>
    </bitfield>
    <bitfield id="PGM5UPDT" width="1" begin="5" end="5" resetval="0" description="Program 5 Address Pointer Update" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM5UPDT_0" description="APTR* + N (Auto increment)"/>
      <bitenum value="1" id="1" token="PGM5UPDT_1" description="APTR* - N (Auto decrement)"/>
    </bitfield>
    <bitfield id="PGM4UPDT" width="1" begin="4" end="4" resetval="0" description="Program 4 Address Pointer Update" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM4UPDT_0" description="APTR* + N (Auto increment)"/>
      <bitenum value="1" id="1" token="PGM4UPDT_1" description="APTR* - N (Auto decrement)"/>
    </bitfield>
    <bitfield id="PGM3UPDT" width="1" begin="3" end="3" resetval="0" description="Program 3 Address Pointer Update" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM3UPDT_0" description="APTR* + N (Auto increment)"/>
      <bitenum value="1" id="1" token="PGM3UPDT_1" description="APTR* - N (Auto decrement)"/>
    </bitfield>
    <bitfield id="PGM2UPDT" width="1" begin="2" end="2" resetval="0" description="Program 2 Address Pointer Update" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM2UPDT_0" description="APTR* + N (Auto increment)"/>
      <bitenum value="1" id="1" token="PGM2UPDT_1" description="APTR* - N (Auto decrement)"/>
    </bitfield>
    <bitfield id="PGM1UPDT" width="1" begin="1" end="1" resetval="0" description="Program 1 Address Pointer Update" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM1UPDT_0" description="APTR* + N (Auto increment)"/>
      <bitenum value="1" id="1" token="PGM1UPDT_1" description="APTR* - N (Auto decrement)"/>
    </bitfield>
    <bitfield id="PGM0UPDT" width="1" begin="0" end="0" resetval="0" description="Program 0 Address Pointer Update" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM0UPDT_0" description="APTR* + N (Auto increment)"/>
      <bitenum value="1" id="1" token="PGM0UPDT_1" description="APTR* - N (Auto decrement)"/>
    </bitfield>
  </register>
  <register id="ISIF_FMTPGMAPU1" acronym="ISIF_FMTPGMAPU1" offset="0x180" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="PGM31UPDT" width="1" begin="15" end="15" resetval="0" description="Program 31 Address Pointer Update" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM31UPDT_0" description="APTR* + N (Auto increment)"/>
      <bitenum value="1" id="1" token="PGM31UPDT_1" description="APTR* - N (Auto decrement)"/>
    </bitfield>
    <bitfield id="PGM30UPDT" width="1" begin="14" end="14" resetval="0" description="Program 30 Address Pointer Update" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM30UPDT_0" description="APTR* + N (Auto increment)"/>
      <bitenum value="1" id="1" token="PGM30UPDT_1" description="APTR* - N (Auto decrement)"/>
    </bitfield>
    <bitfield id="PGM29UPDT" width="1" begin="13" end="13" resetval="0" description="Program 29 Address Pointer Update" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM29UPDT_0" description="APTR* + N (Auto increment)"/>
      <bitenum value="1" id="1" token="PGM29UPDT_1" description="APTR* - N (Auto decrement)"/>
    </bitfield>
    <bitfield id="PGM28UPDT" width="1" begin="12" end="12" resetval="0" description="Program 28 Address Pointer Update" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM28UPDT_0" description="APTR* + N (Auto increment)"/>
      <bitenum value="1" id="1" token="PGM28UPDT_1" description="APTR* - N (Auto decrement)"/>
    </bitfield>
    <bitfield id="PGM27UPDT" width="1" begin="11" end="11" resetval="0" description="Program 27 Address Pointer Update" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM27UPDT_0" description="APTR* + N (Auto increment)"/>
      <bitenum value="1" id="1" token="PGM27UPDT_1" description="APTR* - N (Auto decrement)"/>
    </bitfield>
    <bitfield id="PGM26UPDT" width="1" begin="10" end="10" resetval="0" description="Program 26 Address Pointer Update" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM26UPDT_0" description="APTR* + N (Auto increment)"/>
      <bitenum value="1" id="1" token="PGM26UPDT_1" description="APTR* - N (Auto decrement)"/>
    </bitfield>
    <bitfield id="PGM25UPDT" width="1" begin="9" end="9" resetval="0" description="Program 25 Address Pointer Update" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM25UPDT_0" description="APTR* + N (Auto increment)"/>
      <bitenum value="1" id="1" token="PGM25UPDT_1" description="APTR* - N (Auto decrement)"/>
    </bitfield>
    <bitfield id="PGM24UPDT" width="1" begin="8" end="8" resetval="0" description="Program 24 Address Pointer Update" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM24UPDT_0" description="APTR* + N (Auto increment)"/>
      <bitenum value="1" id="1" token="PGM24UPDT_1" description="APTR* - N (Auto decrement)"/>
    </bitfield>
    <bitfield id="PGM23UPDT" width="1" begin="7" end="7" resetval="0" description="Program 23 Address Pointer Update" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM23UPDT_0" description="APTR* + N (Auto increment)"/>
      <bitenum value="1" id="1" token="PGM23UPDT_1" description="APTR* - N (Auto decrement)"/>
    </bitfield>
    <bitfield id="PGM22UPDT" width="1" begin="6" end="6" resetval="0" description="Program 22 Address Pointer Update" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM22UPDT_0" description="APTR* + N (Auto increment)"/>
      <bitenum value="1" id="1" token="PGM22UPDT_1" description="APTR* - N (Auto decrement)"/>
    </bitfield>
    <bitfield id="PGM21UPDT" width="1" begin="5" end="5" resetval="0" description="Program 21 Address Pointer Update" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM21UPDT_0" description="APTR* + N (Auto increment)"/>
      <bitenum value="1" id="1" token="PGM21UPDT_1" description="APTR* - N (Auto decrement)"/>
    </bitfield>
    <bitfield id="PGM20UPDT" width="1" begin="4" end="4" resetval="0" description="Program 20 Address Pointer Update" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM20UPDT_0" description="APTR* + N (Auto increment)"/>
      <bitenum value="1" id="1" token="PGM20UPDT_1" description="APTR* - N (Auto decrement)"/>
    </bitfield>
    <bitfield id="PGM19UPDT" width="1" begin="3" end="3" resetval="0" description="Program 19 Address Pointer Update" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM19UPDT_0" description="APTR* + N (Auto increment)"/>
      <bitenum value="1" id="1" token="PGM19UPDT_1" description="APTR* - N (Auto decrement)"/>
    </bitfield>
    <bitfield id="PGM18UPDT" width="1" begin="2" end="2" resetval="0" description="Program 18 Address Pointer Update" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM18UPDT_0" description="APTR* + N (Auto increment)"/>
      <bitenum value="1" id="1" token="PGM18UPDT_1" description="APTR* - N (Auto decrement)"/>
    </bitfield>
    <bitfield id="PGM17UPDT" width="1" begin="1" end="1" resetval="0" description="Program 17 Address Pointer Update" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM17UPDT_0" description="APTR* + N (Auto increment)"/>
      <bitenum value="1" id="1" token="PGM17UPDT_1" description="APTR* - N (Auto decrement)"/>
    </bitfield>
    <bitfield id="PGM16UPDT" width="1" begin="0" end="0" resetval="0" description="Program 16 Address Pointer Update" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PGM16UPDT_0" description="APTR* + N (Auto increment)"/>
      <bitenum value="1" id="1" token="PGM16UPDT_1" description="APTR* - N (Auto decrement)"/>
    </bitfield>
  </register>
  <register id="ISIF_FMTPGMAPS0" acronym="ISIF_FMTPGMAPS0" offset="0x184" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="PGM3APTR" width="4" begin="15" end="12" resetval="0x0" description="Program 3 Address Pointer Select n: APTRn n:0-15 (APTR0 - APR15)" range="" rwaccess="RW"/>
    <bitfield id="PGM2APTR" width="4" begin="11" end="8" resetval="0x0" description="Program 2 Address Pointer Select n: APTRn n:0-15 (APTR0 - APR15)" range="" rwaccess="RW"/>
    <bitfield id="PGM1APTR" width="4" begin="7" end="4" resetval="0x0" description="Program 1 Address Pointer Select n: APTRn n:0-15 (APTR0 - APR15)" range="" rwaccess="RW"/>
    <bitfield id="PGM0APTR" width="4" begin="3" end="0" resetval="0x0" description="Program 0 Address Pointer Select n: APTRn n:0-15 (APTR0 - APR15)" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_FMTPGMAPS1" acronym="ISIF_FMTPGMAPS1" offset="0x188" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="PGM7APTR" width="4" begin="15" end="12" resetval="0x0" description="Program 7 Address Pointer Select n: APTRn n:0-15 (APTR0 - APR15)" range="" rwaccess="RW"/>
    <bitfield id="PGM6APTR" width="4" begin="11" end="8" resetval="0x0" description="Program 6 Address Pointer Select n: APTRn n:0-15 (APTR0 - APR15)" range="" rwaccess="RW"/>
    <bitfield id="PGM5APTR" width="4" begin="7" end="4" resetval="0x0" description="Program 5 Address Pointer Select n: APTRn n:0-15 (APTR0 - APR15)" range="" rwaccess="RW"/>
    <bitfield id="PGM4APTR" width="4" begin="3" end="0" resetval="0x0" description="Program 0 Address Pointer Select n: APTRn n:0-15 (APTR0 - APR15)" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_FMTPGMAPS2" acronym="ISIF_FMTPGMAPS2" offset="0x18C" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="PGM11APTR" width="4" begin="15" end="12" resetval="0x0" description="Program 11 Address Pointer Select n: APTRn n:0-15 (APTR0 - APR15)" range="" rwaccess="RW"/>
    <bitfield id="PGM10APTR" width="4" begin="11" end="8" resetval="0x0" description="Program 10 Address Pointer Select n: APTRn n:0-15 (APTR0 - APR15)" range="" rwaccess="RW"/>
    <bitfield id="PGM9APTR" width="4" begin="7" end="4" resetval="0x0" description="Program 9 Address Pointer Select n: APTRn n:0-15 (APTR0 - APR15)" range="" rwaccess="RW"/>
    <bitfield id="PGM8APTR" width="4" begin="3" end="0" resetval="0x0" description="Program 8 Address Pointer Select n: APTRn n:0-15 (APTR0 - APR15)" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_FMTPGMAPS3" acronym="ISIF_FMTPGMAPS3" offset="0x190" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="PGM15APTR" width="4" begin="15" end="12" resetval="0x0" description="Program 15 Address Pointer Select n: APTRn n:0-15 (APTR0 - APR15)" range="" rwaccess="RW"/>
    <bitfield id="PGM14APTR" width="4" begin="11" end="8" resetval="0x0" description="Program 14 Address Pointer Select n: APTRn n:0-15 (APTR0 - APR15)" range="" rwaccess="RW"/>
    <bitfield id="PGM13APTR" width="4" begin="7" end="4" resetval="0x0" description="Program 13 Address Pointer Select n: APTRn n:0-15 (APTR0 - APR15)" range="" rwaccess="RW"/>
    <bitfield id="PGM12APTR" width="4" begin="3" end="0" resetval="0x0" description="Program 12 Address Pointer Select n: APTRn n:0-15 (APTR0 - APR15)" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_FMTPGMAPS4" acronym="ISIF_FMTPGMAPS4" offset="0x194" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="PGM19APTR" width="4" begin="15" end="12" resetval="0x0" description="Program 19 Address Pointer Select n: APTRn n:0-15 (APTR0 - APR15)" range="" rwaccess="RW"/>
    <bitfield id="PGM18APTR" width="4" begin="11" end="8" resetval="0x0" description="Program 18 Address Pointer Select n: APTRn n:0-15 (APTR0 - APR15)" range="" rwaccess="RW"/>
    <bitfield id="PGM17APTR" width="4" begin="7" end="4" resetval="0x0" description="Program 17 Address Pointer Select n: APTRn n:0-15 (APTR0 - APR15)" range="" rwaccess="RW"/>
    <bitfield id="PGM16APTR" width="4" begin="3" end="0" resetval="0x0" description="Program 16 Address Pointer Select n: APTRn n:0-15 (APTR0 - APR15)" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_FMTPGMAPS5" acronym="ISIF_FMTPGMAPS5" offset="0x198" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="PGM23APTR" width="4" begin="15" end="12" resetval="0x0" description="Program 23 Address Pointer Select n: APTRn n:0-15 (APTR0 - APR15)" range="" rwaccess="RW"/>
    <bitfield id="PGM22APTR" width="4" begin="11" end="8" resetval="0x0" description="Program 22 Address Pointer Select n: APTRn n:0-15 (APTR0 - APR15)" range="" rwaccess="RW"/>
    <bitfield id="PGM21APTR" width="4" begin="7" end="4" resetval="0x0" description="Program 21 Address Pointer Select n: APTRn n:0-15 (APTR0 - APR15)" range="" rwaccess="RW"/>
    <bitfield id="PGM20APTR" width="4" begin="3" end="0" resetval="0x0" description="Program 20 Address Pointer Select n: APTRn n:0-15 (APTR0 - APR15)" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_FMTPGMAPS6" acronym="ISIF_FMTPGMAPS6" offset="0x19C" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="PGM27APTR" width="4" begin="15" end="12" resetval="0x0" description="Program 27 Address Pointer Select n: APTRn n:0-15 (APTR0 - APR15)" range="" rwaccess="RW"/>
    <bitfield id="PGM26APTR" width="4" begin="11" end="8" resetval="0x0" description="Program 26 Address Pointer Select n: APTRn n:0-15 (APTR0 - APR15)" range="" rwaccess="RW"/>
    <bitfield id="PGM25APTR" width="4" begin="7" end="4" resetval="0x0" description="Program 25 Address Pointer Select n: APTRn n:0-15 (APTR0 - APR15)" range="" rwaccess="RW"/>
    <bitfield id="PGM24APTR" width="4" begin="3" end="0" resetval="0x0" description="Program 24 Address Pointer Select n: APTRn n:0-15 (APTR0 - APR15)" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_FMTPGMAPS7" acronym="ISIF_FMTPGMAPS7" offset="0x1A0" width="32" description="Input Data Formatter Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="PGM31APTR" width="4" begin="15" end="12" resetval="0x0" description="Program 31 Address Pointer Select n: APTRn n:0-15 (APTR0 - APR15)" range="" rwaccess="RW"/>
    <bitfield id="PGM30APTR" width="4" begin="11" end="8" resetval="0x0" description="Program 30 Address Pointer Select n: APTRn n:0-15 (APTR0 - APR15)" range="" rwaccess="RW"/>
    <bitfield id="PGM29APTR" width="4" begin="7" end="4" resetval="0x0" description="Program 29 Address Pointer Select n: APTRn n:0-15 (APTR0 - APR15)" range="" rwaccess="RW"/>
    <bitfield id="PGM28APTR" width="4" begin="3" end="0" resetval="0x0" description="Program 28 Address Pointer Select n: APTRn n:0-15 (APTR0 - APR15)" range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_CSCCTL" acronym="ISIF_CSCCTL" offset="0x1A4" width="32" description="Color Space Converter Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="CSCEN" width="1" begin="0" end="0" resetval="0" description="Controls ON/OFF of Color Space converter." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CSCEN_0" description="Disable"/>
      <bitenum value="1" id="1" token="CSCEN_1" description="Enable"/>
    </bitfield>
  </register>
  <register id="ISIF_CSCM0" acronym="ISIF_CSCM0" offset="0x1A8" width="32" description="Color Space Converter Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="CSCM01" width="8" begin="15" end="8" resetval="0x00" description="Color Space convert coefficient value M01: This value is signed 8-bit with the 5-bits decimal." range="" rwaccess="RW"/>
    <bitfield id="CSCM00" width="8" begin="7" end="0" resetval="0x00" description="Color Space convert coefficient value M00: This value is signed 8-bit with the 5-bits decimal." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_CSCM1" acronym="ISIF_CSCM1" offset="0x1AC" width="32" description="Color Space Converter Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="CSCM03" width="8" begin="15" end="8" resetval="0x00" description="Color Space convert coefficient value M03: This value is signed 8-bit with the 5-bits decimal." range="" rwaccess="RW"/>
    <bitfield id="CSCM02" width="8" begin="7" end="0" resetval="0x00" description="Color Space convert coefficient value M02: This value is signed 8-bit with the 5-bits decimal." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_CSCM2" acronym="ISIF_CSCM2" offset="0x1B0" width="32" description="Color Space Converter Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="CSCM11" width="8" begin="15" end="8" resetval="0x00" description="Color Space convert coefficient value M11: This value is signed 8-bit with the 5-bits decimal." range="" rwaccess="RW"/>
    <bitfield id="CSCM10" width="8" begin="7" end="0" resetval="0x00" description="Color Space convert coefficient value M10: This value is signed 8-bit with the 5-bits decimal." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_CSCM3" acronym="ISIF_CSCM3" offset="0x1B4" width="32" description="Color Space Converter Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="CSCM13" width="8" begin="15" end="8" resetval="0x00" description="Color Space convert coefficient value M13: This value is signed 8-bit with the 5-bits decimal." range="" rwaccess="RW"/>
    <bitfield id="CSCM12" width="8" begin="7" end="0" resetval="0x00" description="Color Space convert coefficient value M12: This value is signed 8-bit with the 5-bits decimal." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_CSCM4" acronym="ISIF_CSCM4" offset="0x1B8" width="32" description="Color Space Converter Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="CSCM21" width="8" begin="15" end="8" resetval="0x00" description="Color Space convert coefficient value M21: This value is signed 8-bit with the 5-bits decimal." range="" rwaccess="RW"/>
    <bitfield id="CSCM20" width="8" begin="7" end="0" resetval="0x00" description="Color Space convert coefficient value M20: This value is signed 8-bit with the 5-bits decimal." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_CSCM5" acronym="ISIF_CSCM5" offset="0x1BC" width="32" description="Color Space Converter Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="CSCM23" width="8" begin="15" end="8" resetval="0x00" description="Color Space convert coefficient value M23: This value is signed 8-bit with the 5-bits decimal." range="" rwaccess="RW"/>
    <bitfield id="CSCM22" width="8" begin="7" end="0" resetval="0x00" description="Color Space convert coefficient value M22: This value is signed 8-bit with the 5-bits decimal." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_CSCM6" acronym="ISIF_CSCM6" offset="0x1C0" width="32" description="Color Space Converter Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="CSCM31" width="8" begin="15" end="8" resetval="0x00" description="Color Space convert coefficient value M31: This value is signed 8-bit with the 5-bits decimal." range="" rwaccess="RW"/>
    <bitfield id="CSCM30" width="8" begin="7" end="0" resetval="0x00" description="Color Space convert coefficient value M30: This value is signed 8-bit with the 5-bits decimal." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_CSCM7" acronym="ISIF_CSCM7" offset="0x1C4" width="32" description="Color Space Converter Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="CSCM33" width="8" begin="15" end="8" resetval="0x00" description="Color Space convert coefficient value M33: This value is signed 8-bit with the 5-bits decimal." range="" rwaccess="RW"/>
    <bitfield id="CSCM32" width="8" begin="7" end="0" resetval="0x00" description="Color Space convert coefficient value M32: This value is signed 8-bit with the 5-bits decimal." range="" rwaccess="RW"/>
  </register>
  <register id="ISIF_CLKCTL" acronym="ISIF_CLKCTL" offset="0x1F8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKEN1" width="1" begin="1" end="1" resetval="0" description="Forces isif_clken1 to be active. (Test mode)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKEN1_0" description="normal mode"/>
      <bitenum value="1" id="1" token="CLKEN1_1" description="force isif_clken1 to be active"/>
    </bitfield>
    <bitfield id="CLKEN2" width="1" begin="0" end="0" resetval="0" description="Forces isif_clken2 to be active. (Test mode)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKEN2_0" description="normal mode"/>
      <bitenum value="1" id="1" token="CLKEN2_1" description="force isif_clken2 to be active"/>
    </bitfield>
  </register>
</module>
