{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 31 17:13:38 2013 " "Info: Processing started: Wed Jul 31 17:13:38 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mcst -c mcst --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mcst -c mcst --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register max_period_mea:inst_p_mea\|period\[6\] register cnt\[14\] 101.34 MHz 9.868 ns Internal " "Info: Clock \"clk\" has Internal fmax of 101.34 MHz between source register \"max_period_mea:inst_p_mea\|period\[6\]\" and destination register \"cnt\[14\]\" (period= 9.868 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.592 ns + Longest register register " "Info: + Longest register to register delay is 9.592 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns max_period_mea:inst_p_mea\|period\[6\] 1 REG LCFF_X32_Y14_N13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y14_N13; Fanout = 8; REG Node = 'max_period_mea:inst_p_mea\|period\[6\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_period_mea:inst_p_mea|period[6] } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.596 ns) 2.472 ns Add2~13 2 COMB LCCOMB_X32_Y14_N12 2 " "Info: 2: + IC(1.876 ns) + CELL(0.596 ns) = 2.472 ns; Loc. = LCCOMB_X32_Y14_N12; Fanout = 2; COMB Node = 'Add2~13'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { max_period_mea:inst_p_mea|period[6] Add2~13 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.978 ns Add2~14 3 COMB LCCOMB_X32_Y14_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 2.978 ns; Loc. = LCCOMB_X32_Y14_N14; Fanout = 2; COMB Node = 'Add2~14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add2~13 Add2~14 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(0.735 ns) 5.271 ns LessThan0~15 4 COMB LCCOMB_X31_Y12_N14 1 " "Info: 4: + IC(1.558 ns) + CELL(0.735 ns) = 5.271 ns; Loc. = LCCOMB_X31_Y12_N14; Fanout = 1; COMB Node = 'LessThan0~15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.293 ns" { Add2~14 LessThan0~15 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.357 ns LessThan0~17 5 COMB LCCOMB_X31_Y12_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 5.357 ns; Loc. = LCCOMB_X31_Y12_N16; Fanout = 1; COMB Node = 'LessThan0~17'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan0~15 LessThan0~17 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.443 ns LessThan0~19 6 COMB LCCOMB_X31_Y12_N18 1 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 5.443 ns; Loc. = LCCOMB_X31_Y12_N18; Fanout = 1; COMB Node = 'LessThan0~19'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan0~17 LessThan0~19 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.529 ns LessThan0~21 7 COMB LCCOMB_X31_Y12_N20 1 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 5.529 ns; Loc. = LCCOMB_X31_Y12_N20; Fanout = 1; COMB Node = 'LessThan0~21'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan0~19 LessThan0~21 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.615 ns LessThan0~23 8 COMB LCCOMB_X31_Y12_N22 1 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 5.615 ns; Loc. = LCCOMB_X31_Y12_N22; Fanout = 1; COMB Node = 'LessThan0~23'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan0~21 LessThan0~23 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.701 ns LessThan0~25 9 COMB LCCOMB_X31_Y12_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 5.701 ns; Loc. = LCCOMB_X31_Y12_N24; Fanout = 1; COMB Node = 'LessThan0~25'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan0~23 LessThan0~25 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.787 ns LessThan0~27 10 COMB LCCOMB_X31_Y12_N26 1 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 5.787 ns; Loc. = LCCOMB_X31_Y12_N26; Fanout = 1; COMB Node = 'LessThan0~27'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan0~25 LessThan0~27 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.873 ns LessThan0~29 11 COMB LCCOMB_X31_Y12_N28 1 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 5.873 ns; Loc. = LCCOMB_X31_Y12_N28; Fanout = 1; COMB Node = 'LessThan0~29'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan0~27 LessThan0~29 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.379 ns LessThan0~30 12 COMB LCCOMB_X31_Y12_N30 1 " "Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 6.379 ns; Loc. = LCCOMB_X31_Y12_N30; Fanout = 1; COMB Node = 'LessThan0~30'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { LessThan0~29 LessThan0~30 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.128 ns) + CELL(0.206 ns) 7.713 ns cnt\[14\]~96 13 COMB LCCOMB_X31_Y14_N6 16 " "Info: 13: + IC(1.128 ns) + CELL(0.206 ns) = 7.713 ns; Loc. = LCCOMB_X31_Y14_N6; Fanout = 16; COMB Node = 'cnt\[14\]~96'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { LessThan0~30 cnt[14]~96 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.855 ns) 9.592 ns cnt\[14\] 14 REG LCFF_X32_Y12_N29 7 " "Info: 14: + IC(1.024 ns) + CELL(0.855 ns) = 9.592 ns; Loc. = LCFF_X32_Y12_N29; Fanout = 7; REG Node = 'cnt\[14\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { cnt[14]~96 cnt[14] } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.006 ns ( 41.76 % ) " "Info: Total cell delay = 4.006 ns ( 41.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.586 ns ( 58.24 % ) " "Info: Total interconnect delay = 5.586 ns ( 58.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.592 ns" { max_period_mea:inst_p_mea|period[6] Add2~13 Add2~14 LessThan0~15 LessThan0~17 LessThan0~19 LessThan0~21 LessThan0~23 LessThan0~25 LessThan0~27 LessThan0~29 LessThan0~30 cnt[14]~96 cnt[14] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.592 ns" { max_period_mea:inst_p_mea|period[6] {} Add2~13 {} Add2~14 {} LessThan0~15 {} LessThan0~17 {} LessThan0~19 {} LessThan0~21 {} LessThan0~23 {} LessThan0~25 {} LessThan0~27 {} LessThan0~29 {} LessThan0~30 {} cnt[14]~96 {} cnt[14] {} } { 0.000ns 1.876ns 0.000ns 1.558ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.128ns 1.024ns } { 0.000ns 0.596ns 0.506ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.012 ns - Smallest " "Info: - Smallest clock skew is -0.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.813 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.239 ns clk~clkctrl 2 COMB CLKCTRL_G6 90 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.239 ns; Loc. = CLKCTRL_G6; Fanout = 90; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 2.813 ns cnt\[14\] 3 REG LCFF_X32_Y12_N29 7 " "Info: 3: + IC(0.908 ns) + CELL(0.666 ns) = 2.813 ns; Loc. = LCFF_X32_Y12_N29; Fanout = 7; REG Node = 'cnt\[14\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { clk~clkctrl cnt[14] } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 62.78 % ) " "Info: Total cell delay = 1.766 ns ( 62.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.047 ns ( 37.22 % ) " "Info: Total interconnect delay = 1.047 ns ( 37.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.813 ns" { clk clk~clkctrl cnt[14] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.813 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[14] {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.825 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.825 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.239 ns clk~clkctrl 2 COMB CLKCTRL_G6 90 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.239 ns; Loc. = CLKCTRL_G6; Fanout = 90; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 2.825 ns max_period_mea:inst_p_mea\|period\[6\] 3 REG LCFF_X32_Y14_N13 8 " "Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 2.825 ns; Loc. = LCFF_X32_Y14_N13; Fanout = 8; REG Node = 'max_period_mea:inst_p_mea\|period\[6\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { clk~clkctrl max_period_mea:inst_p_mea|period[6] } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 62.51 % ) " "Info: Total cell delay = 1.766 ns ( 62.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.059 ns ( 37.49 % ) " "Info: Total interconnect delay = 1.059 ns ( 37.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { clk clk~clkctrl max_period_mea:inst_p_mea|period[6] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { clk {} clk~combout {} clk~clkctrl {} max_period_mea:inst_p_mea|period[6] {} } { 0.000ns 0.000ns 0.139ns 0.920ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.813 ns" { clk clk~clkctrl cnt[14] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.813 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[14] {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { clk clk~clkctrl max_period_mea:inst_p_mea|period[6] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { clk {} clk~combout {} clk~clkctrl {} max_period_mea:inst_p_mea|period[6] {} } { 0.000ns 0.000ns 0.139ns 0.920ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.592 ns" { max_period_mea:inst_p_mea|period[6] Add2~13 Add2~14 LessThan0~15 LessThan0~17 LessThan0~19 LessThan0~21 LessThan0~23 LessThan0~25 LessThan0~27 LessThan0~29 LessThan0~30 cnt[14]~96 cnt[14] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.592 ns" { max_period_mea:inst_p_mea|period[6] {} Add2~13 {} Add2~14 {} LessThan0~15 {} LessThan0~17 {} LessThan0~19 {} LessThan0~21 {} LessThan0~23 {} LessThan0~25 {} LessThan0~27 {} LessThan0~29 {} LessThan0~30 {} cnt[14]~96 {} cnt[14] {} } { 0.000ns 1.876ns 0.000ns 1.558ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.128ns 1.024ns } { 0.000ns 0.596ns 0.506ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.855ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.813 ns" { clk clk~clkctrl cnt[14] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.813 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[14] {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { clk clk~clkctrl max_period_mea:inst_p_mea|period[6] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { clk {} clk~combout {} clk~clkctrl {} max_period_mea:inst_p_mea|period[6] {} } { 0.000ns 0.000ns 0.139ns 0.920ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "man_code_dly\[0\] man_code clk 6.050 ns register " "Info: tsu for register \"man_code_dly\[0\]\" (data pin = \"man_code\", clock pin = \"clk\") is 6.050 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.901 ns + Longest pin register " "Info: + Longest pin to register delay is 8.901 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns man_code 1 PIN PIN_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_4; Fanout = 1; PIN Node = 'man_code'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { man_code } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.496 ns) + CELL(0.460 ns) 8.901 ns man_code_dly\[0\] 2 REG LCFF_X29_Y12_N27 5 " "Info: 2: + IC(7.496 ns) + CELL(0.460 ns) = 8.901 ns; Loc. = LCFF_X29_Y12_N27; Fanout = 5; REG Node = 'man_code_dly\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.956 ns" { man_code man_code_dly[0] } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 15.78 % ) " "Info: Total cell delay = 1.405 ns ( 15.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.496 ns ( 84.22 % ) " "Info: Total interconnect delay = 7.496 ns ( 84.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.901 ns" { man_code man_code_dly[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.901 ns" { man_code {} man_code~combout {} man_code_dly[0] {} } { 0.000ns 0.000ns 7.496ns } { 0.000ns 0.945ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.811 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.811 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.239 ns clk~clkctrl 2 COMB CLKCTRL_G6 90 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.239 ns; Loc. = CLKCTRL_G6; Fanout = 90; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 2.811 ns man_code_dly\[0\] 3 REG LCFF_X29_Y12_N27 5 " "Info: 3: + IC(0.906 ns) + CELL(0.666 ns) = 2.811 ns; Loc. = LCFF_X29_Y12_N27; Fanout = 5; REG Node = 'man_code_dly\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clk~clkctrl man_code_dly[0] } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 62.82 % ) " "Info: Total cell delay = 1.766 ns ( 62.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.045 ns ( 37.18 % ) " "Info: Total interconnect delay = 1.045 ns ( 37.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.811 ns" { clk clk~clkctrl man_code_dly[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.811 ns" { clk {} clk~combout {} clk~clkctrl {} man_code_dly[0] {} } { 0.000ns 0.000ns 0.139ns 0.906ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.901 ns" { man_code man_code_dly[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.901 ns" { man_code {} man_code~combout {} man_code_dly[0] {} } { 0.000ns 0.000ns 7.496ns } { 0.000ns 0.945ns 0.460ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.811 ns" { clk clk~clkctrl man_code_dly[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.811 ns" { clk {} clk~combout {} clk~clkctrl {} man_code_dly[0] {} } { 0.000ns 0.000ns 0.139ns 0.906ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk man_sync max_period_mea:inst_p_mea\|period\[6\] 17.642 ns register " "Info: tco from clock \"clk\" to destination pin \"man_sync\" through register \"max_period_mea:inst_p_mea\|period\[6\]\" is 17.642 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.825 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.825 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.239 ns clk~clkctrl 2 COMB CLKCTRL_G6 90 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.239 ns; Loc. = CLKCTRL_G6; Fanout = 90; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 2.825 ns max_period_mea:inst_p_mea\|period\[6\] 3 REG LCFF_X32_Y14_N13 8 " "Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 2.825 ns; Loc. = LCFF_X32_Y14_N13; Fanout = 8; REG Node = 'max_period_mea:inst_p_mea\|period\[6\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { clk~clkctrl max_period_mea:inst_p_mea|period[6] } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 62.51 % ) " "Info: Total cell delay = 1.766 ns ( 62.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.059 ns ( 37.49 % ) " "Info: Total interconnect delay = 1.059 ns ( 37.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { clk clk~clkctrl max_period_mea:inst_p_mea|period[6] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { clk {} clk~combout {} clk~clkctrl {} max_period_mea:inst_p_mea|period[6] {} } { 0.000ns 0.000ns 0.139ns 0.920ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.513 ns + Longest register pin " "Info: + Longest register to pin delay is 14.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns max_period_mea:inst_p_mea\|period\[6\] 1 REG LCFF_X32_Y14_N13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y14_N13; Fanout = 8; REG Node = 'max_period_mea:inst_p_mea\|period\[6\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_period_mea:inst_p_mea|period[6] } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.596 ns) 2.472 ns Add2~13 2 COMB LCCOMB_X32_Y14_N12 2 " "Info: 2: + IC(1.876 ns) + CELL(0.596 ns) = 2.472 ns; Loc. = LCCOMB_X32_Y14_N12; Fanout = 2; COMB Node = 'Add2~13'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { max_period_mea:inst_p_mea|period[6] Add2~13 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.662 ns Add2~15 3 COMB LCCOMB_X32_Y14_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.190 ns) = 2.662 ns; Loc. = LCCOMB_X32_Y14_N14; Fanout = 2; COMB Node = 'Add2~15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { Add2~13 Add2~15 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.168 ns Add2~16 4 COMB LCCOMB_X32_Y14_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 3.168 ns; Loc. = LCCOMB_X32_Y14_N16; Fanout = 2; COMB Node = 'Add2~16'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add2~15 Add2~16 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.646 ns) 5.714 ns Equal0~1 5 COMB LCCOMB_X31_Y14_N26 1 " "Info: 5: + IC(1.900 ns) + CELL(0.646 ns) = 5.714 ns; Loc. = LCCOMB_X31_Y14_N26; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.546 ns" { Add2~16 Equal0~1 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.589 ns) 6.670 ns Equal0~4 6 COMB LCCOMB_X31_Y14_N8 1 " "Info: 6: + IC(0.367 ns) + CELL(0.589 ns) = 6.670 ns; Loc. = LCCOMB_X31_Y14_N8; Fanout = 1; COMB Node = 'Equal0~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { Equal0~1 Equal0~4 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.206 ns) 8.298 ns man_sync~0 7 COMB LCCOMB_X25_Y14_N0 1 " "Info: 7: + IC(1.422 ns) + CELL(0.206 ns) = 8.298 ns; Loc. = LCCOMB_X25_Y14_N0; Fanout = 1; COMB Node = 'man_sync~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { Equal0~4 man_sync~0 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.169 ns) + CELL(3.046 ns) 14.513 ns man_sync 8 PIN PIN_7 0 " "Info: 8: + IC(3.169 ns) + CELL(3.046 ns) = 14.513 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'man_sync'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.215 ns" { man_sync~0 man_sync } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.779 ns ( 39.82 % ) " "Info: Total cell delay = 5.779 ns ( 39.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.734 ns ( 60.18 % ) " "Info: Total interconnect delay = 8.734 ns ( 60.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.513 ns" { max_period_mea:inst_p_mea|period[6] Add2~13 Add2~15 Add2~16 Equal0~1 Equal0~4 man_sync~0 man_sync } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "14.513 ns" { max_period_mea:inst_p_mea|period[6] {} Add2~13 {} Add2~15 {} Add2~16 {} Equal0~1 {} Equal0~4 {} man_sync~0 {} man_sync {} } { 0.000ns 1.876ns 0.000ns 0.000ns 1.900ns 0.367ns 1.422ns 3.169ns } { 0.000ns 0.596ns 0.190ns 0.506ns 0.646ns 0.589ns 0.206ns 3.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { clk clk~clkctrl max_period_mea:inst_p_mea|period[6] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { clk {} clk~combout {} clk~clkctrl {} max_period_mea:inst_p_mea|period[6] {} } { 0.000ns 0.000ns 0.139ns 0.920ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.513 ns" { max_period_mea:inst_p_mea|period[6] Add2~13 Add2~15 Add2~16 Equal0~1 Equal0~4 man_sync~0 man_sync } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "14.513 ns" { max_period_mea:inst_p_mea|period[6] {} Add2~13 {} Add2~15 {} Add2~16 {} Equal0~1 {} Equal0~4 {} man_sync~0 {} man_sync {} } { 0.000ns 1.876ns 0.000ns 0.000ns 1.900ns 0.367ns 1.422ns 3.169ns } { 0.000ns 0.596ns 0.190ns 0.506ns 0.646ns 0.589ns 0.206ns 3.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "man_code_dly\[0\] man_code clk -5.784 ns register " "Info: th for register \"man_code_dly\[0\]\" (data pin = \"man_code\", clock pin = \"clk\") is -5.784 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.811 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.811 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.239 ns clk~clkctrl 2 COMB CLKCTRL_G6 90 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.239 ns; Loc. = CLKCTRL_G6; Fanout = 90; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 2.811 ns man_code_dly\[0\] 3 REG LCFF_X29_Y12_N27 5 " "Info: 3: + IC(0.906 ns) + CELL(0.666 ns) = 2.811 ns; Loc. = LCFF_X29_Y12_N27; Fanout = 5; REG Node = 'man_code_dly\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clk~clkctrl man_code_dly[0] } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 62.82 % ) " "Info: Total cell delay = 1.766 ns ( 62.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.045 ns ( 37.18 % ) " "Info: Total interconnect delay = 1.045 ns ( 37.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.811 ns" { clk clk~clkctrl man_code_dly[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.811 ns" { clk {} clk~combout {} clk~clkctrl {} man_code_dly[0] {} } { 0.000ns 0.000ns 0.139ns 0.906ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.901 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.901 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns man_code 1 PIN PIN_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_4; Fanout = 1; PIN Node = 'man_code'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { man_code } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.496 ns) + CELL(0.460 ns) 8.901 ns man_code_dly\[0\] 2 REG LCFF_X29_Y12_N27 5 " "Info: 2: + IC(7.496 ns) + CELL(0.460 ns) = 8.901 ns; Loc. = LCFF_X29_Y12_N27; Fanout = 5; REG Node = 'man_code_dly\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.956 ns" { man_code man_code_dly[0] } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 15.78 % ) " "Info: Total cell delay = 1.405 ns ( 15.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.496 ns ( 84.22 % ) " "Info: Total interconnect delay = 7.496 ns ( 84.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.901 ns" { man_code man_code_dly[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.901 ns" { man_code {} man_code~combout {} man_code_dly[0] {} } { 0.000ns 0.000ns 7.496ns } { 0.000ns 0.945ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.811 ns" { clk clk~clkctrl man_code_dly[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.811 ns" { clk {} clk~combout {} clk~clkctrl {} man_code_dly[0] {} } { 0.000ns 0.000ns 0.139ns 0.906ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.901 ns" { man_code man_code_dly[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.901 ns" { man_code {} man_code~combout {} man_code_dly[0] {} } { 0.000ns 0.000ns 7.496ns } { 0.000ns 0.945ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Peak virtual memory: 166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 31 17:13:39 2013 " "Info: Processing ended: Wed Jul 31 17:13:39 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
