;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	SUB <0, @2
	DJN -1, @-20
	ADD #270, <1
	ADD #270, <1
	SUB <0, @2
	SUB @121, 103
	DJN -1, @-20
	SPL 0, <-2
	MOV @412, <210
	DAT #412, #210
	DAT #412, #210
	DAT #412, #210
	ADD 210, 30
	SPL 0, <-2
	JMZ @22, #-260
	ADD 210, 30
	SPL 10, #22
	SUB -1, <-22
	JMZ @22, #-260
	JMZ @22, #-260
	SUB <0, @2
	ADD 210, 30
	ADD 210, 30
	JMP <10, #2
	SUB <0, @2
	ADD 210, 60
	ADD 210, 30
	SUB -1, <-22
	SPL <10, #2
	SUB @312, <14
	DJN -1, @-20
	ADD 210, 60
	DJN -1, @-20
	DAT #-7, #-420
	DAT #-7, #-420
	CMP -207, <-120
	SUB @-127, 100
	DAT #-7, #-420
	DAT #-7, #-420
	CMP -207, <-120
	ADD 210, 30
	ADD 210, 30
	DJN -1, @-20
	CMP -207, <-120
	MOV -7, <-20
