#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001fa0f3a78e0 .scope module, "cpu_tb" "cpu_tb" 2 7;
 .timescale 0 0;
v000001fa0f405a80_0 .var "CLK", 0 0;
v000001fa0f406c00_0 .net "INSTRUCTION", 31 0, L_000001fa0f45fa10;  1 drivers
v000001fa0f4059e0_0 .net "PC", 31 0, v000001fa0f403140_0;  1 drivers
v000001fa0f406340_0 .var "RESET", 0 0;
v000001fa0f405b20_0 .net *"_ivl_0", 7 0, L_000001fa0f4054e0;  1 drivers
v000001fa0f405d00_0 .net *"_ivl_10", 31 0, L_000001fa0f405120;  1 drivers
v000001fa0f405da0_0 .net *"_ivl_12", 7 0, L_000001fa0f4051c0;  1 drivers
L_000001fa0f4070d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fa0f405e40_0 .net/2u *"_ivl_14", 31 0, L_000001fa0f4070d8;  1 drivers
v000001fa0f4053a0_0 .net *"_ivl_16", 31 0, L_000001fa0f460eb0;  1 drivers
v000001fa0f406d40_0 .net *"_ivl_18", 7 0, L_000001fa0f460910;  1 drivers
L_000001fa0f407048 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001fa0f406520_0 .net/2u *"_ivl_2", 31 0, L_000001fa0f407048;  1 drivers
v000001fa0f405ee0_0 .net *"_ivl_4", 31 0, L_000001fa0f4067a0;  1 drivers
v000001fa0f405440_0 .net *"_ivl_6", 7 0, L_000001fa0f4065c0;  1 drivers
L_000001fa0f407090 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001fa0f405f80_0 .net/2u *"_ivl_8", 31 0, L_000001fa0f407090;  1 drivers
v000001fa0f4063e0_0 .var/i "i", 31 0;
v000001fa0f406480 .array "instr_mem", 0 1023, 7 0;
L_000001fa0f4054e0 .array/port v000001fa0f406480, L_000001fa0f4067a0;
L_000001fa0f4067a0 .arith/sum 32, v000001fa0f403140_0, L_000001fa0f407048;
L_000001fa0f4065c0 .array/port v000001fa0f406480, L_000001fa0f405120;
L_000001fa0f405120 .arith/sum 32, v000001fa0f403140_0, L_000001fa0f407090;
L_000001fa0f4051c0 .array/port v000001fa0f406480, L_000001fa0f460eb0;
L_000001fa0f460eb0 .arith/sum 32, v000001fa0f403140_0, L_000001fa0f4070d8;
L_000001fa0f460910 .array/port v000001fa0f406480, v000001fa0f403140_0;
L_000001fa0f45fa10 .concat [ 8 8 8 8], L_000001fa0f460910, L_000001fa0f4051c0, L_000001fa0f4065c0, L_000001fa0f4054e0;
S_000001fa0f3a7c40 .scope module, "mycpu" "cpu" 2 39, 3 292 0, S_000001fa0f3a78e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PCOUT";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v000001fa0f403640_0 .net "ALUOP", 2 0, v000001fa0f3ea030_0;  1 drivers
v000001fa0f402c40_0 .net "ALURESULT", 7 0, v000001fa0f3e9d10_0;  1 drivers
v000001fa0f4038c0_0 .net "BRANCHADDRESS", 31 0, v000001fa0f3e9a90_0;  1 drivers
v000001fa0f403a00_0 .net "BRANCHINSTRUCTION", 7 0, v000001fa0f3ea530_0;  1 drivers
v000001fa0f403aa0_0 .net "BRANCH_SELECT", 0 0, v000001fa0f3ea3f0_0;  1 drivers
v000001fa0f405620_0 .net "BRANCH_SELECTED", 31 0, v000001fa0f3e9770_0;  1 drivers
v000001fa0f406660_0 .net "CLK", 0 0, v000001fa0f405a80_0;  1 drivers
v000001fa0f406020_0 .net "IMMIDIATE", 7 0, v000001fa0f3eaf30_0;  1 drivers
v000001fa0f406ca0_0 .net "IMMIDIATE_SELECT", 0 0, v000001fa0f3ead50_0;  1 drivers
v000001fa0f4068e0_0 .net "IMMIDIATE_SELECTED", 7 0, v000001fa0f3e9b30_0;  1 drivers
v000001fa0f406700_0 .net "INSTRUCTION", 31 0, L_000001fa0f45fa10;  alias, 1 drivers
v000001fa0f406ac0_0 .net "JUMPADDRESS", 31 0, v000001fa0f402ce0_0;  1 drivers
v000001fa0f406980_0 .net "JUMPINSTRUCTION", 7 0, v000001fa0f3e91d0_0;  1 drivers
v000001fa0f4060c0_0 .net "JUMP_SELECT", 0 0, v000001fa0f3eae90_0;  1 drivers
v000001fa0f406e80_0 .net "JUMP_SELECTED", 31 0, v000001fa0f4031e0_0;  1 drivers
v000001fa0f406a20_0 .net "LEFTSHIFTEDBRANCH", 31 0, v000001fa0f403320_0;  1 drivers
v000001fa0f405300_0 .net "LEFTSHIFTEDJUMP", 31 0, v000001fa0f4022e0_0;  1 drivers
v000001fa0f405760_0 .net "NEXTPCOUT", 31 0, v000001fa0f402880_0;  1 drivers
v000001fa0f405260_0 .net "OPCODE", 7 0, v000001fa0f3e9310_0;  1 drivers
v000001fa0f405800_0 .net "PCOUT", 31 0, v000001fa0f403140_0;  alias, 1 drivers
v000001fa0f406160_0 .net "READREG1", 2 0, v000001fa0f3e93b0_0;  1 drivers
v000001fa0f406f20_0 .net "READREG2", 2 0, v000001fa0f402420_0;  1 drivers
v000001fa0f4058a0_0 .net "REGOUT1", 7 0, L_000001fa0f397620;  1 drivers
v000001fa0f405940_0 .net "REGOUT2", 7 0, L_000001fa0f396ba0;  1 drivers
v000001fa0f406840_0 .net "RESET", 0 0, v000001fa0f406340_0;  1 drivers
v000001fa0f405bc0_0 .net "SIGNEXTENDEDBRANCH", 31 0, v000001fa0f402ba0_0;  1 drivers
v000001fa0f406de0_0 .net "SIGNEXTENDEDJUMP", 31 0, v000001fa0f4021a0_0;  1 drivers
v000001fa0f405080_0 .net "TWOS_COMP", 7 0, v000001fa0f402b00_0;  1 drivers
v000001fa0f4056c0_0 .net "TWOS_COMP_SELECT", 0 0, v000001fa0f3ea990_0;  1 drivers
v000001fa0f406b60_0 .net "TWOS_COMP_SELECTED", 7 0, v000001fa0f403820_0;  1 drivers
v000001fa0f405580_0 .net "WRITEENABLE", 0 0, v000001fa0f3e9c70_0;  1 drivers
v000001fa0f406200_0 .net "WRITEREG", 2 0, v000001fa0f403dc0_0;  1 drivers
v000001fa0f405c60_0 .net "ZERO", 0 0, v000001fa0f3eaad0_0;  1 drivers
v000001fa0f4062a0_0 .net "ZERO_and_BRANCHSELECT", 0 0, L_000001fa0f396e40;  1 drivers
S_000001fa0f34f4a0 .scope module, "alu" "alu" 3 377, 4 78 0, S_000001fa0f3a7c40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
v000001fa0f3ea670_0 .net "ADD_RESULT", 7 0, v000001fa0f398470_0;  1 drivers
v000001fa0f3ea0d0_0 .net "AND_RESULT", 7 0, L_000001fa0f396f20;  1 drivers
v000001fa0f3e9270_0 .net "DATA1", 7 0, L_000001fa0f397620;  alias, 1 drivers
v000001fa0f3e98b0_0 .net "DATA2", 7 0, v000001fa0f3e9b30_0;  alias, 1 drivers
v000001fa0f3ea850_0 .net "MOV_RESULT", 7 0, L_000001fa0f397a80;  1 drivers
v000001fa0f3e9ef0_0 .net "MULT_RESULT", 7 0, L_000001fa0f4605f0;  1 drivers
v000001fa0f3e94f0_0 .net "OR_RESULT", 7 0, L_000001fa0f3979a0;  1 drivers
v000001fa0f3e9d10_0 .var "RESULT", 7 0;
v000001fa0f3e99f0_0 .net "SELECT", 2 0, v000001fa0f3ea030_0;  alias, 1 drivers
v000001fa0f3e9630_0 .net "SL_RESULT", 7 0, v000001fa0f3ea7b0_0;  1 drivers
v000001fa0f3eaad0_0 .var "ZERO", 0 0;
E_000001fa0f3998f0/0 .event anyedge, v000001fa0f3e99f0_0, v000001fa0f3e9950_0, v000001fa0f398470_0, v000001fa0f3985b0_0;
E_000001fa0f3998f0/1 .event anyedge, v000001fa0f3eadf0_0, v000001fa0f3eaa30_0, v000001fa0f3ea7b0_0;
E_000001fa0f3998f0 .event/or E_000001fa0f3998f0/0, E_000001fa0f3998f0/1;
E_000001fa0f39a2b0 .event anyedge, v000001fa0f398470_0;
S_000001fa0f34f630 .scope module, "add1" "add_module" 4 96, 4 13 0, S_000001fa0f34f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001fa0f398330_0 .net "DATA1", 7 0, L_000001fa0f397620;  alias, 1 drivers
v000001fa0f398510_0 .net "DATA2", 7 0, v000001fa0f3e9b30_0;  alias, 1 drivers
v000001fa0f398470_0 .var "RESULT", 7 0;
E_000001fa0f3994b0 .event anyedge, v000001fa0f398510_0, v000001fa0f398330_0;
S_000001fa0f358ef0 .scope module, "and1" "and_module" 4 97, 4 28 0, S_000001fa0f34f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000001fa0f396f20 .functor AND 8, L_000001fa0f397620, v000001fa0f3e9b30_0, C4<11111111>, C4<11111111>;
v000001fa0f398790_0 .net "DATA1", 7 0, L_000001fa0f397620;  alias, 1 drivers
v000001fa0f398150_0 .net "DATA2", 7 0, v000001fa0f3e9b30_0;  alias, 1 drivers
v000001fa0f3985b0_0 .net "RESULT", 7 0, L_000001fa0f396f20;  alias, 1 drivers
S_000001fa0f359080 .scope module, "mov1" "mov_module" 4 95, 4 5 0, S_000001fa0f34f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_000001fa0f397a80 .functor BUFZ 8, v000001fa0f3e9b30_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001fa0f3e9e50_0 .net "DATA2", 7 0, v000001fa0f3e9b30_0;  alias, 1 drivers
v000001fa0f3e9950_0 .net "RESULT", 7 0, L_000001fa0f397a80;  alias, 1 drivers
S_000001fa0f3454f0 .scope module, "mult1" "mult_module" 4 99, 4 46 0, S_000001fa0f34f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001fa0f3e9db0_0 .net "DATA1", 7 0, L_000001fa0f397620;  alias, 1 drivers
v000001fa0f3eab70_0 .net "DATA2", 7 0, v000001fa0f3e9b30_0;  alias, 1 drivers
v000001fa0f3eaa30_0 .net "RESULT", 7 0, L_000001fa0f4605f0;  alias, 1 drivers
L_000001fa0f4605f0 .arith/mult 8, L_000001fa0f397620, v000001fa0f3e9b30_0;
S_000001fa0f345680 .scope module, "or1" "or_module" 4 98, 4 37 0, S_000001fa0f34f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000001fa0f3979a0 .functor OR 8, L_000001fa0f397620, v000001fa0f3e9b30_0, C4<00000000>, C4<00000000>;
v000001fa0f3eacb0_0 .net "DATA1", 7 0, L_000001fa0f397620;  alias, 1 drivers
v000001fa0f3e9810_0 .net "DATA2", 7 0, v000001fa0f3e9b30_0;  alias, 1 drivers
v000001fa0f3eadf0_0 .net "RESULT", 7 0, L_000001fa0f3979a0;  alias, 1 drivers
S_000001fa0f350c80 .scope module, "sl1" "logical_shift" 4 100, 4 55 0, S_000001fa0f34f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /INPUT 8 "SHIFTAMOUNT";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001fa0f3ea710_0 .net "DATA", 7 0, L_000001fa0f397620;  alias, 1 drivers
v000001fa0f3ea7b0_0 .var "RESULT", 7 0;
v000001fa0f3e9590_0 .net "SHIFTAMOUNT", 7 0, v000001fa0f3e9b30_0;  alias, 1 drivers
v000001fa0f3ea2b0_0 .var/i "i", 31 0;
E_000001fa0f39a7b0 .event anyedge, v000001fa0f398510_0, v000001fa0f398330_0, v000001fa0f3ea7b0_0;
S_000001fa0f350e10 .scope module, "alu_immidiate_mux" "mux_module8" 3 370, 3 32 0, S_000001fa0f3a7c40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v000001fa0f3ea170_0 .net "DATA1", 7 0, v000001fa0f403820_0;  alias, 1 drivers
v000001fa0f3eac10_0 .net "DATA2", 7 0, v000001fa0f3eaf30_0;  alias, 1 drivers
v000001fa0f3e9b30_0 .var "RESULT", 7 0;
v000001fa0f3e96d0_0 .net "SELECT", 0 0, v000001fa0f3ead50_0;  alias, 1 drivers
E_000001fa0f39aef0 .event anyedge, v000001fa0f3e96d0_0, v000001fa0f3eac10_0, v000001fa0f3ea170_0;
S_000001fa0f2ee090 .scope module, "branch_add" "branch_add" 3 362, 3 164 0, S_000001fa0f3a7c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCOUT";
    .port_info 1 /INPUT 32 "LEFTSHIFTEDBRANCH";
    .port_info 2 /OUTPUT 32 "BRANCHADDRESS";
v000001fa0f3e9a90_0 .var "BRANCHADDRESS", 31 0;
v000001fa0f3ea210_0 .net "LEFTSHIFTEDBRANCH", 31 0, v000001fa0f403320_0;  alias, 1 drivers
v000001fa0f3e9450_0 .net "PCOUT", 31 0, v000001fa0f402880_0;  alias, 1 drivers
E_000001fa0f39ac30 .event anyedge, v000001fa0f3ea210_0, v000001fa0f3e9450_0;
S_000001fa0f2ee220 .scope module, "branch_and" "branch_and" 3 372, 3 154 0, S_000001fa0f3a7c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1";
    .port_info 1 /INPUT 1 "DATA2";
    .port_info 2 /OUTPUT 1 "RESULT";
L_000001fa0f396e40 .functor AND 1, v000001fa0f3ea3f0_0, v000001fa0f3eaad0_0, C4<1>, C4<1>;
v000001fa0f3e9f90_0 .net "DATA1", 0 0, v000001fa0f3ea3f0_0;  alias, 1 drivers
v000001fa0f3ea5d0_0 .net "DATA2", 0 0, v000001fa0f3eaad0_0;  alias, 1 drivers
v000001fa0f3ea8f0_0 .net "RESULT", 0 0, L_000001fa0f396e40;  alias, 1 drivers
S_000001fa0f34d8e0 .scope module, "branch_select_mux" "mux_module32" 3 373, 3 45 0, S_000001fa0f3a7c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v000001fa0f3e9130_0 .net "DATA1", 31 0, v000001fa0f402880_0;  alias, 1 drivers
v000001fa0f3ea350_0 .net "DATA2", 31 0, v000001fa0f3e9a90_0;  alias, 1 drivers
v000001fa0f3e9770_0 .var "RESULT", 31 0;
v000001fa0f3e9bd0_0 .net "SELECT", 0 0, L_000001fa0f396e40;  alias, 1 drivers
E_000001fa0f39b2b0 .event anyedge, v000001fa0f3ea8f0_0, v000001fa0f3e9a90_0, v000001fa0f3e9450_0;
S_000001fa0f34da70 .scope module, "control_unit" "control_unit" 3 364, 3 175 0, S_000001fa0f3a7c40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 3 "ALU_OP";
    .port_info 2 /OUTPUT 1 "IMMIDIATE_SELECT";
    .port_info 3 /OUTPUT 1 "REG_WRITE";
    .port_info 4 /OUTPUT 1 "TWOS_COMP";
    .port_info 5 /OUTPUT 1 "BRANCH_SELECT";
    .port_info 6 /OUTPUT 1 "JUMP_SELECT";
v000001fa0f3ea030_0 .var "ALU_OP", 2 0;
v000001fa0f3ea3f0_0 .var "BRANCH_SELECT", 0 0;
v000001fa0f3ead50_0 .var "IMMIDIATE_SELECT", 0 0;
v000001fa0f3eae90_0 .var "JUMP_SELECT", 0 0;
v000001fa0f3ea490_0 .net "OPCODE", 7 0, v000001fa0f3e9310_0;  alias, 1 drivers
v000001fa0f3e9c70_0 .var "REG_WRITE", 0 0;
v000001fa0f3ea990_0 .var "TWOS_COMP", 0 0;
E_000001fa0f39a670 .event anyedge, v000001fa0f3ea490_0;
S_000001fa0f34e8c0 .scope module, "instruction_decoder" "instruction_decoder" 3 354, 3 92 0, S_000001fa0f3a7c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /OUTPUT 8 "OPCODE";
    .port_info 2 /OUTPUT 3 "REGISTER_1";
    .port_info 3 /OUTPUT 3 "REGISTER_2";
    .port_info 4 /OUTPUT 3 "REGISTER_DEST";
    .port_info 5 /OUTPUT 8 "IMMIDIATE";
    .port_info 6 /OUTPUT 8 "BRANCHADDRESS";
    .port_info 7 /OUTPUT 8 "JUMPADDRESS";
v000001fa0f3ea530_0 .var "BRANCHADDRESS", 7 0;
v000001fa0f3eaf30_0 .var "IMMIDIATE", 7 0;
v000001fa0f3eafd0_0 .net "INSTRUCTION", 31 0, L_000001fa0f45fa10;  alias, 1 drivers
v000001fa0f3e91d0_0 .var "JUMPADDRESS", 7 0;
v000001fa0f3e9310_0 .var "OPCODE", 7 0;
v000001fa0f3e93b0_0 .var "REGISTER_1", 2 0;
v000001fa0f402420_0 .var "REGISTER_2", 2 0;
v000001fa0f403dc0_0 .var "REGISTER_DEST", 2 0;
E_000001fa0f39b3b0 .event anyedge, v000001fa0f3eafd0_0;
S_000001fa0f34ea50 .scope module, "jump_concatenate" "jump_concatenate" 3 358, 3 142 0, S_000001fa0f3a7c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCOUT";
    .port_info 1 /INPUT 32 "LEFTSHIFTEDJUMP";
    .port_info 2 /OUTPUT 32 "JUMPADDRESS";
v000001fa0f402ce0_0 .var "JUMPADDRESS", 31 0;
v000001fa0f402920_0 .net "LEFTSHIFTEDJUMP", 31 0, v000001fa0f4022e0_0;  alias, 1 drivers
v000001fa0f402e20_0 .net "PCOUT", 31 0, v000001fa0f402880_0;  alias, 1 drivers
E_000001fa0f39a730 .event anyedge, v000001fa0f402920_0, v000001fa0f3e9450_0;
S_000001fa0f2ee860 .scope module, "jump_select_mux" "mux_module32" 3 375, 3 45 0, S_000001fa0f3a7c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v000001fa0f403000_0 .net "DATA1", 31 0, v000001fa0f3e9770_0;  alias, 1 drivers
v000001fa0f402600_0 .net "DATA2", 31 0, v000001fa0f402ce0_0;  alias, 1 drivers
v000001fa0f4031e0_0 .var "RESULT", 31 0;
v000001fa0f403280_0 .net "SELECT", 0 0, v000001fa0f3eae90_0;  alias, 1 drivers
E_000001fa0f39a830 .event anyedge, v000001fa0f3eae90_0, v000001fa0f402ce0_0, v000001fa0f3e9770_0;
S_000001fa0f3ed470 .scope module, "left_shift_for_branch" "left_shift" 3 361, 3 130 0, S_000001fa0f3a7c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INPUT";
    .port_info 1 /OUTPUT 32 "OUTPUT";
v000001fa0f403d20_0 .net "INPUT", 31 0, v000001fa0f402ba0_0;  alias, 1 drivers
v000001fa0f403320_0 .var "OUTPUT", 31 0;
E_000001fa0f39a870 .event anyedge, v000001fa0f403d20_0;
S_000001fa0f3eddd0 .scope module, "left_shift_for_jump" "left_shift" 3 357, 3 130 0, S_000001fa0f3a7c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INPUT";
    .port_info 1 /OUTPUT 32 "OUTPUT";
v000001fa0f403e60_0 .net "INPUT", 31 0, v000001fa0f4021a0_0;  alias, 1 drivers
v000001fa0f4022e0_0 .var "OUTPUT", 31 0;
E_000001fa0f39a8b0 .event anyedge, v000001fa0f403e60_0;
S_000001fa0f3ed2e0 .scope module, "pc" "programme_counter" 3 353, 3 69 0, S_000001fa0f3a7c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PCOUT";
    .port_info 1 /OUTPUT 32 "NEXTPCOUT";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 32 "SELECTEDOUTPUT";
v000001fa0f402d80_0 .net "CLK", 0 0, v000001fa0f405a80_0;  alias, 1 drivers
v000001fa0f402880_0 .var "NEXTPCOUT", 31 0;
v000001fa0f403140_0 .var "PCOUT", 31 0;
v000001fa0f4036e0_0 .net "RESET", 0 0, v000001fa0f406340_0;  alias, 1 drivers
v000001fa0f402060_0 .net "SELECTEDOUTPUT", 31 0, v000001fa0f4031e0_0;  alias, 1 drivers
E_000001fa0f39a8f0 .event posedge, v000001fa0f402d80_0;
S_000001fa0f3ed600 .scope module, "reg_file" "reg_file" 3 366, 5 4 0, S_000001fa0f3a7c40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_000001fa0f397620/d .functor BUFZ 8, L_000001fa0f45fc90, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001fa0f397620 .delay 8 (2,2,2) L_000001fa0f397620/d;
L_000001fa0f396ba0/d .functor BUFZ 8, L_000001fa0f4604b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001fa0f396ba0 .delay 8 (2,2,2) L_000001fa0f396ba0/d;
v000001fa0f403780_0 .net "CLK", 0 0, v000001fa0f405a80_0;  alias, 1 drivers
v000001fa0f402ec0_0 .net "IN", 7 0, v000001fa0f3e9d10_0;  alias, 1 drivers
v000001fa0f4033c0_0 .net "INADDRESS", 2 0, v000001fa0f403dc0_0;  alias, 1 drivers
v000001fa0f403460_0 .net "OUT1", 7 0, L_000001fa0f397620;  alias, 1 drivers
v000001fa0f402100_0 .net "OUT1ADDRESS", 2 0, v000001fa0f3e93b0_0;  alias, 1 drivers
v000001fa0f4026a0_0 .net "OUT2", 7 0, L_000001fa0f396ba0;  alias, 1 drivers
v000001fa0f403b40_0 .net "OUT2ADDRESS", 2 0, v000001fa0f402420_0;  alias, 1 drivers
v000001fa0f402f60_0 .net "RESET", 0 0, v000001fa0f406340_0;  alias, 1 drivers
v000001fa0f4029c0_0 .net "WRITE", 0 0, v000001fa0f3e9c70_0;  alias, 1 drivers
v000001fa0f403960_0 .net *"_ivl_0", 7 0, L_000001fa0f45fc90;  1 drivers
v000001fa0f4030a0_0 .net *"_ivl_10", 4 0, L_000001fa0f460690;  1 drivers
L_000001fa0f407168 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fa0f402560_0 .net *"_ivl_13", 1 0, L_000001fa0f407168;  1 drivers
v000001fa0f403500_0 .net *"_ivl_2", 4 0, L_000001fa0f460550;  1 drivers
L_000001fa0f407120 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fa0f402a60_0 .net *"_ivl_5", 1 0, L_000001fa0f407120;  1 drivers
v000001fa0f402740_0 .net *"_ivl_8", 7 0, L_000001fa0f4604b0;  1 drivers
v000001fa0f403be0 .array "registers", 0 7, 7 0;
L_000001fa0f45fc90 .array/port v000001fa0f403be0, L_000001fa0f460550;
L_000001fa0f460550 .concat [ 3 2 0 0], v000001fa0f3e93b0_0, L_000001fa0f407120;
L_000001fa0f4604b0 .array/port v000001fa0f403be0, L_000001fa0f460690;
L_000001fa0f460690 .concat [ 3 2 0 0], v000001fa0f402420_0, L_000001fa0f407168;
S_000001fa0f3edab0 .scope module, "sign_extender_for_branch" "sign_extender" 3 360, 3 113 0, S_000001fa0f3a7c40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "INPUT";
    .port_info 1 /OUTPUT 32 "OUTPUT";
v000001fa0f403c80_0 .net "INPUT", 7 0, v000001fa0f3ea530_0;  alias, 1 drivers
v000001fa0f402ba0_0 .var "OUTPUT", 31 0;
E_000001fa0f39a970 .event anyedge, v000001fa0f3ea530_0;
S_000001fa0f3edc40 .scope module, "sign_extender_for_jump" "sign_extender" 3 356, 3 113 0, S_000001fa0f3a7c40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "INPUT";
    .port_info 1 /OUTPUT 32 "OUTPUT";
v000001fa0f4035a0_0 .net "INPUT", 7 0, v000001fa0f3e91d0_0;  alias, 1 drivers
v000001fa0f4021a0_0 .var "OUTPUT", 31 0;
E_000001fa0f39a9b0 .event anyedge, v000001fa0f3e91d0_0;
S_000001fa0f3ed790 .scope module, "twos_complement_mux" "mux_module8" 3 369, 3 32 0, S_000001fa0f3a7c40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v000001fa0f402240_0 .net "DATA1", 7 0, L_000001fa0f396ba0;  alias, 1 drivers
v000001fa0f4027e0_0 .net "DATA2", 7 0, v000001fa0f402b00_0;  alias, 1 drivers
v000001fa0f403820_0 .var "RESULT", 7 0;
v000001fa0f402380_0 .net "SELECT", 0 0, v000001fa0f3ea990_0;  alias, 1 drivers
E_000001fa0f39abf0 .event anyedge, v000001fa0f3ea990_0, v000001fa0f4027e0_0, v000001fa0f4026a0_0;
S_000001fa0f3ed920 .scope module, "twoscomp" "twos_complement" 3 367, 3 58 0, S_000001fa0f3a7c40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /OUTPUT 8 "RESULT";
v000001fa0f4024c0_0 .net "DATA", 7 0, L_000001fa0f396ba0;  alias, 1 drivers
v000001fa0f402b00_0 .var "RESULT", 7 0;
E_000001fa0f39ac70 .event anyedge, v000001fa0f4026a0_0;
    .scope S_000001fa0f3ed2e0;
T_0 ;
    %wait E_000001fa0f39a8f0;
    %load/vec4 v000001fa0f4036e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fa0f403140_0, 1;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001fa0f402880_0, 2;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001fa0f402060_0;
    %assign/vec4 v000001fa0f403140_0, 1;
    %load/vec4 v000001fa0f402060_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001fa0f402880_0, 2;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001fa0f34e8c0;
T_1 ;
    %wait E_000001fa0f39b3b0;
    %load/vec4 v000001fa0f3eafd0_0;
    %parti/s 9, 24, 6;
    %pad/u 8;
    %store/vec4 v000001fa0f3e9310_0, 0, 8;
    %load/vec4 v000001fa0f3eafd0_0;
    %parti/s 9, 8, 5;
    %pad/u 3;
    %store/vec4 v000001fa0f3e93b0_0, 0, 3;
    %load/vec4 v000001fa0f3eafd0_0;
    %parti/s 9, 0, 2;
    %pad/u 3;
    %store/vec4 v000001fa0f402420_0, 0, 3;
    %load/vec4 v000001fa0f3eafd0_0;
    %parti/s 9, 16, 6;
    %pad/u 3;
    %store/vec4 v000001fa0f403dc0_0, 0, 3;
    %load/vec4 v000001fa0f3eafd0_0;
    %parti/s 9, 0, 2;
    %pad/u 8;
    %store/vec4 v000001fa0f3eaf30_0, 0, 8;
    %load/vec4 v000001fa0f3eafd0_0;
    %parti/s 9, 16, 6;
    %pad/u 8;
    %store/vec4 v000001fa0f3ea530_0, 0, 8;
    %load/vec4 v000001fa0f3eafd0_0;
    %parti/s 9, 16, 6;
    %pad/u 8;
    %store/vec4 v000001fa0f3e91d0_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001fa0f3edc40;
T_2 ;
    %wait E_000001fa0f39a9b0;
    %load/vec4 v000001fa0f4035a0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 16777215, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fa0f4021a0_0, 4, 24;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fa0f4021a0_0, 4, 24;
T_2.1 ;
    %load/vec4 v000001fa0f4035a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fa0f4021a0_0, 4, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001fa0f3eddd0;
T_3 ;
    %wait E_000001fa0f39a8b0;
    %load/vec4 v000001fa0f403e60_0;
    %parti/s 30, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fa0f4022e0_0, 4, 30;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fa0f4022e0_0, 4, 2;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001fa0f34ea50;
T_4 ;
    %wait E_000001fa0f39a730;
    %load/vec4 v000001fa0f402e20_0;
    %load/vec4 v000001fa0f402920_0;
    %add;
    %store/vec4 v000001fa0f402ce0_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001fa0f3edab0;
T_5 ;
    %wait E_000001fa0f39a970;
    %load/vec4 v000001fa0f403c80_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 16777215, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fa0f402ba0_0, 4, 24;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fa0f402ba0_0, 4, 24;
T_5.1 ;
    %load/vec4 v000001fa0f403c80_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fa0f402ba0_0, 4, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001fa0f3ed470;
T_6 ;
    %wait E_000001fa0f39a870;
    %load/vec4 v000001fa0f403d20_0;
    %parti/s 30, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fa0f403320_0, 4, 30;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fa0f403320_0, 4, 2;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001fa0f2ee090;
T_7 ;
    %wait E_000001fa0f39ac30;
    %load/vec4 v000001fa0f3e9450_0;
    %load/vec4 v000001fa0f3ea210_0;
    %add;
    %store/vec4 v000001fa0f3e9a90_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001fa0f34da70;
T_8 ;
    %wait E_000001fa0f39a670;
    %delay 1, 0;
    %load/vec4 v000001fa0f3ea490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fa0f3ea030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3ea990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3ead50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3e9c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3ea3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3eae90_0, 0, 1;
    %jmp T_8.11;
T_8.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fa0f3ea030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3ea990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa0f3ead50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa0f3e9c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3ea3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3eae90_0, 0, 1;
    %jmp T_8.11;
T_8.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fa0f3ea030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3ea990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3ead50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa0f3e9c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3ea3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3eae90_0, 0, 1;
    %jmp T_8.11;
T_8.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001fa0f3ea030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3ea990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3ead50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa0f3e9c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3ea3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3eae90_0, 0, 1;
    %jmp T_8.11;
T_8.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001fa0f3ea030_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa0f3ea990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3ead50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa0f3e9c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3ea3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3eae90_0, 0, 1;
    %jmp T_8.11;
T_8.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001fa0f3ea030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3ea990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3ead50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa0f3e9c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3ea3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3eae90_0, 0, 1;
    %jmp T_8.11;
T_8.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001fa0f3ea030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3ea990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3ead50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa0f3e9c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3ea3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3eae90_0, 0, 1;
    %jmp T_8.11;
T_8.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fa0f3ea030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3ea990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3ead50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3e9c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3ea3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa0f3eae90_0, 0, 1;
    %jmp T_8.11;
T_8.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fa0f3ea030_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa0f3ea990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3ead50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3e9c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa0f3ea3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3eae90_0, 0, 1;
    %jmp T_8.11;
T_8.8 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001fa0f3ea030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3ea990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3ead50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa0f3e9c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3ea3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3eae90_0, 0, 1;
    %jmp T_8.11;
T_8.9 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001fa0f3ea030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3ea990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa0f3ead50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa0f3e9c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3ea3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3eae90_0, 0, 1;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001fa0f3ed600;
T_9 ;
    %wait E_000001fa0f39a8f0;
    %load/vec4 v000001fa0f402f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001fa0f403be0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001fa0f403be0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001fa0f403be0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001fa0f403be0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001fa0f403be0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001fa0f403be0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001fa0f403be0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001fa0f403be0, 0, 4;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001fa0f4029c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001fa0f402ec0_0;
    %load/vec4 v000001fa0f4033c0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001fa0f403be0, 0, 4;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001fa0f3ed920;
T_10 ;
    %wait E_000001fa0f39ac70;
    %delay 1, 0;
    %load/vec4 v000001fa0f4024c0_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v000001fa0f402b00_0, 0, 8;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001fa0f3ed790;
T_11 ;
    %wait E_000001fa0f39abf0;
    %load/vec4 v000001fa0f402380_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %load/vec4 v000001fa0f4027e0_0;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v000001fa0f402240_0;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %store/vec4 v000001fa0f403820_0, 0, 8;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001fa0f350e10;
T_12 ;
    %wait E_000001fa0f39aef0;
    %load/vec4 v000001fa0f3e96d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %load/vec4 v000001fa0f3eac10_0;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v000001fa0f3ea170_0;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v000001fa0f3e9b30_0, 0, 8;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001fa0f34d8e0;
T_13 ;
    %wait E_000001fa0f39b2b0;
    %load/vec4 v000001fa0f3e9bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.0, 8;
    %load/vec4 v000001fa0f3ea350_0;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v000001fa0f3e9130_0;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %store/vec4 v000001fa0f3e9770_0, 0, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001fa0f2ee860;
T_14 ;
    %wait E_000001fa0f39a830;
    %load/vec4 v000001fa0f403280_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %load/vec4 v000001fa0f402600_0;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v000001fa0f403000_0;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %store/vec4 v000001fa0f4031e0_0, 0, 32;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001fa0f34f630;
T_15 ;
    %wait E_000001fa0f3994b0;
    %load/vec4 v000001fa0f398510_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_15.0, 5;
    %load/vec4 v000001fa0f398330_0;
    %load/vec4 v000001fa0f398510_0;
    %sub;
    %store/vec4 v000001fa0f398470_0, 0, 8;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001fa0f398330_0;
    %load/vec4 v000001fa0f398510_0;
    %add;
    %store/vec4 v000001fa0f398470_0, 0, 8;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001fa0f350c80;
T_16 ;
    %wait E_000001fa0f39a7b0;
    %load/vec4 v000001fa0f3e9590_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v000001fa0f3ea710_0;
    %store/vec4 v000001fa0f3ea7b0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa0f3ea2b0_0, 0, 32;
T_16.2 ;
    %load/vec4 v000001fa0f3ea2b0_0;
    %load/vec4 v000001fa0f3e9590_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_16.3, 5;
    %load/vec4 v000001fa0f3ea7b0_0;
    %muli 2, 0, 8;
    %store/vec4 v000001fa0f3ea7b0_0, 0, 8;
    %load/vec4 v000001fa0f3ea2b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa0f3ea2b0_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001fa0f3e9590_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v000001fa0f3ea710_0;
    %store/vec4 v000001fa0f3ea7b0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa0f3ea2b0_0, 0, 32;
T_16.6 ;
    %load/vec4 v000001fa0f3ea2b0_0;
    %load/vec4 v000001fa0f3e9590_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_16.7, 5;
    %load/vec4 v000001fa0f3ea7b0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %div;
    %pad/u 8;
    %store/vec4 v000001fa0f3ea7b0_0, 0, 8;
    %load/vec4 v000001fa0f3ea2b0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001fa0f3ea2b0_0, 0, 32;
    %jmp T_16.6;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001fa0f34f4a0;
T_17 ;
    %wait E_000001fa0f39a2b0;
    %load/vec4 v000001fa0f3ea670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa0f3eaad0_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f3eaad0_0, 0, 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001fa0f34f4a0;
T_18 ;
    %wait E_000001fa0f3998f0;
    %load/vec4 v000001fa0f3e99f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %jmp T_18.6;
T_18.0 ;
    %delay 1, 0;
    %load/vec4 v000001fa0f3ea850_0;
    %store/vec4 v000001fa0f3e9d10_0, 0, 8;
    %jmp T_18.6;
T_18.1 ;
    %delay 2, 0;
    %load/vec4 v000001fa0f3ea670_0;
    %store/vec4 v000001fa0f3e9d10_0, 0, 8;
    %jmp T_18.6;
T_18.2 ;
    %delay 1, 0;
    %load/vec4 v000001fa0f3ea0d0_0;
    %store/vec4 v000001fa0f3e9d10_0, 0, 8;
    %jmp T_18.6;
T_18.3 ;
    %delay 1, 0;
    %load/vec4 v000001fa0f3e94f0_0;
    %store/vec4 v000001fa0f3e9d10_0, 0, 8;
    %jmp T_18.6;
T_18.4 ;
    %delay 2, 0;
    %load/vec4 v000001fa0f3e9ef0_0;
    %store/vec4 v000001fa0f3e9d10_0, 0, 8;
    %jmp T_18.6;
T_18.5 ;
    %delay 2, 0;
    %load/vec4 v000001fa0f3e9630_0;
    %store/vec4 v000001fa0f3e9d10_0, 0, 8;
    %jmp T_18.6;
T_18.6 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001fa0f3a78e0;
T_19 ;
    %vpi_call 2 31 "$readmemb", "instr_mem.mem", v000001fa0f406480, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_19;
    .scope S_000001fa0f3a78e0;
T_20 ;
    %vpi_call 2 46 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001fa0f3a78e0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa0f4063e0_0, 0, 32;
T_20.0 ;
    %load/vec4 v000001fa0f4063e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_20.1, 5;
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v000001fa0f403be0, v000001fa0f4063e0_0 > {0 0 0};
    %load/vec4 v000001fa0f4063e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa0f4063e0_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f405a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f406340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa0f406340_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa0f406340_0, 0, 1;
    %delay 300, 0;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_20;
    .scope S_000001fa0f3a78e0;
T_21 ;
    %delay 4, 0;
    %load/vec4 v000001fa0f405a80_0;
    %inv;
    %store/vec4 v000001fa0f405a80_0, 0, 1;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./alu.v";
    "./reg_file.v";
