## MIPS Pipeline Simulator
 Simulated a cycle accurate pipelined MIPS processor supporting 11, 32 bit instructions

## Multi Level Cache Simulator
 L1 and L2 caches implemented with 32 bit instruction set

## Branch Predictor
 Simulated a Correlating Branch Predictor with 2-bit Saturating counters and a k bit BHR
