INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/DL202010_Jones/Lab 10/Lab 10/Lab 10.srcs/sim_1/new/counter_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_test
