#-- Synopsys, Inc.
#-- Version E-2011.03L
#-- Project file C:\work\SWDemoProject\VersaBoard\DK-ECP3-DDR3-011\user_logic\par\diamond\impl1\run_options.txt
#-- Written on Tue Oct 25 15:57:17 2011


#project files
add_file -verilog "C:/lscc/1.3_20110802-1_3p.92/diamond/1.3/cae_library/synthesis/verilog/ecp3.v"
add_file -verilog "C:/work/SWDemoProject/VersaBoard/DK-ECP3-DDR3-011/user_logic/par/diamond/../../../core/ddr_p_eval/ddr3core/src/params/ddr3_sdram_mem_params.v"
add_file -verilog "C:/work/SWDemoProject/VersaBoard/DK-ECP3-DDR3-011/user_logic/par/diamond/../../src/ddr3_test_params.v"
add_file -verilog "C:/work/SWDemoProject/VersaBoard/DK-ECP3-DDR3-011/user_logic/par/diamond/../../src/led_15seg_drv.v"
add_file -verilog "C:/work/SWDemoProject/VersaBoard/DK-ECP3-DDR3-011/user_logic/par/diamond/../../src/lfsr128.v"
add_file -verilog "C:/work/SWDemoProject/VersaBoard/DK-ECP3-DDR3-011/user_logic/par/diamond/../../src/data_gen_chk.v"
add_file -verilog "C:/work/SWDemoProject/VersaBoard/DK-ECP3-DDR3-011/user_logic/par/diamond/../../src/ddr_ulogic.v"
add_file -verilog "C:/work/SWDemoProject/VersaBoard/DK-ECP3-DDR3-011/user_logic/par/diamond/../../../core/ddr_p_eval/models/ecp3/clk_phase.v"
add_file -verilog "C:/work/SWDemoProject/VersaBoard/DK-ECP3-DDR3-011/user_logic/par/diamond/../../../core/ddr_p_eval/models/ecp3/jitter_filter.v"
add_file -verilog "C:/work/SWDemoProject/VersaBoard/DK-ECP3-DDR3-011/user_logic/par/diamond/../../../core/ddr_p_eval/models/ecp3/clk_stop.v"
add_file -verilog "C:/work/SWDemoProject/VersaBoard/DK-ECP3-DDR3-011/user_logic/par/diamond/../../../core/ddr_p_eval/models/ecp3/pll_control.v"
add_file -verilog "C:/work/SWDemoProject/VersaBoard/DK-ECP3-DDR3-011/user_logic/par/diamond/../../../core/ddr_p_eval/models/ecp3/ddr3_pll.v"
add_file -verilog "C:/work/SWDemoProject/VersaBoard/DK-ECP3-DDR3-011/user_logic/par/diamond/../../../core/ddr_p_eval/models/ecp3/ddr3_clks.v"
add_file -verilog "C:/work/SWDemoProject/VersaBoard/DK-ECP3-DDR3-011/user_logic/par/diamond/../../../core/ddr3core_bb.v"
add_file -verilog "C:/work/SWDemoProject/VersaBoard/DK-ECP3-DDR3-011/user_logic/par/diamond/../../../core/ddr_p_eval/ddr3core/src/rtl/top/ecp3/ddr3_sdram_mem_top_wrapper.v"
add_file -verilog "C:/work/SWDemoProject/VersaBoard/DK-ECP3-DDR3-011/user_logic/par/diamond/../../src/ddr3_test_top.v"


#implementation: "impl1"
impl -add impl1 -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -num_critical_paths 3
set_option -num_startend_points 0
set_option -project_relative_includes 1
set_option -include_path {C:/work/SWDemoProject/VersaBoard/DK-ECP3-DDR3-011/core/ddr_p_eval/ddr3core/src/params;C:/work/SWDemoProject/VersaBoard/DK-ECP3-DDR3-011/user_logic/par/diamond}

#device options
set_option -technology LATTICE-ECP3
set_option -part LFE3_35EA
set_option -package FN484C
set_option -speed_grade -8
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "ddr3_test_top"

# mapper_options
set_option -frequency 200
set_option -auto_constrain_io 1
set_option -write_verilog 0
set_option -write_vhdl 0
set_option -resolve_multiple_driver 1

# Lattice XP
set_option -maxfan 100
set_option -disable_io_insertion 0
set_option -retiming 0
set_option -pipe 0
set_option -forcegsr false
set_option -fixgatedclocks 3
set_option -fixgeneratedclocks 3
set_option -update_models_cp 0

# NFilter
set_option -popfeed 0
set_option -constprop 0
set_option -createhierarchy 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 1
set_option -resource_sharing 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 0

#set result format/file last
project -result_file "./ecp3_ddr3_impl1.edi"

#set log file 
set_option log_file "C:/work/SWDemoProject/VersaBoard/DK-ECP3-DDR3-011/user_logic/par/diamond/impl1/ecp3_ddr3_impl1.srf" 
impl -active "impl1"
