# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "E:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../v1_00.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" \
"../../../../v1_00.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../v1_00.srcs/sources_1/new/WriteToRegister.v" \
"../../../../v1_00.srcs/sources_1/new/ascii2decimal.v" \
"../../../../v1_00.srcs/sources_1/new/ascii2hex.v" \
"../../../../v1_00.srcs/sources_1/new/async_receiver.v" \
"../../../../v1_00.srcs/sources_1/new/async_transmitter.v" \
"../../../../v1_00.srcs/sources_1/new/data_receiver_v1_00.v" \
"../../../../v1_00.srcs/sources_1/new/hex2ascii.v" \
"../../../../v1_00.srcs/sources_1/new/led_intensity_adjust.v" \

sv xil_defaultlib  --include "E:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../v1_00.srcs/sources_1/new/capture_waveform_data_v1_00.sv" \
"../../../../v1_00.srcs/sources_1/new/data_sender_v1_01.sv" \
"../../../../v1_00.srcs/sources_1/new/main_without_capture_waveform_data_v1_00.sv" \
"../../../../v1_00.srcs/sources_1/new/testbench_v1_00.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
