#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Mon Mar 23 19:59:13 2015
# Process ID: 23075
# Log file: /home/harri001/Lab1_32bits/vivado.log
# Journal file: /home/harri001/Lab1_32bits/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from /opt/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source hls_pr.tcl
# set outputDir ./pr
# file mkdir $outputDir
# read_verilog [glob poly_proj/solution_poly/syn/verilog/*.v]
# synth_design -top poly  -part xc7v585tffg1157-3
Command: synth_design -top poly -part xc7v585tffg1157-3

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7v585t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7v585t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 777.207 ; gain = 148.391
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'poly' [/home/harri001/Lab1_32bits/poly_proj/solution_poly/syn/verilog/poly.v:12]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 3'b000 
	Parameter ap_ST_st2_fsm_1 bound to: 3'b001 
	Parameter ap_ST_st3_fsm_2 bound to: 3'b010 
	Parameter ap_ST_st4_fsm_3 bound to: 3'b011 
	Parameter ap_ST_st5_fsm_4 bound to: 3'b100 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'poly_mul_32s_32s_32_3' [/home/harri001/Lab1_32bits/poly_proj/solution_poly/syn/verilog/poly_mul_32s_32s_32_3.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'poly_mul_32s_32s_32_3_Mul3S_0' [/home/harri001/Lab1_32bits/poly_proj/solution_poly/syn/verilog/poly_mul_32s_32s_32_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'poly_mul_32s_32s_32_3_Mul3S_0' (1#1) [/home/harri001/Lab1_32bits/poly_proj/solution_poly/syn/verilog/poly_mul_32s_32s_32_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'poly_mul_32s_32s_32_3' (2#1) [/home/harri001/Lab1_32bits/poly_proj/solution_poly/syn/verilog/poly_mul_32s_32s_32_3.v:34]
INFO: [Synth 8-256] done synthesizing module 'poly' (3#1) [/home/harri001/Lab1_32bits/poly_proj/solution_poly/syn/verilog/poly.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 812.027 ; gain = 183.211
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 812.027 ; gain = 183.211
---------------------------------------------------------------------------------

INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_fsm_reg' in module 'poly'
INFO: [Synth 8-3354] encoded FSM with state register 'ap_CS_fsm_reg' using encoding 'one-hot' in module 'poly'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7v585tffg1157-3
Loading clock regions from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/virtex7/virtex7/xc7v585t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/virtex7/virtex7/xc7v585t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/virtex7/virtex7/xc7v585t/ffg1157/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.4/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/virtex7/ConfigModes.xml
Part Resources:
DSPs: 1260 (col length:180)
BRAMs: 1590 (col length: RAMB18 180 RAMB36 90)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1214.547 ; gain = 585.730
---------------------------------------------------------------------------------

No constraint files found.

---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               15 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module poly 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module poly_mul_32s_32s_32_3_Mul3S_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               15 Bit    Registers := 3     
Module poly_mul_32s_32s_32_3 
Detailed RTL Component Info : 

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[47] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[46] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[45] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[44] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[43] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[42] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[41] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[40] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[39] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[38] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[37] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[36] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[35] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[34] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[33] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[32] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[31] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[30] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[29] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[28] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[27] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[26] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[25] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[24] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[23] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[22] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[21] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[20] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[19] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[18] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[17] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[16] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[15] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[47] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[46] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[45] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[44] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[43] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[42] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[41] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[40] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[39] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[38] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[37] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[36] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[35] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[34] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[33] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[32] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[31] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[30] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[29] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[28] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[27] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[26] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[25] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[24] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[23] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[22] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[21] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[20] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[19] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[18] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3332] Sequential element (\poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg[17] ) is unused and will be removed from module poly.
WARNING: [Synth 8-3936] Found unconnected internal register 'poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/harri001/Lab1_32bits/poly_proj/solution_poly/syn/verilog/poly_mul_32s_32s_32_3.v:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg' and it is trimmed from '48' to '17' bits. [/home/harri001/Lab1_32bits/poly_proj/solution_poly/syn/verilog/poly_mul_32s_32s_32_3.v:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/harri001/Lab1_32bits/poly_proj/solution_poly/syn/verilog/poly_mul_32s_32s_32_3.v:22]
DSP Report: Generating DSP poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register A is absorbed into DSP poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg.
DSP Report: register B is absorbed into DSP poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg.
DSP Report: register poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg is absorbed into DSP poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg.
DSP Report: operator poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/tmp_product is absorbed into DSP poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg.
DSP Report: operator poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/tmp_product is absorbed into DSP poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register A is absorbed into DSP poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/tmp_product.
DSP Report: operator poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/tmp_product is absorbed into DSP poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/tmp_product.
DSP Report: operator poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/tmp_product is absorbed into DSP poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/tmp_product.
DSP Report: Generating DSP poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg, operation Mode is: ((PCIN>>17)+A2*B2)'.
DSP Report: register B is absorbed into DSP poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg.
DSP Report: register poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg is absorbed into DSP poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg.
DSP Report: operator poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/tmp_product is absorbed into DSP poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg.
DSP Report: operator poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/tmp_product is absorbed into DSP poly_mul_32s_32s_32_3_U1/poly_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1216.543 ; gain = 587.727
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP:
+------------------------------+---------------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
|Module Name                   | OP MODE             | Neg Edge Clk | A Size (Signed?) | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | PREG | 
+------------------------------+---------------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
|poly_mul_32s_32s_32_3_Mul3S_0 | (A2*B2)'            | No           | 15 (Y)           | 15 (N) | 48 (N) | 25 (N) | 15 (Y) | 1    | 1    | 1    | 1    | 1    | 
|poly_mul_32s_32s_32_3_Mul3S_0 | A2*B2               | No           | 18 (N)           | 18 (N) | 48 (N) | 25 (N) | 48 (Y) | 1    | 1    | 1    | 1    | 0    | 
|poly_mul_32s_32s_32_3_Mul3S_0 | ((PCIN>>17)+A2*B2)' | No           | 15 (N)           | 15 (Y) | 15 (Y) | 25 (N) | 15 (Y) | 1    | 1    | 1    | 1    | 1    | 
+------------------------------+---------------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\FSM_onehot_ap_CS_fsm_reg[5] )
WARNING: [Synth 8-3332] Sequential element (\FSM_onehot_ap_CS_fsm_reg[5] ) is unused and will be removed from module poly.
No constraint files found.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1237.574 ; gain = 608.758
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1237.574 ; gain = 608.758
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1237.574 ; gain = 608.758
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Gated Clock Conversion mode: off
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1237.574 ; gain = 608.758
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1237.574 ; gain = 608.758
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1237.574 ; gain = 608.758
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    20|
|3     |DSP48E1 |     3|
|4     |LUT1    |    36|
|5     |LUT2    |    45|
|6     |LUT5    |     6|
|7     |LUT6    |     2|
|8     |FDRE    |    85|
|9     |FDSE    |     1|
|10    |IBUF    |    35|
|11    |OBUF    |    36|
+------+--------+------+

Report Instance Areas: 
+------+------------------------------------+------------------------------+------+
|      |Instance                            |Module                        |Cells |
+------+------------------------------------+------------------------------+------+
|1     |top                                 |                              |   270|
|2     |  poly_mul_32s_32s_32_3_U1          |poly_mul_32s_32s_32_3         |    40|
|3     |    poly_mul_32s_32s_32_3_Mul3S_0_U |poly_mul_32s_32s_32_3_Mul3S_0 |    40|
+------+------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1237.574 ; gain = 608.758
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 68 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1237.574 ; gain = 608.758
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1755.949 ; gain = 1031.738
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7v585t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7v585t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1758.961 ; gain = 3.008

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19907f122

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1758.961 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 33 cells.
Phase 2 Constant Propagation | Checksum: 1b96bb8d5

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1758.961 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 122 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: c2ac3af4

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1758.961 ; gain = 0.000
Ending Logic Optimization Task | Checksum: c2ac3af4

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1758.961 ; gain = 0.000
Implement Debug Cores | Checksum: 19907f122
Logic Optimization | Checksum: 19907f122

Starting Power Optimization Task
Ending Power Optimization Task | Checksum: c2ac3af4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1758.961 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7v585t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7v585t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1758.965 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1758.965 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 99f8b879

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1758.965 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 99f8b879

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1758.965 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 99f8b879

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1758.965 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: e6275572

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1758.965 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
Phase 1.1.5 Implementation Feasibility check | Checksum: e6275572

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1758.965 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: e6275572

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1758.965 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17f17df00

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1785.652 ; gain = 26.688

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design
Phase 1.1.8.1 Place Init Design | Checksum: 199fcb269

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1788.652 ; gain = 29.688
Phase 1.1.8 Build Placer Netlist Model | Checksum: 199fcb269

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1788.652 ; gain = 29.688

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 199fcb269

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1788.652 ; gain = 29.688
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 199fcb269

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1788.652 ; gain = 29.688
Phase 1.1 Placer Initialization Core | Checksum: 199fcb269

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1788.652 ; gain = 29.688
Phase 1 Placer Initialization | Checksum: 199fcb269

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1788.652 ; gain = 29.688

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 17e0c3e63

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1819.605 ; gain = 60.641

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17e0c3e63

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1819.605 ; gain = 60.641

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d3875136

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1819.605 ; gain = 60.641

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13d7c4521

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1819.605 ; gain = 60.641

Phase 3.4 Commit Small Macros & Core Logic
Phase 3.4 Commit Small Macros & Core Logic | Checksum: 14eb8c7d5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1867.367 ; gain = 108.402

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 14eb8c7d5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1867.367 ; gain = 108.402
Phase 3 Detail Placement | Checksum: 14eb8c7d5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1867.367 ; gain = 108.402

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 14eb8c7d5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1867.367 ; gain = 108.402

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14eb8c7d5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1867.367 ; gain = 108.402

Phase 4.3 Placer Reporting

Phase 4.3.1 Congestion Reporting
Phase 4.3.1 Congestion Reporting | Checksum: 14eb8c7d5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1867.367 ; gain = 108.402

Phase 4.3.2 updateTiming final
Phase 4.3.2 updateTiming final | Checksum: 14eb8c7d5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1867.367 ; gain = 108.402
Phase 4.3 Placer Reporting | Checksum: 14eb8c7d5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1867.367 ; gain = 108.402

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 11b4a21b3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1867.367 ; gain = 108.402
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11b4a21b3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1867.367 ; gain = 108.402
Ending Placer Task | Checksum: e4ab7487

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1867.367 ; gain = 108.402
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7v585t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7v585t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: e4ab7487

Time (s): cpu = 00:01:15 ; elapsed = 00:00:51 . Memory (MB): peak = 2175.398 ; gain = 227.016
Phase 1 Build RT Design | Checksum: 138585225

Time (s): cpu = 00:01:15 ; elapsed = 00:00:51 . Memory (MB): peak = 2175.398 ; gain = 227.016

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Restore Routing
Phase 2.1 Restore Routing | Checksum: 138585225

Time (s): cpu = 00:01:15 ; elapsed = 00:00:52 . Memory (MB): peak = 2217.773 ; gain = 269.391

Phase 2.2 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.2 Special Net Routing | Checksum: 16a3bfb45

Time (s): cpu = 00:01:16 ; elapsed = 00:00:52 . Memory (MB): peak = 2217.773 ; gain = 269.391

Phase 2.3 Local Clock Net Routing
Phase 2.3 Local Clock Net Routing | Checksum: 16a3bfb45

Time (s): cpu = 00:01:16 ; elapsed = 00:00:52 . Memory (MB): peak = 2217.773 ; gain = 269.391
Phase 2 Router Initialization | Checksum: 16a3bfb45

Time (s): cpu = 00:01:16 ; elapsed = 00:00:52 . Memory (MB): peak = 2217.773 ; gain = 269.391

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f7f9d81e

Time (s): cpu = 00:01:16 ; elapsed = 00:00:52 . Memory (MB): peak = 2217.773 ; gain = 269.391

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 117dba444

Time (s): cpu = 00:01:16 ; elapsed = 00:00:52 . Memory (MB): peak = 2217.773 ; gain = 269.391
Phase 4.1 Global Iteration 0 | Checksum: 117dba444

Time (s): cpu = 00:01:16 ; elapsed = 00:00:52 . Memory (MB): peak = 2217.773 ; gain = 269.391
Phase 4 Rip-up And Reroute | Checksum: 117dba444

Time (s): cpu = 00:01:16 ; elapsed = 00:00:52 . Memory (MB): peak = 2217.773 ; gain = 269.391

Phase 5 Post Hold Fix
Phase 5 Post Hold Fix | Checksum: 117dba444

Time (s): cpu = 00:01:16 ; elapsed = 00:00:52 . Memory (MB): peak = 2217.773 ; gain = 269.391

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0158765 %
  Global Horizontal Routing Utilization  = 0.0105924 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 34.2342%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 22.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 20.5882%, No Congested Regions.

Phase 6 Verifying routed nets

 Verification completed successfully
Phase 6 Verifying routed nets | Checksum: 117dba444

Time (s): cpu = 00:01:16 ; elapsed = 00:00:52 . Memory (MB): peak = 2217.773 ; gain = 269.391

Phase 7 Depositing Routes
Phase 7 Depositing Routes | Checksum: 1231cf81d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:52 . Memory (MB): peak = 2217.773 ; gain = 269.391
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 1231cf81d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:53 . Memory (MB): peak = 2217.773 ; gain = 269.391

Routing Is Done.

Time (s): cpu = 00:01:16 ; elapsed = 00:00:53 . Memory (MB): peak = 2217.773 ; gain = 269.391
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:17 ; elapsed = 00:00:53 . Memory (MB): peak = 2217.773 ; gain = 350.406
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 23 20:00:44 2015...
