Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Oct 17 17:51:29 2024
| Host         : falcon running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -hierarchical -file fpga_utilization_hierarchical.rpt
| Design       : fpga
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------------------+-------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                                      Instance                                      |                            Module                           | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+------------------------------------------------------------------------------------+-------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| fpga                                                                               |                                                       (top) |       3697 |       3394 |     116 |  187 | 5579 |      7 |      4 |          0 |
|   (fpga)                                                                           |                                                       (top) |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|   core_inst                                                                        |                                                   fpga_core |       1791 |       1699 |      92 |    0 | 2732 |      6 |      3 |          0 |
|     (core_inst)                                                                    |                                                   fpga_core |         33 |         33 |       0 |    0 |   11 |      0 |      0 |          0 |
|     eth_axis_rx_inst                                                               |                                                 eth_axis_rx |         29 |         29 |       0 |    0 |   95 |      0 |      0 |          0 |
|     eth_axis_tx_inst                                                               |                                                 eth_axis_tx |         51 |         51 |       0 |    0 |   83 |      0 |      0 |          0 |
|     eth_mac_inst                                                                   |                                            eth_mac_mii_fifo |        323 |        323 |       0 |    0 |  470 |      2 |      1 |          0 |
|       (eth_mac_inst)                                                               |                                            eth_mac_mii_fifo |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       eth_mac_1g_mii_inst                                                          |                                                 eth_mac_mii |        163 |        163 |       0 |    0 |  175 |      0 |      0 |          0 |
|         eth_mac_1g_inst                                                            |                                                  eth_mac_1g |        160 |        160 |       0 |    0 |  167 |      0 |      0 |          0 |
|           axis_gmii_rx_inst                                                        |                                                axis_gmii_rx |         69 |         69 |       0 |    0 |   98 |      0 |      0 |          0 |
|             (axis_gmii_rx_inst)                                                    |                                                axis_gmii_rx |         36 |         36 |       0 |    0 |   98 |      0 |      0 |          0 |
|             eth_crc_8                                                              |                                                      lfsr_0 |         33 |         33 |       0 |    0 |    0 |      0 |      0 |          0 |
|           axis_gmii_tx_inst                                                        |                                                axis_gmii_tx |         91 |         91 |       0 |    0 |   69 |      0 |      0 |          0 |
|             (axis_gmii_tx_inst)                                                    |                                                axis_gmii_tx |         58 |         58 |       0 |    0 |   69 |      0 |      0 |          0 |
|             eth_crc_8                                                              |                                                        lfsr |         33 |         33 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mii_phy_if_inst                                                            |                                                  mii_phy_if |          3 |          3 |       0 |    0 |    8 |      0 |      0 |          0 |
|           (mii_phy_if_inst)                                                        |                                                  mii_phy_if |          2 |          2 |       0 |    0 |    8 |      0 |      0 |          0 |
|           rx_ssio_sdr_inst                                                         |                                                 ssio_sdr_in |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       rx_fifo                                                                      |                     axis_async_fifo_adapter__parameterized0 |         73 |         73 |       0 |    0 |  147 |      1 |      1 |          0 |
|         fifo_inst                                                                  |                             axis_async_fifo__parameterized0 |         73 |         73 |       0 |    0 |  147 |      1 |      1 |          0 |
|       tx_fifo                                                                      |                                     axis_async_fifo_adapter |         90 |         90 |       0 |    0 |  148 |      1 |      0 |          0 |
|         fifo_inst                                                                  |                                             axis_async_fifo |         90 |         90 |       0 |    0 |  148 |      1 |      0 |          0 |
|     udp_complete_inst                                                              |                                                udp_complete |       1341 |       1249 |      92 |    0 | 2030 |      2 |      1 |          0 |
|       (udp_complete_inst)                                                          |                                                udp_complete |          0 |          0 |       0 |    0 |   11 |      0 |      0 |          0 |
|       ip_arb_mux_inst                                                              |                                                  ip_arb_mux |         34 |         34 |       0 |    0 |   90 |      0 |      0 |          0 |
|         (ip_arb_mux_inst)                                                          |                                                  ip_arb_mux |         27 |         27 |       0 |    0 |   89 |      0 |      0 |          0 |
|         arb_inst                                                                   |                                                   arbiter_1 |          7 |          7 |       0 |    0 |    1 |      0 |      0 |          0 |
|       ip_complete_inst                                                             |                                                 ip_complete |        853 |        837 |      16 |    0 | 1339 |      1 |      1 |          0 |
|         (ip_complete_inst)                                                         |                                                 ip_complete |          2 |          2 |       0 |    0 |    3 |      0 |      0 |          0 |
|         arp_inst                                                                   |                                                         arp |        399 |        383 |      16 |    0 |  874 |      1 |      1 |          0 |
|           (arp_inst)                                                               |                                                         arp |         72 |         72 |       0 |    0 |  317 |      0 |      0 |          0 |
|           arp_cache_inst                                                           |                                                   arp_cache |        160 |        144 |      16 |    0 |  113 |      1 |      1 |          0 |
|           arp_eth_rx_inst                                                          |                                                  arp_eth_rx |        110 |        110 |       0 |    0 |  283 |      0 |      0 |          0 |
|           arp_eth_tx_inst                                                          |                                                  arp_eth_tx |         58 |         58 |       0 |    0 |  161 |      0 |      0 |          0 |
|         eth_arb_mux_inst                                                           |                                                 eth_arb_mux |         30 |         30 |       0 |    0 |   80 |      0 |      0 |          0 |
|           (eth_arb_mux_inst)                                                       |                                                 eth_arb_mux |          3 |          3 |       0 |    0 |   77 |      0 |      0 |          0 |
|           arb_inst                                                                 |                                                     arbiter |         27 |         27 |       0 |    0 |    3 |      0 |      0 |          0 |
|         ip_inst                                                                    |                                                          ip |        424 |        424 |       0 |    0 |  382 |      0 |      0 |          0 |
|           (ip_inst)                                                                |                                                          ip |          4 |          4 |       0 |    0 |   55 |      0 |      0 |          0 |
|           ip_eth_rx_inst                                                           |                                                   ip_eth_rx |        150 |        150 |       0 |    0 |  139 |      0 |      0 |          0 |
|           ip_eth_tx_inst                                                           |                                                   ip_eth_tx |        270 |        270 |       0 |    0 |  188 |      0 |      0 |          0 |
|       udp_inst                                                                     |                                                         udp |        455 |        379 |      76 |    0 |  590 |      1 |      0 |          0 |
|         udp_checksum_gen_inst                                                      |                                            udp_checksum_gen |        256 |        180 |      76 |    0 |  274 |      1 |      0 |          0 |
|           (udp_checksum_gen_inst)                                                  |                                            udp_checksum_gen |        234 |        158 |      76 |    0 |  237 |      0 |      0 |          0 |
|           payload_fifo                                                             |                                                   axis_fifo |         22 |         22 |       0 |    0 |   37 |      1 |      0 |          0 |
|         udp_ip_rx_inst                                                             |                                                   udp_ip_rx |         85 |         85 |       0 |    0 |  135 |      0 |      0 |          0 |
|         udp_ip_tx_inst                                                             |                                                   udp_ip_tx |        115 |        115 |       0 |    0 |  181 |      0 |      0 |          0 |
|     udp_payload_fifo                                                               |                                   axis_fifo__parameterized0 |         17 |         17 |       0 |    0 |   43 |      2 |      1 |          0 |
|   dbg_hub                                                                          |                                                     dbg_hub |        448 |        424 |      24 |    0 |  741 |      0 |      0 |          0 |
|     (dbg_hub)                                                                      |                                                     dbg_hub |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|     inst                                                                           |                                          xsdbm_v3_0_0_xsdbm |        448 |        424 |      24 |    0 |  741 |      0 |      0 |          0 |
|       BSCANID.u_xsdbm_id                                                           |                                       xsdbm_v3_0_0_xsdbm_id |        448 |        424 |      24 |    0 |  741 |      0 |      0 |          0 |
|         (BSCANID.u_xsdbm_id)                                                       |                                       xsdbm_v3_0_0_xsdbm_id |         35 |         35 |       0 |    0 |   34 |      0 |      0 |          0 |
|         CORE_XSDB.UUT_MASTER                                                       |                                      xsdbm_v3_0_0_icon2xsdb |        272 |        248 |      24 |    0 |  554 |      0 |      0 |          0 |
|           U_ICON_INTERFACE                                                         |                                             xsdbm_v3_0_0_if |        163 |        139 |      24 |    0 |  450 |      0 |      0 |          0 |
|             (U_ICON_INTERFACE)                                                     |                                             xsdbm_v3_0_0_if |          6 |          6 |       0 |    0 |   15 |      0 |      0 |          0 |
|             U_CMD1                                                                 |                                        xsdbm_v3_0_0_ctl_reg |          2 |          2 |       0 |    0 |   10 |      0 |      0 |          0 |
|             U_CMD2                                                                 |                                       xsdbm_v3_0_0_stat_reg |          5 |          5 |       0 |    0 |   22 |      0 |      0 |          0 |
|             U_CMD3                                                                 |                       xsdbm_v3_0_0_stat_reg__parameterized0 |          4 |          4 |       0 |    0 |   18 |      0 |      0 |          0 |
|             U_CMD4                                                                 |                        xsdbm_v3_0_0_ctl_reg__parameterized0 |          9 |          9 |       0 |    0 |   62 |      0 |      0 |          0 |
|             U_CMD5                                                                 |                        xsdbm_v3_0_0_ctl_reg__parameterized1 |          9 |          9 |       0 |    0 |   42 |      0 |      0 |          0 |
|             U_CMD6_RD                                                              |                                          xsdbm_v3_0_0_rdreg |         67 |         55 |      12 |    0 |  134 |      0 |      0 |          0 |
|               (U_CMD6_RD)                                                          |                                          xsdbm_v3_0_0_rdreg |          2 |          2 |       0 |    0 |   20 |      0 |      0 |          0 |
|               U_RD_FIFO                                                            |                                         xsdbm_v3_0_0_rdfifo |         65 |         53 |      12 |    0 |  114 |      0 |      0 |          0 |
|                 (U_RD_FIFO)                                                        |                                         xsdbm_v3_0_0_rdfifo |         18 |         18 |       0 |    0 |    0 |      0 |      0 |          0 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                              |                      fifo_generator_v13_1_5__parameterized0 |         47 |         35 |      12 |    0 |  114 |      0 |      0 |          0 |
|                   (SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst)                          |                      fifo_generator_v13_1_5__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|                   inst_fifo_gen                                                    |                fifo_generator_v13_1_5_synth__parameterized0 |         47 |         35 |      12 |    0 |  114 |      0 |      0 |          0 |
|                     gconvfifo.rf                                                   |                          fifo_generator_top__parameterized0 |         47 |         35 |      12 |    0 |  114 |      0 |      0 |          0 |
|                       grf.rf                                                       |                      fifo_generator_ramfifo__parameterized0 |         47 |         35 |      12 |    0 |  114 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |                                               clk_x_pntrs_7 |         12 |         12 |       0 |    0 |   32 |      0 |      0 |          0 |
|                           (gntv_or_sync_fifo.gcx.clkx)                             |                                               clk_x_pntrs_7 |         10 |         10 |       0 |    0 |   16 |      0 |      0 |          0 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |                          synchronizer_ff__parameterized0_19 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |                          synchronizer_ff__parameterized0_20 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |                          synchronizer_ff__parameterized0_21 |          1 |          1 |       0 |    0 |    4 |      0 |      0 |          0 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |                          synchronizer_ff__parameterized0_22 |          1 |          1 |       0 |    0 |    4 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                   |                                    rd_logic__parameterized0 |         14 |         14 |       0 |    0 |   19 |      0 |      0 |          0 |
|                           gr1.gr1_int.rfwft                                        |                                                     rd_fwft |          7 |          7 |       0 |    0 |    8 |      0 |      0 |          0 |
|                           gras.rsts                                                |                                       rd_status_flags_as_17 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|                           grhf.rhf                                                 |                        rd_handshaking_flags__parameterized0 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                           rpntr                                                    |                                              rd_bin_cntr_18 |          7 |          7 |       0 |    0 |    8 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                   |                                    wr_logic__parameterized0 |          5 |          5 |       0 |    0 |   15 |      0 |      0 |          0 |
|                           gwas.wsts                                                |                                       wr_status_flags_as_14 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |          0 |
|                           gwhf.whf                                                 |                                     wr_handshaking_flags_15 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                           wpntr                                                    |                                              wr_bin_cntr_16 |          3 |          3 |       0 |    0 |   12 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.mem                                      |                                      memory__parameterized0 |         12 |          0 |      12 |    0 |   32 |      0 |      0 |          0 |
|                           (gntv_or_sync_fifo.mem)                                  |                                      memory__parameterized0 |          0 |          0 |       0 |    0 |   16 |      0 |      0 |          0 |
|                           gdm.dm_gen.dm                                            |                                                     dmem_13 |         12 |          0 |      12 |    0 |   16 |      0 |      0 |          0 |
|                         rstblk                                                     |                                         reset_blk_ramfifo_8 |          4 |          4 |       0 |    0 |   16 |      0 |      0 |          0 |
|                           (rstblk)                                                 |                                         reset_blk_ramfifo_8 |          0 |          0 |       0 |    0 |   12 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                           synchronizer_ff_9 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                                          synchronizer_ff_10 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                                          synchronizer_ff_11 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                                          synchronizer_ff_12 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|             U_CMD6_WR                                                              |                                          xsdbm_v3_0_0_wrreg |         46 |         34 |      12 |    0 |  110 |      0 |      0 |          0 |
|               (U_CMD6_WR)                                                          |                                          xsdbm_v3_0_0_wrreg |          2 |          2 |       0 |    0 |   20 |      0 |      0 |          0 |
|               U_WR_FIFO                                                            |                                         xsdbm_v3_0_0_wrfifo |         44 |         32 |      12 |    0 |   90 |      0 |      0 |          0 |
|                 (U_WR_FIFO)                                                        |                                         xsdbm_v3_0_0_wrfifo |          2 |          2 |       0 |    0 |    0 |      0 |      0 |          0 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                              |                                      fifo_generator_v13_1_5 |         42 |         30 |      12 |    0 |   90 |      0 |      0 |          0 |
|                   (SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst)                          |                                      fifo_generator_v13_1_5 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|                   inst_fifo_gen                                                    |                                fifo_generator_v13_1_5_synth |         42 |         30 |      12 |    0 |   90 |      0 |      0 |          0 |
|                     gconvfifo.rf                                                   |                                          fifo_generator_top |         42 |         30 |      12 |    0 |   90 |      0 |      0 |          0 |
|                       grf.rf                                                       |                                      fifo_generator_ramfifo |         42 |         30 |      12 |    0 |   90 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |                                                 clk_x_pntrs |         11 |         11 |       0 |    0 |   32 |      0 |      0 |          0 |
|                           (gntv_or_sync_fifo.gcx.clkx)                             |                                                 clk_x_pntrs |          9 |          9 |       0 |    0 |   16 |      0 |      0 |          0 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |                             synchronizer_ff__parameterized0 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |                           synchronizer_ff__parameterized0_4 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |          0 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |                           synchronizer_ff__parameterized0_5 |          1 |          1 |       0 |    0 |    4 |      0 |      0 |          0 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |                           synchronizer_ff__parameterized0_6 |          1 |          1 |       0 |    0 |    4 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                   |                                                    rd_logic |         10 |         10 |       0 |    0 |   11 |      0 |      0 |          0 |
|                           gras.rsts                                                |                                          rd_status_flags_as |          2 |          2 |       0 |    0 |    2 |      0 |      0 |          0 |
|                           grhf.rhf                                                 |                                        rd_handshaking_flags |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                           rpntr                                                    |                                                 rd_bin_cntr |          8 |          8 |       0 |    0 |    8 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                   |                                                    wr_logic |          5 |          5 |       0 |    0 |   15 |      0 |      0 |          0 |
|                           gwas.wsts                                                |                                          wr_status_flags_as |          2 |          2 |       0 |    0 |    2 |      0 |      0 |          0 |
|                           gwhf.whf                                                 |                                        wr_handshaking_flags |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|                           wpntr                                                    |                                                 wr_bin_cntr |          3 |          3 |       0 |    0 |   12 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.mem                                      |                                                      memory |         12 |          0 |      12 |    0 |   16 |      0 |      0 |          0 |
|                           gdm.dm_gen.dm                                            |                                                        dmem |         12 |          0 |      12 |    0 |   16 |      0 |      0 |          0 |
|                         rstblk                                                     |                                           reset_blk_ramfifo |          4 |          4 |       0 |    0 |   16 |      0 |      0 |          0 |
|                           (rstblk)                                                 |                                           reset_blk_ramfifo |          0 |          0 |       0 |    0 |   12 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                             synchronizer_ff |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                                           synchronizer_ff_1 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                                           synchronizer_ff_2 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                                           synchronizer_ff_3 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|             U_CMD7_CTL                                                             |                        xsdbm_v3_0_0_ctl_reg__parameterized2 |          2 |          2 |       0 |    0 |   12 |      0 |      0 |          0 |
|             U_CMD7_STAT                                                            |                     xsdbm_v3_0_0_stat_reg__parameterized0_0 |          4 |          4 |       0 |    0 |   18 |      0 |      0 |          0 |
|             U_STATIC_STATUS                                                        |                               xsdbm_v3_0_0_if_static_status |          9 |          9 |       0 |    0 |    7 |      0 |      0 |          0 |
|           U_XSDB_ADDRESS_CONTROLLER                                                |                                       xsdbm_v3_0_0_addr_ctl |         18 |         18 |       0 |    0 |   19 |      0 |      0 |          0 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                           |                                xsdbm_v3_0_0_burst_wdlen_ctl |         23 |         23 |       0 |    0 |   20 |      0 |      0 |          0 |
|           U_XSDB_BUS_CONTROLLER                                                    |                                        xsdbm_v3_0_0_bus_ctl |         69 |         69 |       0 |    0 |   48 |      0 |      0 |          0 |
|             (U_XSDB_BUS_CONTROLLER)                                                |                                        xsdbm_v3_0_0_bus_ctl |         12 |         12 |       0 |    0 |   37 |      0 |      0 |          0 |
|             U_RD_ABORT_FLAG                                                        |                    xsdbm_v3_0_0_bus_ctl_flg__parameterized0 |          7 |          7 |       0 |    0 |    1 |      0 |      0 |          0 |
|             U_RD_REQ_FLAG                                                          |                                    xsdbm_v3_0_0_bus_ctl_flg |          6 |          6 |       0 |    0 |    2 |      0 |      0 |          0 |
|             U_TIMER                                                                |                                    xsdbm_v3_0_0_bus_ctl_cnt |         47 |         47 |       0 |    0 |    8 |      0 |      0 |          0 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |                                 xsdbm_v3_0_0_bus_mstr2sl_if |          0 |          0 |       0 |    0 |   17 |      0 |      0 |          0 |
|             (U_XSDB_BUS_MSTR2SL_PORT_IFACE)                                        |                                 xsdbm_v3_0_0_bus_mstr2sl_if |          0 |          0 |       0 |    0 |   17 |      0 |      0 |          0 |
|             U_RD_DIN_BUS_MUX                                                       |                                    ltlib_v1_0_1_generic_mux |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|         CORE_XSDB.U_ICON                                                           |                                           xsdbm_v3_0_0_icon |         17 |         17 |       0 |    0 |   28 |      0 |      0 |          0 |
|           (CORE_XSDB.U_ICON)                                                       |                                           xsdbm_v3_0_0_icon |          1 |          1 |       0 |    0 |    3 |      0 |      0 |          0 |
|           U_CMD                                                                    |                                     xsdbm_v3_0_0_cmd_decode |          9 |          9 |       0 |    0 |   10 |      0 |      0 |          0 |
|           U_STAT                                                                   |                                           xsdbm_v3_0_0_stat |          5 |          5 |       0 |    0 |    7 |      0 |      0 |          0 |
|           U_SYNC                                                                   |                                           xsdbm_v3_0_0_sync |          3 |          3 |       0 |    0 |    8 |      0 |      0 |          0 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                              |                                          ltlib_v1_0_1_bscan |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                            |                                   xsdbm_v3_0_0_bscan_switch |        124 |        124 |       0 |    0 |  125 |      0 |      0 |          0 |
|   sync_reset_inst                                                                  |                                                  sync_reset |          3 |          3 |       0 |    0 |    4 |      0 |      0 |          0 |
|   u_ila_0                                                                          |                                                     u_ila_0 |       1455 |       1268 |       0 |  187 | 2102 |      1 |      1 |          0 |
|     (u_ila_0)                                                                      |                                                     u_ila_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|     inst                                                                           |                                             ila_v6_2_14_ila |       1455 |       1268 |       0 |  187 | 2102 |      1 |      1 |          0 |
|       (inst)                                                                       |                                             ila_v6_2_14_ila |          1 |          1 |       0 |    0 |    6 |      0 |      0 |          0 |
|       ila_core_inst                                                                |                                        ila_v6_2_14_ila_core |       1454 |       1267 |       0 |  187 | 2096 |      1 |      1 |          0 |
|         (ila_core_inst)                                                            |                                        ila_v6_2_14_ila_core |         24 |          0 |       0 |   24 |   91 |      0 |      0 |          0 |
|         ila_trace_memory_inst                                                      |                                ila_v6_2_14_ila_trace_memory |          0 |          0 |       0 |    0 |    0 |      1 |      1 |          0 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                 |                                          blk_mem_gen_v8_4_7 |          0 |          0 |       0 |    0 |    0 |      1 |      1 |          0 |
|             inst_blk_mem_gen                                                       |                                    blk_mem_gen_v8_4_7_synth |          0 |          0 |       0 |    0 |    0 |      1 |      1 |          0 |
|               gnbram.gnativebmg.native_blk_mem_gen                                 |                          blk_mem_gen_v8_4_7_blk_mem_gen_top |          0 |          0 |       0 |    0 |    0 |      1 |      1 |          0 |
|                 valid.cstr                                                         |                 blk_mem_gen_v8_4_7_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |    0 |      1 |      1 |          0 |
|                   ramloop[0].ram.r                                                 |                   blk_mem_gen_v8_4_7_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|                     prim_noinit.ram                                                |                 blk_mem_gen_v8_4_7_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|                   ramloop[1].ram.r                                                 |   blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized0 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|                     prim_noinit.ram                                                | blk_mem_gen_v8_4_7_blk_mem_gen_prim_wrapper__parameterized0 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         u_ila_cap_ctrl                                                             |                             ila_v6_2_14_ila_cap_ctrl_legacy |         78 |         31 |       0 |   47 |  127 |      0 |      0 |          0 |
|           (u_ila_cap_ctrl)                                                         |                             ila_v6_2_14_ila_cap_ctrl_legacy |          2 |          2 |       0 |    0 |    3 |      0 |      0 |          0 |
|           U_CDONE                                                                  |                        ltlib_v1_0_1_cfglut6__parameterized0 |          3 |          1 |       0 |    2 |    1 |      0 |      0 |          0 |
|           U_NS0                                                                    |                                        ltlib_v1_0_1_cfglut7 |          5 |          1 |       0 |    4 |    1 |      0 |      0 |          0 |
|           U_NS1                                                                    |                                     ltlib_v1_0_1_cfglut7__1 |          5 |          1 |       0 |    4 |    1 |      0 |      0 |          0 |
|           u_cap_addrgen                                                            |                                 ila_v6_2_14_ila_cap_addrgen |         63 |         26 |       0 |   37 |  121 |      0 |      0 |          0 |
|             (u_cap_addrgen)                                                        |                                 ila_v6_2_14_ila_cap_addrgen |          1 |          0 |       0 |    1 |   68 |      0 |      0 |          0 |
|             U_CMPRESET                                                             |                                     ltlib_v1_0_1_cfglut6__1 |          3 |          1 |       0 |    2 |    0 |      0 |      0 |          0 |
|             u_cap_sample_counter                                                   |                          ila_v6_2_14_ila_cap_sample_counter |         31 |         18 |       0 |   13 |   21 |      0 |      0 |          0 |
|               (u_cap_sample_counter)                                               |                          ila_v6_2_14_ila_cap_sample_counter |         17 |         17 |       0 |    0 |   11 |      0 |      0 |          0 |
|               U_SCE                                                                |                                     ltlib_v1_0_1_cfglut4__1 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |          0 |
|               U_SCMPCE                                                             |                                     ltlib_v1_0_1_cfglut5__1 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |          0 |
|               U_SCRST                                                              |                                        ltlib_v1_0_1_cfglut6 |          3 |          1 |       0 |    2 |    0 |      0 |      0 |          0 |
|               u_scnt_cmp                                                           |                               ltlib_v1_0_1_match_nodelay__1 |          9 |          0 |       0 |    9 |   10 |      0 |      0 |          0 |
|                 allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst            |                          ltlib_v1_0_1_allx_typeA_nodelay_79 |          9 |          0 |       0 |    9 |   10 |      0 |      0 |          0 |
|                   (allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst)        |                          ltlib_v1_0_1_allx_typeA_nodelay_79 |          0 |          0 |       0 |    0 |   10 |      0 |      0 |          0 |
|                   DUT                                                              |                   ltlib_v1_0_1_all_typeA__parameterized1_80 |          9 |          0 |       0 |    9 |    0 |      0 |      0 |          0 |
|                     (DUT)                                                          |                   ltlib_v1_0_1_all_typeA__parameterized1_80 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |          0 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |             ltlib_v1_0_1_all_typeA_slice__parameterized1_81 |          4 |          0 |       0 |    4 |    0 |      0 |      0 |          0 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |             ltlib_v1_0_1_all_typeA_slice__parameterized2_82 |          4 |          0 |       0 |    4 |    0 |      0 |      0 |          0 |
|             u_cap_window_counter                                                   |                          ila_v6_2_14_ila_cap_window_counter |         29 |          8 |       0 |   21 |   32 |      0 |      0 |          0 |
|               (u_cap_window_counter)                                               |                          ila_v6_2_14_ila_cap_window_counter |          8 |          8 |       0 |    0 |   12 |      0 |      0 |          0 |
|               U_WCE                                                                |                                        ltlib_v1_0_1_cfglut4 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |          0 |
|               U_WHCMPCE                                                            |                                        ltlib_v1_0_1_cfglut5 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |          0 |
|               U_WLCMPCE                                                            |                                     ltlib_v1_0_1_cfglut5__2 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |          0 |
|               u_wcnt_hcmp                                                          |                                  ltlib_v1_0_1_match_nodelay |          9 |          0 |       0 |    9 |   10 |      0 |      0 |          0 |
|                 allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst            |                             ltlib_v1_0_1_allx_typeA_nodelay |          9 |          0 |       0 |    9 |   10 |      0 |      0 |          0 |
|                   (allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst)        |                             ltlib_v1_0_1_allx_typeA_nodelay |          0 |          0 |       0 |    0 |   10 |      0 |      0 |          0 |
|                   DUT                                                              |                      ltlib_v1_0_1_all_typeA__parameterized1 |          9 |          0 |       0 |    9 |    0 |      0 |      0 |          0 |
|                     (DUT)                                                          |                      ltlib_v1_0_1_all_typeA__parameterized1 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |          0 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |                ltlib_v1_0_1_all_typeA_slice__parameterized1 |          4 |          0 |       0 |    4 |    0 |      0 |      0 |          0 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |                ltlib_v1_0_1_all_typeA_slice__parameterized2 |          4 |          0 |       0 |    4 |    0 |      0 |      0 |          0 |
|               u_wcnt_lcmp                                                          |                               ltlib_v1_0_1_match_nodelay__2 |          9 |          0 |       0 |    9 |   10 |      0 |      0 |          0 |
|                 allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst            |                          ltlib_v1_0_1_allx_typeA_nodelay_75 |          9 |          0 |       0 |    9 |   10 |      0 |      0 |          0 |
|                   (allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst)        |                          ltlib_v1_0_1_allx_typeA_nodelay_75 |          0 |          0 |       0 |    0 |   10 |      0 |      0 |          0 |
|                   DUT                                                              |                   ltlib_v1_0_1_all_typeA__parameterized1_76 |          9 |          0 |       0 |    9 |    0 |      0 |      0 |          0 |
|                     (DUT)                                                          |                   ltlib_v1_0_1_all_typeA__parameterized1_76 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |          0 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |             ltlib_v1_0_1_all_typeA_slice__parameterized1_77 |          4 |          0 |       0 |    4 |    0 |      0 |      0 |          0 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |             ltlib_v1_0_1_all_typeA_slice__parameterized2_78 |          4 |          0 |       0 |    4 |    0 |      0 |      0 |          0 |
|         u_ila_regs                                                                 |                                    ila_v6_2_14_ila_register |       1158 |       1157 |       0 |    1 | 1614 |      0 |      0 |          0 |
|           (u_ila_regs)                                                             |                                    ila_v6_2_14_ila_register |        361 |        360 |       0 |    1 |  165 |      0 |      0 |          0 |
|           MU_SRL[0].mu_srl_reg                                                     |                                        xsdbs_v1_0_3_reg_p2s |         32 |         32 |       0 |    0 |   43 |      0 |      0 |          0 |
|           MU_SRL[10].mu_srl_reg                                                    |                        xsdbs_v1_0_3_reg_p2s__parameterized9 |         32 |         32 |       0 |    0 |   43 |      0 |      0 |          0 |
|           MU_SRL[11].mu_srl_reg                                                    |                       xsdbs_v1_0_3_reg_p2s__parameterized10 |         32 |         32 |       0 |    0 |   43 |      0 |      0 |          0 |
|           MU_SRL[12].mu_srl_reg                                                    |                       xsdbs_v1_0_3_reg_p2s__parameterized11 |         32 |         32 |       0 |    0 |   43 |      0 |      0 |          0 |
|           MU_SRL[13].mu_srl_reg                                                    |                       xsdbs_v1_0_3_reg_p2s__parameterized12 |         32 |         32 |       0 |    0 |   43 |      0 |      0 |          0 |
|           MU_SRL[14].mu_srl_reg                                                    |                       xsdbs_v1_0_3_reg_p2s__parameterized13 |         32 |         32 |       0 |    0 |   43 |      0 |      0 |          0 |
|           MU_SRL[15].mu_srl_reg                                                    |                       xsdbs_v1_0_3_reg_p2s__parameterized14 |         32 |         32 |       0 |    0 |   43 |      0 |      0 |          0 |
|           MU_SRL[16].mu_srl_reg                                                    |                       xsdbs_v1_0_3_reg_p2s__parameterized15 |         32 |         32 |       0 |    0 |   43 |      0 |      0 |          0 |
|           MU_SRL[17].mu_srl_reg                                                    |                       xsdbs_v1_0_3_reg_p2s__parameterized16 |         32 |         32 |       0 |    0 |   43 |      0 |      0 |          0 |
|           MU_SRL[18].mu_srl_reg                                                    |                       xsdbs_v1_0_3_reg_p2s__parameterized17 |         32 |         32 |       0 |    0 |   43 |      0 |      0 |          0 |
|           MU_SRL[19].mu_srl_reg                                                    |                       xsdbs_v1_0_3_reg_p2s__parameterized18 |         32 |         32 |       0 |    0 |   43 |      0 |      0 |          0 |
|           MU_SRL[1].mu_srl_reg                                                     |                        xsdbs_v1_0_3_reg_p2s__parameterized0 |         32 |         32 |       0 |    0 |   43 |      0 |      0 |          0 |
|           MU_SRL[2].mu_srl_reg                                                     |                        xsdbs_v1_0_3_reg_p2s__parameterized1 |         32 |         32 |       0 |    0 |   43 |      0 |      0 |          0 |
|           MU_SRL[3].mu_srl_reg                                                     |                        xsdbs_v1_0_3_reg_p2s__parameterized2 |         32 |         32 |       0 |    0 |   43 |      0 |      0 |          0 |
|           MU_SRL[4].mu_srl_reg                                                     |                        xsdbs_v1_0_3_reg_p2s__parameterized3 |         32 |         32 |       0 |    0 |   43 |      0 |      0 |          0 |
|           MU_SRL[5].mu_srl_reg                                                     |                        xsdbs_v1_0_3_reg_p2s__parameterized4 |         32 |         32 |       0 |    0 |   43 |      0 |      0 |          0 |
|           MU_SRL[6].mu_srl_reg                                                     |                        xsdbs_v1_0_3_reg_p2s__parameterized5 |         32 |         32 |       0 |    0 |   43 |      0 |      0 |          0 |
|           MU_SRL[7].mu_srl_reg                                                     |                        xsdbs_v1_0_3_reg_p2s__parameterized6 |         32 |         32 |       0 |    0 |   43 |      0 |      0 |          0 |
|           MU_SRL[8].mu_srl_reg                                                     |                        xsdbs_v1_0_3_reg_p2s__parameterized7 |         32 |         32 |       0 |    0 |   43 |      0 |      0 |          0 |
|           MU_SRL[9].mu_srl_reg                                                     |                        xsdbs_v1_0_3_reg_p2s__parameterized8 |         32 |         32 |       0 |    0 |   43 |      0 |      0 |          0 |
|           TC_SRL[0].tc_srl_reg                                                     |                       xsdbs_v1_0_3_reg_p2s__parameterized19 |         32 |         32 |       0 |    0 |   43 |      0 |      0 |          0 |
|           U_XSDB_SLAVE                                                             |                                          xsdbs_v1_0_3_xsdbs |         76 |         76 |       0 |    0 |  213 |      0 |      0 |          0 |
|           reg_15                                                                   |                           xsdbs_v1_0_3_reg__parameterized64 |          3 |          3 |       0 |    0 |   16 |      0 |      0 |          0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                                     xsdbs_v1_0_3_reg_ctl_71 |          3 |          3 |       0 |    0 |   16 |      0 |      0 |          0 |
|           reg_16                                                                   |                           xsdbs_v1_0_3_reg__parameterized65 |          3 |          3 |       0 |    0 |   16 |      0 |      0 |          0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                                     xsdbs_v1_0_3_reg_ctl_70 |          3 |          3 |       0 |    0 |   16 |      0 |      0 |          0 |
|           reg_17                                                                   |                           xsdbs_v1_0_3_reg__parameterized66 |          3 |          3 |       0 |    0 |   16 |      0 |      0 |          0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                                     xsdbs_v1_0_3_reg_ctl_69 |          3 |          3 |       0 |    0 |   16 |      0 |      0 |          0 |
|           reg_18                                                                   |                           xsdbs_v1_0_3_reg__parameterized67 |          3 |          3 |       0 |    0 |   16 |      0 |      0 |          0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                                     xsdbs_v1_0_3_reg_ctl_68 |          3 |          3 |       0 |    0 |   16 |      0 |      0 |          0 |
|           reg_19                                                                   |                           xsdbs_v1_0_3_reg__parameterized68 |          3 |          3 |       0 |    0 |   16 |      0 |      0 |          0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                                     xsdbs_v1_0_3_reg_ctl_67 |          3 |          3 |       0 |    0 |   16 |      0 |      0 |          0 |
|           reg_1a                                                                   |                           xsdbs_v1_0_3_reg__parameterized69 |          3 |          3 |       0 |    0 |   16 |      0 |      0 |          0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                     xsdbs_v1_0_3_reg_ctl__parameterized1_66 |          3 |          3 |       0 |    0 |   16 |      0 |      0 |          0 |
|           reg_6                                                                    |                           xsdbs_v1_0_3_reg__parameterized49 |          3 |          3 |       0 |    0 |   16 |      0 |      0 |          0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                                     xsdbs_v1_0_3_reg_ctl_74 |          3 |          3 |       0 |    0 |   16 |      0 |      0 |          0 |
|           reg_7                                                                    |                           xsdbs_v1_0_3_reg__parameterized50 |          3 |          3 |       0 |    0 |   16 |      0 |      0 |          0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                        xsdbs_v1_0_3_reg_ctl__parameterized0 |          3 |          3 |       0 |    0 |   16 |      0 |      0 |          0 |
|           reg_8                                                                    |                           xsdbs_v1_0_3_reg__parameterized51 |          0 |          0 |       0 |    0 |    5 |      0 |      0 |          0 |
|             I_EN_STAT_EQ1.U_STAT                                                   |                                    xsdbs_v1_0_3_reg_stat_73 |          0 |          0 |       0 |    0 |    5 |      0 |      0 |          0 |
|           reg_80                                                                   |                           xsdbs_v1_0_3_reg__parameterized70 |          3 |          3 |       0 |    0 |   16 |      0 |      0 |          0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                     xsdbs_v1_0_3_reg_ctl__parameterized1_65 |          3 |          3 |       0 |    0 |   16 |      0 |      0 |          0 |
|           reg_81                                                                   |                           xsdbs_v1_0_3_reg__parameterized71 |          3 |          3 |       0 |    0 |   16 |      0 |      0 |          0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                                     xsdbs_v1_0_3_reg_ctl_64 |          3 |          3 |       0 |    0 |   16 |      0 |      0 |          0 |
|           reg_82                                                                   |                           xsdbs_v1_0_3_reg__parameterized72 |          3 |          3 |       0 |    0 |   16 |      0 |      0 |          0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                        xsdbs_v1_0_3_reg_ctl__parameterized1 |          3 |          3 |       0 |    0 |   16 |      0 |      0 |          0 |
|           reg_83                                                                   |                           xsdbs_v1_0_3_reg__parameterized73 |          3 |          3 |       0 |    0 |   16 |      0 |      0 |          0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                                     xsdbs_v1_0_3_reg_ctl_63 |          3 |          3 |       0 |    0 |   16 |      0 |      0 |          0 |
|           reg_84                                                                   |                           xsdbs_v1_0_3_reg__parameterized74 |          3 |          3 |       0 |    0 |   16 |      0 |      0 |          0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                                     xsdbs_v1_0_3_reg_ctl_62 |          3 |          3 |       0 |    0 |   16 |      0 |      0 |          0 |
|           reg_85                                                                   |                           xsdbs_v1_0_3_reg__parameterized75 |          3 |          3 |       0 |    0 |   16 |      0 |      0 |          0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                                     xsdbs_v1_0_3_reg_ctl_61 |          3 |          3 |       0 |    0 |   16 |      0 |      0 |          0 |
|           reg_887                                                                  |                           xsdbs_v1_0_3_reg__parameterized77 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|             I_EN_STAT_EQ1.U_STAT                                                   |                                    xsdbs_v1_0_3_reg_stat_60 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           reg_88d                                                                  |                           xsdbs_v1_0_3_reg__parameterized79 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|             I_EN_STAT_EQ1.U_STAT                                                   |                                    xsdbs_v1_0_3_reg_stat_59 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|           reg_890                                                                  |                           xsdbs_v1_0_3_reg__parameterized82 |          0 |          0 |       0 |    0 |   16 |      0 |      0 |          0 |
|             (reg_890)                                                              |                           xsdbs_v1_0_3_reg__parameterized82 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|             I_EN_STAT_EQ1.U_STAT                                                   |                                    xsdbs_v1_0_3_reg_stat_58 |          0 |          0 |       0 |    0 |   16 |      0 |      0 |          0 |
|           reg_9                                                                    |                           xsdbs_v1_0_3_reg__parameterized52 |          0 |          0 |       0 |    0 |   10 |      0 |      0 |          0 |
|             I_EN_STAT_EQ1.U_STAT                                                   |                                    xsdbs_v1_0_3_reg_stat_72 |          0 |          0 |       0 |    0 |   10 |      0 |      0 |          0 |
|           reg_srl_fff                                                              |                       xsdbs_v1_0_3_reg_p2s__parameterized20 |         32 |         32 |       0 |    0 |   43 |      0 |      0 |          0 |
|           reg_stream_ffd                                                           |                                     xsdbs_v1_0_3_reg_stream |          3 |          3 |       0 |    0 |   16 |      0 |      0 |          0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                                        xsdbs_v1_0_3_reg_ctl |          3 |          3 |       0 |    0 |   16 |      0 |      0 |          0 |
|           reg_stream_ffe                                                           |                     xsdbs_v1_0_3_reg_stream__parameterized0 |          3 |          3 |       0 |    0 |   16 |      0 |      0 |          0 |
|             (reg_stream_ffe)                                                       |                     xsdbs_v1_0_3_reg_stream__parameterized0 |          3 |          3 |       0 |    0 |    0 |      0 |      0 |          0 |
|             I_EN_STAT_EQ1.U_STAT                                                   |                                       xsdbs_v1_0_3_reg_stat |          0 |          0 |       0 |    0 |   16 |      0 |      0 |          0 |
|         u_ila_reset_ctrl                                                           |                                  ila_v6_2_14_ila_reset_ctrl |          9 |          9 |       0 |    0 |   34 |      0 |      0 |          0 |
|           (u_ila_reset_ctrl)                                                       |                                  ila_v6_2_14_ila_reset_ctrl |          3 |          3 |       0 |    0 |    8 |      0 |      0 |          0 |
|           arm_detection_inst                                                       |                          ltlib_v1_0_1_rising_edge_detection |          1 |          1 |       0 |    0 |    3 |      0 |      0 |          0 |
|           asyncrounous_transfer.arm_in_transfer_inst                               |                             ltlib_v1_0_1_async_edge_xfer__2 |          1 |          1 |       0 |    0 |    5 |      0 |      0 |          0 |
|           asyncrounous_transfer.arm_out_transfer_inst                              |                             ltlib_v1_0_1_async_edge_xfer__3 |          1 |          1 |       0 |    0 |    5 |      0 |      0 |          0 |
|           asyncrounous_transfer.halt_in_transfer_inst                              |                             ltlib_v1_0_1_async_edge_xfer__1 |          1 |          1 |       0 |    0 |    5 |      0 |      0 |          0 |
|           asyncrounous_transfer.halt_out_transfer_inst                             |                                ltlib_v1_0_1_async_edge_xfer |          1 |          1 |       0 |    0 |    5 |      0 |      0 |          0 |
|           halt_detection_inst                                                      |                       ltlib_v1_0_1_rising_edge_detection__1 |          1 |          1 |       0 |    0 |    3 |      0 |      0 |          0 |
|         u_trig                                                                     |                                     ila_v6_2_14_ila_trigger |        138 |         25 |       0 |  113 |  159 |      0 |      0 |          0 |
|           (u_trig)                                                                 |                                     ila_v6_2_14_ila_trigger |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                           |                                          ltlib_v1_0_1_match |         13 |          0 |       0 |   13 |   22 |      0 |      0 |          0 |
|             (N_DDR_TC.N_DDR_TC_INST[0].U_TC)                                       |                                          ltlib_v1_0_1_match |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|             allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst                |                                     ltlib_v1_0_1_allx_typeA |         13 |          0 |       0 |   13 |   21 |      0 |      0 |          0 |
|               (allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst)            |                                     ltlib_v1_0_1_allx_typeA |          0 |          0 |       0 |    0 |   20 |      0 |      0 |          0 |
|               DUT                                                                  |                                      ltlib_v1_0_1_all_typeA |         13 |          0 |       0 |   13 |    1 |      0 |      0 |          0 |
|                 (DUT)                                                              |                                      ltlib_v1_0_1_all_typeA |          1 |          0 |       0 |    1 |    0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                                ltlib_v1_0_1_all_typeA_slice |          4 |          0 |       0 |    4 |    0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |                             ltlib_v1_0_1_all_typeA_slice_56 |          4 |          0 |       0 |    4 |    0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |             ltlib_v1_0_1_all_typeA_slice__parameterized0_57 |          4 |          0 |       0 |    4 |    1 |      0 |      0 |          0 |
|           U_TM                                                                     |                                  ila_v6_2_14_ila_trig_match |        124 |         24 |       0 |  100 |  136 |      0 |      0 |          0 |
|             (U_TM)                                                                 |                                  ila_v6_2_14_ila_trig_match |         24 |         24 |       0 |    0 |    0 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[0].U_M                                                |                       ltlib_v1_0_1_match__parameterized0__1 |          5 |          0 |       0 |    5 |   18 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[0].U_M)                                            |                       ltlib_v1_0_1_match__parameterized0__1 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst              |                  ltlib_v1_0_1_allx_typeA__parameterized0_53 |          5 |          0 |       0 |    5 |   17 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst)          |                  ltlib_v1_0_1_allx_typeA__parameterized0_53 |          0 |          0 |       0 |    0 |   16 |      0 |      0 |          0 |
|                 DUT                                                                |                   ltlib_v1_0_1_all_typeA__parameterized0_54 |          5 |          0 |       0 |    5 |    1 |      0 |      0 |          0 |
|                   (DUT)                                                            |                   ltlib_v1_0_1_all_typeA__parameterized0_54 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |             ltlib_v1_0_1_all_typeA_slice__parameterized0_55 |          4 |          0 |       0 |    4 |    1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[10].U_M                                               |                       ltlib_v1_0_1_match__parameterized1__7 |          5 |          0 |       0 |    5 |    4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[10].U_M)                                           |                       ltlib_v1_0_1_match__parameterized1__7 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst              |                  ltlib_v1_0_1_allx_typeA__parameterized1_24 |          5 |          0 |       0 |    5 |    3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst)          |                  ltlib_v1_0_1_allx_typeA__parameterized1_24 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|                 DUT                                                                |                   ltlib_v1_0_1_all_typeA__parameterized0_25 |          5 |          0 |       0 |    5 |    1 |      0 |      0 |          0 |
|                   (DUT)                                                            |                   ltlib_v1_0_1_all_typeA__parameterized0_25 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |             ltlib_v1_0_1_all_typeA_slice__parameterized0_26 |          4 |          0 |       0 |    4 |    1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[11].U_M                                               |                       ltlib_v1_0_1_match__parameterized1__8 |          5 |          0 |       0 |    5 |    4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[11].U_M)                                           |                       ltlib_v1_0_1_match__parameterized1__8 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst              |                  ltlib_v1_0_1_allx_typeA__parameterized1_21 |          5 |          0 |       0 |    5 |    3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst)          |                  ltlib_v1_0_1_allx_typeA__parameterized1_21 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|                 DUT                                                                |                   ltlib_v1_0_1_all_typeA__parameterized0_22 |          5 |          0 |       0 |    5 |    1 |      0 |      0 |          0 |
|                   (DUT)                                                            |                   ltlib_v1_0_1_all_typeA__parameterized0_22 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |             ltlib_v1_0_1_all_typeA_slice__parameterized0_23 |          4 |          0 |       0 |    4 |    1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[12].U_M                                               |                       ltlib_v1_0_1_match__parameterized1__9 |          5 |          0 |       0 |    5 |    4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[12].U_M)                                           |                       ltlib_v1_0_1_match__parameterized1__9 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst              |                  ltlib_v1_0_1_allx_typeA__parameterized1_18 |          5 |          0 |       0 |    5 |    3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst)          |                  ltlib_v1_0_1_allx_typeA__parameterized1_18 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|                 DUT                                                                |                   ltlib_v1_0_1_all_typeA__parameterized0_19 |          5 |          0 |       0 |    5 |    1 |      0 |      0 |          0 |
|                   (DUT)                                                            |                   ltlib_v1_0_1_all_typeA__parameterized0_19 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |             ltlib_v1_0_1_all_typeA_slice__parameterized0_20 |          4 |          0 |       0 |    4 |    1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[13].U_M                                               |                      ltlib_v1_0_1_match__parameterized1__10 |          5 |          0 |       0 |    5 |    4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[13].U_M)                                           |                      ltlib_v1_0_1_match__parameterized1__10 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst              |                  ltlib_v1_0_1_allx_typeA__parameterized1_15 |          5 |          0 |       0 |    5 |    3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst)          |                  ltlib_v1_0_1_allx_typeA__parameterized1_15 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|                 DUT                                                                |                   ltlib_v1_0_1_all_typeA__parameterized0_16 |          5 |          0 |       0 |    5 |    1 |      0 |      0 |          0 |
|                   (DUT)                                                            |                   ltlib_v1_0_1_all_typeA__parameterized0_16 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |             ltlib_v1_0_1_all_typeA_slice__parameterized0_17 |          4 |          0 |       0 |    4 |    1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[14].U_M                                               |                      ltlib_v1_0_1_match__parameterized1__11 |          5 |          0 |       0 |    5 |    4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[14].U_M)                                           |                      ltlib_v1_0_1_match__parameterized1__11 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst              |                  ltlib_v1_0_1_allx_typeA__parameterized1_12 |          5 |          0 |       0 |    5 |    3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst)          |                  ltlib_v1_0_1_allx_typeA__parameterized1_12 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|                 DUT                                                                |                   ltlib_v1_0_1_all_typeA__parameterized0_13 |          5 |          0 |       0 |    5 |    1 |      0 |      0 |          0 |
|                   (DUT)                                                            |                   ltlib_v1_0_1_all_typeA__parameterized0_13 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |             ltlib_v1_0_1_all_typeA_slice__parameterized0_14 |          4 |          0 |       0 |    4 |    1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[15].U_M                                               |                      ltlib_v1_0_1_match__parameterized1__12 |          5 |          0 |       0 |    5 |    4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[15].U_M)                                           |                      ltlib_v1_0_1_match__parameterized1__12 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst              |                   ltlib_v1_0_1_allx_typeA__parameterized1_9 |          5 |          0 |       0 |    5 |    3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst)          |                   ltlib_v1_0_1_allx_typeA__parameterized1_9 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|                 DUT                                                                |                   ltlib_v1_0_1_all_typeA__parameterized0_10 |          5 |          0 |       0 |    5 |    1 |      0 |      0 |          0 |
|                   (DUT)                                                            |                   ltlib_v1_0_1_all_typeA__parameterized0_10 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |             ltlib_v1_0_1_all_typeA_slice__parameterized0_11 |          4 |          0 |       0 |    4 |    1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[16].U_M                                               |                      ltlib_v1_0_1_match__parameterized1__13 |          5 |          0 |       0 |    5 |    4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[16].U_M)                                           |                      ltlib_v1_0_1_match__parameterized1__13 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst              |                   ltlib_v1_0_1_allx_typeA__parameterized1_6 |          5 |          0 |       0 |    5 |    3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst)          |                   ltlib_v1_0_1_allx_typeA__parameterized1_6 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|                 DUT                                                                |                    ltlib_v1_0_1_all_typeA__parameterized0_7 |          5 |          0 |       0 |    5 |    1 |      0 |      0 |          0 |
|                   (DUT)                                                            |                    ltlib_v1_0_1_all_typeA__parameterized0_7 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |              ltlib_v1_0_1_all_typeA_slice__parameterized0_8 |          4 |          0 |       0 |    4 |    1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[17].U_M                                               |                      ltlib_v1_0_1_match__parameterized1__14 |          5 |          0 |       0 |    5 |    4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[17].U_M)                                           |                      ltlib_v1_0_1_match__parameterized1__14 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst              |                   ltlib_v1_0_1_allx_typeA__parameterized1_3 |          5 |          0 |       0 |    5 |    3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst)          |                   ltlib_v1_0_1_allx_typeA__parameterized1_3 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|                 DUT                                                                |                    ltlib_v1_0_1_all_typeA__parameterized0_4 |          5 |          0 |       0 |    5 |    1 |      0 |      0 |          0 |
|                   (DUT)                                                            |                    ltlib_v1_0_1_all_typeA__parameterized0_4 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |              ltlib_v1_0_1_all_typeA_slice__parameterized0_5 |          4 |          0 |       0 |    4 |    1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[18].U_M                                               |                      ltlib_v1_0_1_match__parameterized1__15 |          5 |          0 |       0 |    5 |    4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[18].U_M)                                           |                      ltlib_v1_0_1_match__parameterized1__15 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst              |                   ltlib_v1_0_1_allx_typeA__parameterized1_0 |          5 |          0 |       0 |    5 |    3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst)          |                   ltlib_v1_0_1_allx_typeA__parameterized1_0 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|                 DUT                                                                |                    ltlib_v1_0_1_all_typeA__parameterized0_1 |          5 |          0 |       0 |    5 |    1 |      0 |      0 |          0 |
|                   (DUT)                                                            |                    ltlib_v1_0_1_all_typeA__parameterized0_1 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |              ltlib_v1_0_1_all_typeA_slice__parameterized0_2 |          4 |          0 |       0 |    4 |    1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[19].U_M                                               |                          ltlib_v1_0_1_match__parameterized1 |          5 |          0 |       0 |    5 |    4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[19].U_M)                                           |                          ltlib_v1_0_1_match__parameterized1 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst              |                     ltlib_v1_0_1_allx_typeA__parameterized1 |          5 |          0 |       0 |    5 |    3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst)          |                     ltlib_v1_0_1_allx_typeA__parameterized1 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|                 DUT                                                                |                      ltlib_v1_0_1_all_typeA__parameterized0 |          5 |          0 |       0 |    5 |    1 |      0 |      0 |          0 |
|                   (DUT)                                                            |                      ltlib_v1_0_1_all_typeA__parameterized0 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |                ltlib_v1_0_1_all_typeA_slice__parameterized0 |          4 |          0 |       0 |    4 |    1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[1].U_M                                                |                       ltlib_v1_0_1_match__parameterized0__2 |          5 |          0 |       0 |    5 |   18 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[1].U_M)                                            |                       ltlib_v1_0_1_match__parameterized0__2 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst              |                  ltlib_v1_0_1_allx_typeA__parameterized0_50 |          5 |          0 |       0 |    5 |   17 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst)          |                  ltlib_v1_0_1_allx_typeA__parameterized0_50 |          0 |          0 |       0 |    0 |   16 |      0 |      0 |          0 |
|                 DUT                                                                |                   ltlib_v1_0_1_all_typeA__parameterized0_51 |          5 |          0 |       0 |    5 |    1 |      0 |      0 |          0 |
|                   (DUT)                                                            |                   ltlib_v1_0_1_all_typeA__parameterized0_51 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |             ltlib_v1_0_1_all_typeA_slice__parameterized0_52 |          4 |          0 |       0 |    4 |    1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[2].U_M                                                |                       ltlib_v1_0_1_match__parameterized0__3 |          5 |          0 |       0 |    5 |   18 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[2].U_M)                                            |                       ltlib_v1_0_1_match__parameterized0__3 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst              |                  ltlib_v1_0_1_allx_typeA__parameterized0_47 |          5 |          0 |       0 |    5 |   17 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst)          |                  ltlib_v1_0_1_allx_typeA__parameterized0_47 |          0 |          0 |       0 |    0 |   16 |      0 |      0 |          0 |
|                 DUT                                                                |                   ltlib_v1_0_1_all_typeA__parameterized0_48 |          5 |          0 |       0 |    5 |    1 |      0 |      0 |          0 |
|                   (DUT)                                                            |                   ltlib_v1_0_1_all_typeA__parameterized0_48 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |             ltlib_v1_0_1_all_typeA_slice__parameterized0_49 |          4 |          0 |       0 |    4 |    1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[3].U_M                                                |                          ltlib_v1_0_1_match__parameterized0 |          5 |          0 |       0 |    5 |   18 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[3].U_M)                                            |                          ltlib_v1_0_1_match__parameterized0 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst              |                     ltlib_v1_0_1_allx_typeA__parameterized0 |          5 |          0 |       0 |    5 |   17 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst)          |                     ltlib_v1_0_1_allx_typeA__parameterized0 |          0 |          0 |       0 |    0 |   16 |      0 |      0 |          0 |
|                 DUT                                                                |                   ltlib_v1_0_1_all_typeA__parameterized0_45 |          5 |          0 |       0 |    5 |    1 |      0 |      0 |          0 |
|                   (DUT)                                                            |                   ltlib_v1_0_1_all_typeA__parameterized0_45 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |             ltlib_v1_0_1_all_typeA_slice__parameterized0_46 |          4 |          0 |       0 |    4 |    1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[4].U_M                                                |                       ltlib_v1_0_1_match__parameterized1__1 |          5 |          0 |       0 |    5 |    4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[4].U_M)                                            |                       ltlib_v1_0_1_match__parameterized1__1 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst              |                  ltlib_v1_0_1_allx_typeA__parameterized1_42 |          5 |          0 |       0 |    5 |    3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst)          |                  ltlib_v1_0_1_allx_typeA__parameterized1_42 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|                 DUT                                                                |                   ltlib_v1_0_1_all_typeA__parameterized0_43 |          5 |          0 |       0 |    5 |    1 |      0 |      0 |          0 |
|                   (DUT)                                                            |                   ltlib_v1_0_1_all_typeA__parameterized0_43 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |             ltlib_v1_0_1_all_typeA_slice__parameterized0_44 |          4 |          0 |       0 |    4 |    1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[5].U_M                                                |                       ltlib_v1_0_1_match__parameterized1__2 |          5 |          0 |       0 |    5 |    4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[5].U_M)                                            |                       ltlib_v1_0_1_match__parameterized1__2 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst              |                  ltlib_v1_0_1_allx_typeA__parameterized1_39 |          5 |          0 |       0 |    5 |    3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst)          |                  ltlib_v1_0_1_allx_typeA__parameterized1_39 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|                 DUT                                                                |                   ltlib_v1_0_1_all_typeA__parameterized0_40 |          5 |          0 |       0 |    5 |    1 |      0 |      0 |          0 |
|                   (DUT)                                                            |                   ltlib_v1_0_1_all_typeA__parameterized0_40 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |             ltlib_v1_0_1_all_typeA_slice__parameterized0_41 |          4 |          0 |       0 |    4 |    1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[6].U_M                                                |                       ltlib_v1_0_1_match__parameterized1__3 |          5 |          0 |       0 |    5 |    4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[6].U_M)                                            |                       ltlib_v1_0_1_match__parameterized1__3 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst              |                  ltlib_v1_0_1_allx_typeA__parameterized1_36 |          5 |          0 |       0 |    5 |    3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst)          |                  ltlib_v1_0_1_allx_typeA__parameterized1_36 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|                 DUT                                                                |                   ltlib_v1_0_1_all_typeA__parameterized0_37 |          5 |          0 |       0 |    5 |    1 |      0 |      0 |          0 |
|                   (DUT)                                                            |                   ltlib_v1_0_1_all_typeA__parameterized0_37 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |             ltlib_v1_0_1_all_typeA_slice__parameterized0_38 |          4 |          0 |       0 |    4 |    1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[7].U_M                                                |                       ltlib_v1_0_1_match__parameterized1__4 |          5 |          0 |       0 |    5 |    4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[7].U_M)                                            |                       ltlib_v1_0_1_match__parameterized1__4 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst              |                  ltlib_v1_0_1_allx_typeA__parameterized1_33 |          5 |          0 |       0 |    5 |    3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst)          |                  ltlib_v1_0_1_allx_typeA__parameterized1_33 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|                 DUT                                                                |                   ltlib_v1_0_1_all_typeA__parameterized0_34 |          5 |          0 |       0 |    5 |    1 |      0 |      0 |          0 |
|                   (DUT)                                                            |                   ltlib_v1_0_1_all_typeA__parameterized0_34 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |             ltlib_v1_0_1_all_typeA_slice__parameterized0_35 |          4 |          0 |       0 |    4 |    1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[8].U_M                                                |                       ltlib_v1_0_1_match__parameterized1__5 |          5 |          0 |       0 |    5 |    4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[8].U_M)                                            |                       ltlib_v1_0_1_match__parameterized1__5 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst              |                  ltlib_v1_0_1_allx_typeA__parameterized1_30 |          5 |          0 |       0 |    5 |    3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst)          |                  ltlib_v1_0_1_allx_typeA__parameterized1_30 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|                 DUT                                                                |                   ltlib_v1_0_1_all_typeA__parameterized0_31 |          5 |          0 |       0 |    5 |    1 |      0 |      0 |          0 |
|                   (DUT)                                                            |                   ltlib_v1_0_1_all_typeA__parameterized0_31 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |             ltlib_v1_0_1_all_typeA_slice__parameterized0_32 |          4 |          0 |       0 |    4 |    1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[9].U_M                                                |                       ltlib_v1_0_1_match__parameterized1__6 |          5 |          0 |       0 |    5 |    4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[9].U_M)                                            |                       ltlib_v1_0_1_match__parameterized1__6 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst              |                  ltlib_v1_0_1_allx_typeA__parameterized1_27 |          5 |          0 |       0 |    5 |    3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst)          |                  ltlib_v1_0_1_allx_typeA__parameterized1_27 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|                 DUT                                                                |                   ltlib_v1_0_1_all_typeA__parameterized0_28 |          5 |          0 |       0 |    5 |    1 |      0 |      0 |          0 |
|                   (DUT)                                                            |                   ltlib_v1_0_1_all_typeA__parameterized0_28 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |             ltlib_v1_0_1_all_typeA_slice__parameterized0_29 |          4 |          0 |       0 |    4 |    1 |      0 |      0 |          0 |
|         xsdb_memory_read_inst                                                      |                                  ltlib_v1_0_1_generic_memrd |         47 |         45 |       0 |    2 |   71 |      0 |      0 |          0 |
+------------------------------------------------------------------------------------+-------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


