# Reading D:/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do adder_toplevel_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/ECE\ 385/Lab\ 3 {D:/ECE 385/Lab 3/cla4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:01 on Feb 16,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE 385/Lab 3" D:/ECE 385/Lab 3/cla4.sv 
# -- Compiling module cla4
# ** Error: D:/ECE 385/Lab 3/cla4.sv(23): (vlog-2110) Illegal reference to net "P".
# ** Error: D:/ECE 385/Lab 3/cla4.sv(24): (vlog-2110) Illegal reference to net "G".
# End time: 14:57:02 on Feb 16,2023, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: D:/Quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./adder_toplevel_run_msim_rtl_verilog.do line 8
# D:/Quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+D:/ECE\ 385/Lab\ 3 {D:/ECE 385/Lab 3/cla4.sv}"
