// Seed: 163057175
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  output logic [7:0] id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  inout tri0 id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout supply1 id_5;
  inout wire id_4;
  inout wire id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  always @(*)
    if (1) begin : LABEL_0
      if (1) disable id_20;
      else assign id_6 = id_4;
    end
  assign id_5  = -1;
  assign id_10 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_10,
      id_10,
      id_6,
      id_6,
      id_7,
      id_10,
      id_2,
      id_10,
      id_10,
      id_1,
      id_3,
      id_10,
      id_2,
      id_4,
      id_6,
      id_5,
      id_4
  );
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout logic [7:0] id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5[1'b0] = (-1);
  assign id_5 = id_7;
endmodule
