// Seed: 1739666428
module module_0 (
    output id_0
    , id_6,
    input reg id_1,
    input logic id_2,
    output id_3,
    output id_4
    , id_7,
    output id_5
);
  reg id_8;
  always @(posedge 1 or posedge id_1) begin
    case (1)
      1: begin
        SystemTFIdentifier(1, id_2);
      end
      1: id_4 = 1;
      id_1: id_8 <= 1'b0;
      id_1 - 1: id_8 <= id_1;
    endcase
  end
  assign id_6[1] = 1;
endmodule
