;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV 717, <-20
	DJN -1, @-20
	MOV @121, 106
	SLT 210, 60
	ADD @3, 0
	JMZ 271, <60
	DJN <-661, @-20
	MOV 715, <-20
	SUB @121, 153
	ADD 210, 70
	SPL 0, <402
	SPL 0, <402
	SLT 30, 9
	SLT 0, 402
	ADD 30, 9
	DJN <-661, @-20
	JMP <121, 103
	MOV @121, 106
	JMN 0, <402
	SUB #513, 2
	SPL -7, @-30
	ADD 3, @-10
	SLT 30, 9
	SLT 300, 90
	SPL 0, <402
	SUB @127, 106
	SUB 30, 9
	MOV @821, 106
	SPL @0, #2
	ADD 30, 9
	JMZ -7, @-20
	JMZ -7, @-20
	ADD 3, @-10
	SPL @0, #2
	DAT #210, #60
	MOV 1, <21
	DJN -1, @-20
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-26
	ADD 210, 60
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	SPL 0, <402
	SUB <127, 106
	MOV -1, <-26
	MOV -1, <-26
