<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ADAT_De-Encoder.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ADAT_BLOCKRAM_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ADAT_De_Enkoder.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ADAT_De_Enkoder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ADAT_De_Enkoder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ADAT_De_Enkoder.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ADAT_De_Enkoder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ADAT_De_Enkoder.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ADAT_De_Enkoder.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ADAT_De_Enkoder.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ADAT_De_Enkoder.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ADAT_De_Enkoder.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ADAT_De_Enkoder.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ADAT_De_Enkoder.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ADAT_De_Enkoder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ADAT_De_Enkoder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ADAT_De_Enkoder.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ADAT_De_Enkoder.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ADAT_De_Enkoder.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ADAT_De_Enkoder.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ADAT_De_Enkoder.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ADAT_De_Enkoder.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ADAT_De_Enkoder_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ADAT_De_Enkoder_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ADAT_De_Enkoder_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ADAT_De_Enkoder_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ADAT_De_Enkoder_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_PSR" xil_pn:name="ADAT_De_Enkoder_map.psr"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ADAT_De_Enkoder_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ADAT_De_Enkoder_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ADAT_De_Enkoder_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ADAT_De_Enkoder_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ADAT_De_Enkoder_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ADAT_De_Enkoder_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ADAT_De_Enkoder_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ADAT_De_Enkoder_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ADAT_De_Enkoder_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ADAT_De_Enkoder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ADAT_Dekoder.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ADAT_Dekoder_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ADAT_Out_Test.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ADAT_Out_Test.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ADAT_Out_Test.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ADAT_Out_Test.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ADAT_Out_Test.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ADAT_Out_Test.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ADAT_Out_Test.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ADAT_Out_Test.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ADAT_Out_Test.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ADAT_Out_Test.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ADAT_Out_Test.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ADAT_Out_Test.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ADAT_Out_Test.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ADAT_Out_Test.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ADAT_Out_Test.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ADAT_Out_Test.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ADAT_Out_Test.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ADAT_Out_Test_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ADAT_Out_Test_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ADAT_Out_Test_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ADAT_Out_Test_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ADAT_Out_Test_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ADAT_Out_Test_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ADAT_Out_Test_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ADAT_Out_Test_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ADAT_Out_Test_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ADAT_Out_Test_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DynamischerADATPuffer_BRAM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="EnkoderTestClock.vhd">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="EnkoderTestClock_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="McBSP_Test.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="McBSP_Test.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="McBSP_Test.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="McBSP_Test.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="McBSP_Test.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="McBSP_Test.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="McBSP_Test.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="McBSP_Test.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="McBSP_Test.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="McBSP_Test.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="McBSP_Test.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="McBSP_Test.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="McBSP_Test.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="McBSP_Test.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="McBSP_Test.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="McBSP_Test.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="McBSP_Test.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="McBSP_Test.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="McBSP_Test.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="McBSP_Test.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="McBSP_Test_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="McBSP_Test_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="McBSP_Test_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="McBSP_Test_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="McBSP_Test_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="McBSP_Test_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_PSR" xil_pn:name="McBSP_Test_map.psr"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="McBSP_Test_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="McBSP_Test_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="McBSP_Test_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="McBSP_Test_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="McBSP_Test_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="McBSP_Test_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="McBSP_Test_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="McBSP_Test_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="McBSP_Test_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="McBSP_Test_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="SchnellerTakt.vhd"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="SchnellerTakt_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Test_ADAT_Loopback.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Test_ADAT_Loopback.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Test_ADAT_Loopback.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Test_ADAT_Loopback.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Test_ADAT_Loopback.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Test_ADAT_Loopback.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Test_ADAT_Loopback.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Test_ADAT_Loopback.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Test_ADAT_Loopback.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Test_ADAT_Loopback.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_ADAT_Loopback.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Test_ADAT_Loopback.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Test_ADAT_Loopback.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Test_ADAT_Loopback.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Test_ADAT_Loopback.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Test_ADAT_Loopback.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Test_ADAT_Loopback.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Test_ADAT_Loopback.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Test_ADAT_Loopback.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Test_ADAT_Loopback.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Test_ADAT_Loopback_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Test_ADAT_Loopback_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Test_ADAT_Loopback_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Test_ADAT_Loopback_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Test_ADAT_Loopback_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Test_ADAT_Loopback_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Test_ADAT_Loopback_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Test_ADAT_Loopback_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Test_ADAT_Loopback_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Test_ADAT_Loopback_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_ADAT_Loopback_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Test_ADAT_Loopback_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impactbatch.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="adat_de_enkoder.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="adat_de_enkoder.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="adat_de_enkoder.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="adat_out_test.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="adat_out_test.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="adat_out_test.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/EnkoderTestClock.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/SchnellerTakt.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="ise_impact.cmd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="mcbsp_test.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="mcbsp_test.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="mcbsp_test.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_ADAT_BLOCKRAM_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_ADAT_Dekoder_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_ADAT_Enkoder_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_ADAT_Taktgewinnung_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_DynamischerADATPuffer_BRAM_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_DynamischerADATPuffer_BRAM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_DynamischerADATPuffer_BRAM_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_DynamischerADATPuffer_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_McBSP_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_Out_Test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_Test_ADAT_Loopback_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="test_adat_loopback.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="test_adat_loopback.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="test_adat_loopback.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="xaw2vhdl.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1390398549" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1390398549">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1390837885" xil_pn:in_ck="1263895815786007840" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1390837885">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADAT-De-Enkoder.vhd"/>
      <outfile xil_pn:name="ADAT.vhd"/>
      <outfile xil_pn:name="ADAT_BLOCKRAM.vhd"/>
      <outfile xil_pn:name="ADAT_Dekoder.vhd"/>
      <outfile xil_pn:name="ADAT_DekodermitTakt.vhd"/>
      <outfile xil_pn:name="ADAT_Enkoder.vhd"/>
      <outfile xil_pn:name="ADAT_Out_Test.vhd"/>
      <outfile xil_pn:name="ADAT_Taktgewinnung.vhd"/>
      <outfile xil_pn:name="DynamischerADATPuffer.vhd"/>
      <outfile xil_pn:name="DynamischerADATPuffer_BRAM.vhd"/>
      <outfile xil_pn:name="McBSP-Dekoder.vhd"/>
      <outfile xil_pn:name="McBSP-Dekoder_1Puffer_Parallel.vhd"/>
      <outfile xil_pn:name="TB__ADAT-Dekoder.vhd"/>
      <outfile xil_pn:name="Test_ADAT_Loopback.vhd"/>
      <outfile xil_pn:name="tb_ADAT_BLOCKRAM.vhd"/>
      <outfile xil_pn:name="tb_ADAT_Enkoder.vhd"/>
      <outfile xil_pn:name="tb_ADAT_Taktgewinnung.vhd"/>
      <outfile xil_pn:name="tb_DynamischerADATPuffer.vhd"/>
      <outfile xil_pn:name="tb_DynamischerADATPuffer_BRAM.vhd"/>
      <outfile xil_pn:name="tb_McBSP.vhd"/>
      <outfile xil_pn:name="tb_Out_Test.vhd"/>
      <outfile xil_pn:name="tb_Test_ADAT_Loopback.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1390843549" xil_pn:in_ck="7295906014051761506" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5763952919018334683" xil_pn:start_ts="1390843549">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="EnkoderTestClock.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1390843549" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="9059765438497403533" xil_pn:start_ts="1390843549">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1390747069" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7267963473993463161" xil_pn:start_ts="1390747069">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1390837885" xil_pn:in_ck="7141905827434591780" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1390837885">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADAT-De-Enkoder.vhd"/>
      <outfile xil_pn:name="ADAT.vhd"/>
      <outfile xil_pn:name="ADAT_BLOCKRAM.vhd"/>
      <outfile xil_pn:name="ADAT_Dekoder.vhd"/>
      <outfile xil_pn:name="ADAT_DekodermitTakt.vhd"/>
      <outfile xil_pn:name="ADAT_Enkoder.vhd"/>
      <outfile xil_pn:name="ADAT_Out_Test.vhd"/>
      <outfile xil_pn:name="ADAT_Taktgewinnung.vhd"/>
      <outfile xil_pn:name="DynamischerADATPuffer.vhd"/>
      <outfile xil_pn:name="DynamischerADATPuffer_BRAM.vhd"/>
      <outfile xil_pn:name="EnkoderTestClock.vhd"/>
      <outfile xil_pn:name="McBSP-Dekoder.vhd"/>
      <outfile xil_pn:name="McBSP-Dekoder_1Puffer_Parallel.vhd"/>
      <outfile xil_pn:name="TB__ADAT-Dekoder.vhd"/>
      <outfile xil_pn:name="Test_ADAT_Loopback.vhd"/>
      <outfile xil_pn:name="tb_ADAT_BLOCKRAM.vhd"/>
      <outfile xil_pn:name="tb_ADAT_Enkoder.vhd"/>
      <outfile xil_pn:name="tb_ADAT_Taktgewinnung.vhd"/>
      <outfile xil_pn:name="tb_DynamischerADATPuffer.vhd"/>
      <outfile xil_pn:name="tb_DynamischerADATPuffer_BRAM.vhd"/>
      <outfile xil_pn:name="tb_McBSP.vhd"/>
      <outfile xil_pn:name="tb_Out_Test.vhd"/>
      <outfile xil_pn:name="tb_Test_ADAT_Loopback.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1390843558" xil_pn:in_ck="7141905827434591780" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="834593881209950824" xil_pn:start_ts="1390843549">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_DynamischerADATPuffer_BRAM_beh.prj"/>
      <outfile xil_pn:name="tb_DynamischerADATPuffer_BRAM_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1390843560" xil_pn:in_ck="1867714369018006367" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4842088596968112273" xil_pn:start_ts="1390843558">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_DynamischerADATPuffer_BRAM_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1390907881" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1390907881">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391098684" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4962991559008168523" xil_pn:start_ts="1391098684">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391098684" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2802229192225023721" xil_pn:start_ts="1391098684">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391098684" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1391098684">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391098686" xil_pn:in_ck="7295906014051761506" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5796580539728351197" xil_pn:start_ts="1391098684">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="EnkoderTestClock.vhd"/>
      <outfile xil_pn:name="SchnellerTakt.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1391098686" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8569866560980815065" xil_pn:start_ts="1391098686">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391098686" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="885508124181696737" xil_pn:start_ts="1391098686">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391099667" xil_pn:in_ck="-2705796203178768861" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-3481725154820392287" xil_pn:start_ts="1391099615">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="McBSP_Test.lso"/>
      <outfile xil_pn:name="McBSP_Test.ngc"/>
      <outfile xil_pn:name="McBSP_Test.ngr"/>
      <outfile xil_pn:name="McBSP_Test.prj"/>
      <outfile xil_pn:name="McBSP_Test.stx"/>
      <outfile xil_pn:name="McBSP_Test.syr"/>
      <outfile xil_pn:name="McBSP_Test.xst"/>
      <outfile xil_pn:name="McBSP_Test_vhdl.prj"/>
      <outfile xil_pn:name="McBSP_Test_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1391100129" xil_pn:in_ck="1090392836530589087" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5765969456549744904" xil_pn:start_ts="1391100129">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391100145" xil_pn:in_ck="-6203566011299021721" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5177864267579291250" xil_pn:start_ts="1391100129">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="McBSP_Test.bld"/>
      <outfile xil_pn:name="McBSP_Test.ngd"/>
      <outfile xil_pn:name="McBSP_Test_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1391100191" xil_pn:in_ck="-1909367211990084661" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-6757896578387757026" xil_pn:start_ts="1391100145">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="McBSP_Test.pcf"/>
      <outfile xil_pn:name="McBSP_Test_map.map"/>
      <outfile xil_pn:name="McBSP_Test_map.mrp"/>
      <outfile xil_pn:name="McBSP_Test_map.ncd"/>
      <outfile xil_pn:name="McBSP_Test_map.ngm"/>
      <outfile xil_pn:name="McBSP_Test_map.psr"/>
      <outfile xil_pn:name="McBSP_Test_map.xrpt"/>
      <outfile xil_pn:name="McBSP_Test_summary.xml"/>
      <outfile xil_pn:name="McBSP_Test_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1391100245" xil_pn:in_ck="-5826835958874042865" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1273851214515203448" xil_pn:start_ts="1391100191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="McBSP_Test.ncd"/>
      <outfile xil_pn:name="McBSP_Test.pad"/>
      <outfile xil_pn:name="McBSP_Test.par"/>
      <outfile xil_pn:name="McBSP_Test.ptwx"/>
      <outfile xil_pn:name="McBSP_Test.unroutes"/>
      <outfile xil_pn:name="McBSP_Test.xpi"/>
      <outfile xil_pn:name="McBSP_Test_pad.csv"/>
      <outfile xil_pn:name="McBSP_Test_pad.txt"/>
      <outfile xil_pn:name="McBSP_Test_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1391100275" xil_pn:in_ck="2112734481925784604" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="8242823369169169445" xil_pn:start_ts="1391100245">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="McBSP_Test.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="mcbsp_test.bgn"/>
      <outfile xil_pn:name="mcbsp_test.bit"/>
      <outfile xil_pn:name="mcbsp_test.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1391159555" xil_pn:in_ck="7088757901290667236" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="-3012137829970625193" xil_pn:start_ts="1391159555">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_impactbatch.log"/>
      <outfile xil_pn:name="ise_impact.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1391099226" xil_pn:in_ck="7088757901290667236" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8602085034254855922" xil_pn:start_ts="1391099220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_impactbatch.log"/>
      <outfile xil_pn:name="ise_impact.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1391100245" xil_pn:in_ck="3105457564226323515" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1391100231">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="McBSP_Test.twr"/>
      <outfile xil_pn:name="McBSP_Test.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
