
spi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000afcc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000618  0800b15c  0800b15c  0001b15c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b774  0800b774  00020264  2**0
                  CONTENTS
  4 .ARM          00000008  0800b774  0800b774  0001b774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b77c  0800b77c  00020264  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b77c  0800b77c  0001b77c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b780  0800b780  0001b780  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000264  20000000  0800b784  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004c54  20000264  0800b9e8  00020264  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004eb8  0800b9e8  00024eb8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020264  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020fe2  00000000  00000000  00020294  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000462d  00000000  00000000  00041276  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001948  00000000  00000000  000458a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001760  00000000  00000000  000471f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00026ac2  00000000  00000000  00048950  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00017da7  00000000  00000000  0006f412  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d8812  00000000  00000000  000871b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0015f9cb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007300  00000000  00000000  0015fa48  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000264 	.word	0x20000264
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b144 	.word	0x0800b144

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000268 	.word	0x20000268
 80001cc:	0800b144 	.word	0x0800b144

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b972 	b.w	800059c <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9e08      	ldr	r6, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	4688      	mov	r8, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d14b      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002de:	428a      	cmp	r2, r1
 80002e0:	4615      	mov	r5, r2
 80002e2:	d967      	bls.n	80003b4 <__udivmoddi4+0xe4>
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	b14a      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ea:	f1c2 0720 	rsb	r7, r2, #32
 80002ee:	fa01 f302 	lsl.w	r3, r1, r2
 80002f2:	fa20 f707 	lsr.w	r7, r0, r7
 80002f6:	4095      	lsls	r5, r2
 80002f8:	ea47 0803 	orr.w	r8, r7, r3
 80002fc:	4094      	lsls	r4, r2
 80002fe:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000302:	0c23      	lsrs	r3, r4, #16
 8000304:	fbb8 f7fe 	udiv	r7, r8, lr
 8000308:	fa1f fc85 	uxth.w	ip, r5
 800030c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000310:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000314:	fb07 f10c 	mul.w	r1, r7, ip
 8000318:	4299      	cmp	r1, r3
 800031a:	d909      	bls.n	8000330 <__udivmoddi4+0x60>
 800031c:	18eb      	adds	r3, r5, r3
 800031e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000322:	f080 811b 	bcs.w	800055c <__udivmoddi4+0x28c>
 8000326:	4299      	cmp	r1, r3
 8000328:	f240 8118 	bls.w	800055c <__udivmoddi4+0x28c>
 800032c:	3f02      	subs	r7, #2
 800032e:	442b      	add	r3, r5
 8000330:	1a5b      	subs	r3, r3, r1
 8000332:	b2a4      	uxth	r4, r4
 8000334:	fbb3 f0fe 	udiv	r0, r3, lr
 8000338:	fb0e 3310 	mls	r3, lr, r0, r3
 800033c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000340:	fb00 fc0c 	mul.w	ip, r0, ip
 8000344:	45a4      	cmp	ip, r4
 8000346:	d909      	bls.n	800035c <__udivmoddi4+0x8c>
 8000348:	192c      	adds	r4, r5, r4
 800034a:	f100 33ff 	add.w	r3, r0, #4294967295
 800034e:	f080 8107 	bcs.w	8000560 <__udivmoddi4+0x290>
 8000352:	45a4      	cmp	ip, r4
 8000354:	f240 8104 	bls.w	8000560 <__udivmoddi4+0x290>
 8000358:	3802      	subs	r0, #2
 800035a:	442c      	add	r4, r5
 800035c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000360:	eba4 040c 	sub.w	r4, r4, ip
 8000364:	2700      	movs	r7, #0
 8000366:	b11e      	cbz	r6, 8000370 <__udivmoddi4+0xa0>
 8000368:	40d4      	lsrs	r4, r2
 800036a:	2300      	movs	r3, #0
 800036c:	e9c6 4300 	strd	r4, r3, [r6]
 8000370:	4639      	mov	r1, r7
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d909      	bls.n	800038e <__udivmoddi4+0xbe>
 800037a:	2e00      	cmp	r6, #0
 800037c:	f000 80eb 	beq.w	8000556 <__udivmoddi4+0x286>
 8000380:	2700      	movs	r7, #0
 8000382:	e9c6 0100 	strd	r0, r1, [r6]
 8000386:	4638      	mov	r0, r7
 8000388:	4639      	mov	r1, r7
 800038a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038e:	fab3 f783 	clz	r7, r3
 8000392:	2f00      	cmp	r7, #0
 8000394:	d147      	bne.n	8000426 <__udivmoddi4+0x156>
 8000396:	428b      	cmp	r3, r1
 8000398:	d302      	bcc.n	80003a0 <__udivmoddi4+0xd0>
 800039a:	4282      	cmp	r2, r0
 800039c:	f200 80fa 	bhi.w	8000594 <__udivmoddi4+0x2c4>
 80003a0:	1a84      	subs	r4, r0, r2
 80003a2:	eb61 0303 	sbc.w	r3, r1, r3
 80003a6:	2001      	movs	r0, #1
 80003a8:	4698      	mov	r8, r3
 80003aa:	2e00      	cmp	r6, #0
 80003ac:	d0e0      	beq.n	8000370 <__udivmoddi4+0xa0>
 80003ae:	e9c6 4800 	strd	r4, r8, [r6]
 80003b2:	e7dd      	b.n	8000370 <__udivmoddi4+0xa0>
 80003b4:	b902      	cbnz	r2, 80003b8 <__udivmoddi4+0xe8>
 80003b6:	deff      	udf	#255	; 0xff
 80003b8:	fab2 f282 	clz	r2, r2
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f040 808f 	bne.w	80004e0 <__udivmoddi4+0x210>
 80003c2:	1b49      	subs	r1, r1, r5
 80003c4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003c8:	fa1f f885 	uxth.w	r8, r5
 80003cc:	2701      	movs	r7, #1
 80003ce:	fbb1 fcfe 	udiv	ip, r1, lr
 80003d2:	0c23      	lsrs	r3, r4, #16
 80003d4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003d8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003dc:	fb08 f10c 	mul.w	r1, r8, ip
 80003e0:	4299      	cmp	r1, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x124>
 80003e4:	18eb      	adds	r3, r5, r3
 80003e6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x122>
 80003ec:	4299      	cmp	r1, r3
 80003ee:	f200 80cd 	bhi.w	800058c <__udivmoddi4+0x2bc>
 80003f2:	4684      	mov	ip, r0
 80003f4:	1a59      	subs	r1, r3, r1
 80003f6:	b2a3      	uxth	r3, r4
 80003f8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003fc:	fb0e 1410 	mls	r4, lr, r0, r1
 8000400:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000404:	fb08 f800 	mul.w	r8, r8, r0
 8000408:	45a0      	cmp	r8, r4
 800040a:	d907      	bls.n	800041c <__udivmoddi4+0x14c>
 800040c:	192c      	adds	r4, r5, r4
 800040e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x14a>
 8000414:	45a0      	cmp	r8, r4
 8000416:	f200 80b6 	bhi.w	8000586 <__udivmoddi4+0x2b6>
 800041a:	4618      	mov	r0, r3
 800041c:	eba4 0408 	sub.w	r4, r4, r8
 8000420:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000424:	e79f      	b.n	8000366 <__udivmoddi4+0x96>
 8000426:	f1c7 0c20 	rsb	ip, r7, #32
 800042a:	40bb      	lsls	r3, r7
 800042c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000430:	ea4e 0e03 	orr.w	lr, lr, r3
 8000434:	fa01 f407 	lsl.w	r4, r1, r7
 8000438:	fa20 f50c 	lsr.w	r5, r0, ip
 800043c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000440:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000444:	4325      	orrs	r5, r4
 8000446:	fbb3 f9f8 	udiv	r9, r3, r8
 800044a:	0c2c      	lsrs	r4, r5, #16
 800044c:	fb08 3319 	mls	r3, r8, r9, r3
 8000450:	fa1f fa8e 	uxth.w	sl, lr
 8000454:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000458:	fb09 f40a 	mul.w	r4, r9, sl
 800045c:	429c      	cmp	r4, r3
 800045e:	fa02 f207 	lsl.w	r2, r2, r7
 8000462:	fa00 f107 	lsl.w	r1, r0, r7
 8000466:	d90b      	bls.n	8000480 <__udivmoddi4+0x1b0>
 8000468:	eb1e 0303 	adds.w	r3, lr, r3
 800046c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000470:	f080 8087 	bcs.w	8000582 <__udivmoddi4+0x2b2>
 8000474:	429c      	cmp	r4, r3
 8000476:	f240 8084 	bls.w	8000582 <__udivmoddi4+0x2b2>
 800047a:	f1a9 0902 	sub.w	r9, r9, #2
 800047e:	4473      	add	r3, lr
 8000480:	1b1b      	subs	r3, r3, r4
 8000482:	b2ad      	uxth	r5, r5
 8000484:	fbb3 f0f8 	udiv	r0, r3, r8
 8000488:	fb08 3310 	mls	r3, r8, r0, r3
 800048c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000490:	fb00 fa0a 	mul.w	sl, r0, sl
 8000494:	45a2      	cmp	sl, r4
 8000496:	d908      	bls.n	80004aa <__udivmoddi4+0x1da>
 8000498:	eb1e 0404 	adds.w	r4, lr, r4
 800049c:	f100 33ff 	add.w	r3, r0, #4294967295
 80004a0:	d26b      	bcs.n	800057a <__udivmoddi4+0x2aa>
 80004a2:	45a2      	cmp	sl, r4
 80004a4:	d969      	bls.n	800057a <__udivmoddi4+0x2aa>
 80004a6:	3802      	subs	r0, #2
 80004a8:	4474      	add	r4, lr
 80004aa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ae:	fba0 8902 	umull	r8, r9, r0, r2
 80004b2:	eba4 040a 	sub.w	r4, r4, sl
 80004b6:	454c      	cmp	r4, r9
 80004b8:	46c2      	mov	sl, r8
 80004ba:	464b      	mov	r3, r9
 80004bc:	d354      	bcc.n	8000568 <__udivmoddi4+0x298>
 80004be:	d051      	beq.n	8000564 <__udivmoddi4+0x294>
 80004c0:	2e00      	cmp	r6, #0
 80004c2:	d069      	beq.n	8000598 <__udivmoddi4+0x2c8>
 80004c4:	ebb1 050a 	subs.w	r5, r1, sl
 80004c8:	eb64 0403 	sbc.w	r4, r4, r3
 80004cc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004d0:	40fd      	lsrs	r5, r7
 80004d2:	40fc      	lsrs	r4, r7
 80004d4:	ea4c 0505 	orr.w	r5, ip, r5
 80004d8:	e9c6 5400 	strd	r5, r4, [r6]
 80004dc:	2700      	movs	r7, #0
 80004de:	e747      	b.n	8000370 <__udivmoddi4+0xa0>
 80004e0:	f1c2 0320 	rsb	r3, r2, #32
 80004e4:	fa20 f703 	lsr.w	r7, r0, r3
 80004e8:	4095      	lsls	r5, r2
 80004ea:	fa01 f002 	lsl.w	r0, r1, r2
 80004ee:	fa21 f303 	lsr.w	r3, r1, r3
 80004f2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004f6:	4338      	orrs	r0, r7
 80004f8:	0c01      	lsrs	r1, r0, #16
 80004fa:	fbb3 f7fe 	udiv	r7, r3, lr
 80004fe:	fa1f f885 	uxth.w	r8, r5
 8000502:	fb0e 3317 	mls	r3, lr, r7, r3
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb07 f308 	mul.w	r3, r7, r8
 800050e:	428b      	cmp	r3, r1
 8000510:	fa04 f402 	lsl.w	r4, r4, r2
 8000514:	d907      	bls.n	8000526 <__udivmoddi4+0x256>
 8000516:	1869      	adds	r1, r5, r1
 8000518:	f107 3cff 	add.w	ip, r7, #4294967295
 800051c:	d22f      	bcs.n	800057e <__udivmoddi4+0x2ae>
 800051e:	428b      	cmp	r3, r1
 8000520:	d92d      	bls.n	800057e <__udivmoddi4+0x2ae>
 8000522:	3f02      	subs	r7, #2
 8000524:	4429      	add	r1, r5
 8000526:	1acb      	subs	r3, r1, r3
 8000528:	b281      	uxth	r1, r0
 800052a:	fbb3 f0fe 	udiv	r0, r3, lr
 800052e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000532:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000536:	fb00 f308 	mul.w	r3, r0, r8
 800053a:	428b      	cmp	r3, r1
 800053c:	d907      	bls.n	800054e <__udivmoddi4+0x27e>
 800053e:	1869      	adds	r1, r5, r1
 8000540:	f100 3cff 	add.w	ip, r0, #4294967295
 8000544:	d217      	bcs.n	8000576 <__udivmoddi4+0x2a6>
 8000546:	428b      	cmp	r3, r1
 8000548:	d915      	bls.n	8000576 <__udivmoddi4+0x2a6>
 800054a:	3802      	subs	r0, #2
 800054c:	4429      	add	r1, r5
 800054e:	1ac9      	subs	r1, r1, r3
 8000550:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000554:	e73b      	b.n	80003ce <__udivmoddi4+0xfe>
 8000556:	4637      	mov	r7, r6
 8000558:	4630      	mov	r0, r6
 800055a:	e709      	b.n	8000370 <__udivmoddi4+0xa0>
 800055c:	4607      	mov	r7, r0
 800055e:	e6e7      	b.n	8000330 <__udivmoddi4+0x60>
 8000560:	4618      	mov	r0, r3
 8000562:	e6fb      	b.n	800035c <__udivmoddi4+0x8c>
 8000564:	4541      	cmp	r1, r8
 8000566:	d2ab      	bcs.n	80004c0 <__udivmoddi4+0x1f0>
 8000568:	ebb8 0a02 	subs.w	sl, r8, r2
 800056c:	eb69 020e 	sbc.w	r2, r9, lr
 8000570:	3801      	subs	r0, #1
 8000572:	4613      	mov	r3, r2
 8000574:	e7a4      	b.n	80004c0 <__udivmoddi4+0x1f0>
 8000576:	4660      	mov	r0, ip
 8000578:	e7e9      	b.n	800054e <__udivmoddi4+0x27e>
 800057a:	4618      	mov	r0, r3
 800057c:	e795      	b.n	80004aa <__udivmoddi4+0x1da>
 800057e:	4667      	mov	r7, ip
 8000580:	e7d1      	b.n	8000526 <__udivmoddi4+0x256>
 8000582:	4681      	mov	r9, r0
 8000584:	e77c      	b.n	8000480 <__udivmoddi4+0x1b0>
 8000586:	3802      	subs	r0, #2
 8000588:	442c      	add	r4, r5
 800058a:	e747      	b.n	800041c <__udivmoddi4+0x14c>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	442b      	add	r3, r5
 8000592:	e72f      	b.n	80003f4 <__udivmoddi4+0x124>
 8000594:	4638      	mov	r0, r7
 8000596:	e708      	b.n	80003aa <__udivmoddi4+0xda>
 8000598:	4637      	mov	r7, r6
 800059a:	e6e9      	b.n	8000370 <__udivmoddi4+0xa0>

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <CmdLineProcess>:
//! Otherwise it returns the code that was returned by the command function.
//
//*****************************************************************************
int
CmdLineProcess(char *pcCmdLine)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b086      	sub	sp, #24
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
    char *pcChar;
    uint_fast8_t ui8Argc;
    bool bFindArg = true;
 80005a8:	2301      	movs	r3, #1
 80005aa:	73fb      	strb	r3, [r7, #15]

    //
    // Initialize the argument counter, and point to the beginning of the
    // command line string.
    //
    ui8Argc = 0;
 80005ac:	2300      	movs	r3, #0
 80005ae:	613b      	str	r3, [r7, #16]
    pcChar = pcCmdLine;
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	617b      	str	r3, [r7, #20]

    //
    // Advance through the command line until a zero character is found.
    //
    while(*pcChar)
 80005b4:	e020      	b.n	80005f8 <CmdLineProcess+0x58>
    {
        //
        // If there is a space, then replace it with a zero, and set the flag
        // to search for the next argument.
        //
        if(*pcChar == ' ')
 80005b6:	697b      	ldr	r3, [r7, #20]
 80005b8:	781b      	ldrb	r3, [r3, #0]
 80005ba:	2b20      	cmp	r3, #32
 80005bc:	d105      	bne.n	80005ca <CmdLineProcess+0x2a>
        {
            *pcChar = 0;
 80005be:	697b      	ldr	r3, [r7, #20]
 80005c0:	2200      	movs	r2, #0
 80005c2:	701a      	strb	r2, [r3, #0]
            bFindArg = true;
 80005c4:	2301      	movs	r3, #1
 80005c6:	73fb      	strb	r3, [r7, #15]
 80005c8:	e013      	b.n	80005f2 <CmdLineProcess+0x52>
        {
            //
            // If bFindArg is set, then that means we are looking for the start
            // of the next argument.
            //
            if(bFindArg)
 80005ca:	7bfb      	ldrb	r3, [r7, #15]
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d010      	beq.n	80005f2 <CmdLineProcess+0x52>
                //
                // As long as the maximum number of arguments has not been
                // reached, then save the pointer to the start of this new arg
                // in the argv array, and increment the count of args, argc.
                //
                if(ui8Argc < CMDLINE_MAX_ARGS)
 80005d0:	693b      	ldr	r3, [r7, #16]
 80005d2:	2b09      	cmp	r3, #9
 80005d4:	d80a      	bhi.n	80005ec <CmdLineProcess+0x4c>
                {
                    g_ppcArgv[ui8Argc] = pcChar;
 80005d6:	491d      	ldr	r1, [pc, #116]	; (800064c <CmdLineProcess+0xac>)
 80005d8:	693b      	ldr	r3, [r7, #16]
 80005da:	697a      	ldr	r2, [r7, #20]
 80005dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    ui8Argc++;
 80005e0:	693b      	ldr	r3, [r7, #16]
 80005e2:	3301      	adds	r3, #1
 80005e4:	613b      	str	r3, [r7, #16]
                    bFindArg = false;
 80005e6:	2300      	movs	r3, #0
 80005e8:	73fb      	strb	r3, [r7, #15]
 80005ea:	e002      	b.n	80005f2 <CmdLineProcess+0x52>
                // The maximum number of arguments has been reached so return
                // the error.
                //
                else
                {
                    return(CMDLINE_TOO_MANY_ARGS);
 80005ec:	f06f 0301 	mvn.w	r3, #1
 80005f0:	e028      	b.n	8000644 <CmdLineProcess+0xa4>
        }

        //
        // Advance to the next character in the command line.
        //
        pcChar++;
 80005f2:	697b      	ldr	r3, [r7, #20]
 80005f4:	3301      	adds	r3, #1
 80005f6:	617b      	str	r3, [r7, #20]
    while(*pcChar)
 80005f8:	697b      	ldr	r3, [r7, #20]
 80005fa:	781b      	ldrb	r3, [r3, #0]
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d1da      	bne.n	80005b6 <CmdLineProcess+0x16>
    }

    //
    // If one or more arguments was found, then process the command.
    //
    if(ui8Argc)
 8000600:	693b      	ldr	r3, [r7, #16]
 8000602:	2b00      	cmp	r3, #0
 8000604:	d01c      	beq.n	8000640 <CmdLineProcess+0xa0>
    {
        //
        // Start at the beginning of the command table, to look for a matching
        // command.
        //
        psCmdEntry = &g_psCmdTable[0];
 8000606:	4b12      	ldr	r3, [pc, #72]	; (8000650 <CmdLineProcess+0xb0>)
 8000608:	60bb      	str	r3, [r7, #8]

        //
        // Search through the command table until a null command string is
        // found, which marks the end of the table.
        //
        while(psCmdEntry->pcCmd)
 800060a:	e015      	b.n	8000638 <CmdLineProcess+0x98>
        {
            //
            // If this command entry command string matches argv[0], then call
            // arguments.
            //
            if(!strcmp(g_ppcArgv[0], psCmdEntry->pcCmd))
 800060c:	4b0f      	ldr	r3, [pc, #60]	; (800064c <CmdLineProcess+0xac>)
 800060e:	681a      	ldr	r2, [r3, #0]
 8000610:	68bb      	ldr	r3, [r7, #8]
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	4619      	mov	r1, r3
 8000616:	4610      	mov	r0, r2
 8000618:	f7ff fdda 	bl	80001d0 <strcmp>
 800061c:	4603      	mov	r3, r0
 800061e:	2b00      	cmp	r3, #0
 8000620:	d107      	bne.n	8000632 <CmdLineProcess+0x92>
            {
                return(psCmdEntry->pfnCmd(ui8Argc, g_ppcArgv));
 8000622:	68bb      	ldr	r3, [r7, #8]
 8000624:	685b      	ldr	r3, [r3, #4]
 8000626:	693a      	ldr	r2, [r7, #16]
 8000628:	4908      	ldr	r1, [pc, #32]	; (800064c <CmdLineProcess+0xac>)
 800062a:	4610      	mov	r0, r2
 800062c:	4798      	blx	r3
 800062e:	4603      	mov	r3, r0
 8000630:	e008      	b.n	8000644 <CmdLineProcess+0xa4>
            }

            //
            // Not found, so advance to the next entry.
            //
            psCmdEntry++;
 8000632:	68bb      	ldr	r3, [r7, #8]
 8000634:	330c      	adds	r3, #12
 8000636:	60bb      	str	r3, [r7, #8]
        while(psCmdEntry->pcCmd)
 8000638:	68bb      	ldr	r3, [r7, #8]
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	2b00      	cmp	r3, #0
 800063e:	d1e5      	bne.n	800060c <CmdLineProcess+0x6c>

    //
    // Fall through to here means that no matching command was found, so return
    // an error.
    //
    return(CMDLINE_BAD_CMD);
 8000640:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000644:	4618      	mov	r0, r3
 8000646:	3718      	adds	r7, #24
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	20000280 	.word	0x20000280
 8000650:	20000000 	.word	0x20000000

08000654 <UARTIntHandler>:
uint8_t commandBuffer[200];
uint32_t commandBufferIndex = 0;
uint32_t gotCommandFlag = 0;
uint8_t temp[100];

void UARTIntHandler(void) {
 8000654:	b580      	push	{r7, lr}
 8000656:	b082      	sub	sp, #8
 8000658:	af00      	add	r7, sp, #0
	uint8_t receivedChar;
	char *EnterCMD = "\r\n>";
 800065a:	4b26      	ldr	r3, [pc, #152]	; (80006f4 <UARTIntHandler+0xa0>)
 800065c:	607b      	str	r3, [r7, #4]
	receivedChar = (uint8_t) ((huart6).Instance->DR & (uint8_t) 0x00FF);
 800065e:	4b26      	ldr	r3, [pc, #152]	; (80006f8 <UARTIntHandler+0xa4>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	685b      	ldr	r3, [r3, #4]
 8000664:	b2db      	uxtb	r3, r3
 8000666:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit(&huart6, &receivedChar, 1, 100);
 8000668:	1cf9      	adds	r1, r7, #3
 800066a:	2364      	movs	r3, #100	; 0x64
 800066c:	2201      	movs	r2, #1
 800066e:	4822      	ldr	r0, [pc, #136]	; (80006f8 <UARTIntHandler+0xa4>)
 8000670:	f003 fc8f 	bl	8003f92 <HAL_UART_Transmit>
	__HAL_UART_ENABLE_IT(&huart6, UART_IT_RXNE);
 8000674:	4b20      	ldr	r3, [pc, #128]	; (80006f8 <UARTIntHandler+0xa4>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	68da      	ldr	r2, [r3, #12]
 800067a:	4b1f      	ldr	r3, [pc, #124]	; (80006f8 <UARTIntHandler+0xa4>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	f042 0220 	orr.w	r2, r2, #32
 8000682:	60da      	str	r2, [r3, #12]
	if (receivedChar != 13) {
 8000684:	78fb      	ldrb	r3, [r7, #3]
 8000686:	2b0d      	cmp	r3, #13
 8000688:	d01a      	beq.n	80006c0 <UARTIntHandler+0x6c>
		if ((receivedChar == 8) || (receivedChar == 127)) {
 800068a:	78fb      	ldrb	r3, [r7, #3]
 800068c:	2b08      	cmp	r3, #8
 800068e:	d002      	beq.n	8000696 <UARTIntHandler+0x42>
 8000690:	78fb      	ldrb	r3, [r7, #3]
 8000692:	2b7f      	cmp	r3, #127	; 0x7f
 8000694:	d109      	bne.n	80006aa <UARTIntHandler+0x56>
			if (commandBufferIndex > 0)
 8000696:	4b19      	ldr	r3, [pc, #100]	; (80006fc <UARTIntHandler+0xa8>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	2b00      	cmp	r3, #0
 800069c:	d026      	beq.n	80006ec <UARTIntHandler+0x98>
				commandBufferIndex--;
 800069e:	4b17      	ldr	r3, [pc, #92]	; (80006fc <UARTIntHandler+0xa8>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	3b01      	subs	r3, #1
 80006a4:	4a15      	ldr	r2, [pc, #84]	; (80006fc <UARTIntHandler+0xa8>)
 80006a6:	6013      	str	r3, [r2, #0]
			if (commandBufferIndex > 0)
 80006a8:	e020      	b.n	80006ec <UARTIntHandler+0x98>
		} else {
			commandBuffer[commandBufferIndex] = receivedChar;
 80006aa:	4b14      	ldr	r3, [pc, #80]	; (80006fc <UARTIntHandler+0xa8>)
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	78f9      	ldrb	r1, [r7, #3]
 80006b0:	4a13      	ldr	r2, [pc, #76]	; (8000700 <UARTIntHandler+0xac>)
 80006b2:	54d1      	strb	r1, [r2, r3]
			commandBufferIndex++;
 80006b4:	4b11      	ldr	r3, [pc, #68]	; (80006fc <UARTIntHandler+0xa8>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	3301      	adds	r3, #1
 80006ba:	4a10      	ldr	r2, [pc, #64]	; (80006fc <UARTIntHandler+0xa8>)
 80006bc:	6013      	str	r3, [r2, #0]
			gotCommandFlag = 1;
		}
		HAL_UART_Transmit(&huart6, (uint8_t*)EnterCMD, 3, 100);
	}

}
 80006be:	e015      	b.n	80006ec <UARTIntHandler+0x98>
		if (commandBufferIndex != 0) {
 80006c0:	4b0e      	ldr	r3, [pc, #56]	; (80006fc <UARTIntHandler+0xa8>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d00a      	beq.n	80006de <UARTIntHandler+0x8a>
			commandBuffer[commandBufferIndex] = 0;
 80006c8:	4b0c      	ldr	r3, [pc, #48]	; (80006fc <UARTIntHandler+0xa8>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	4a0c      	ldr	r2, [pc, #48]	; (8000700 <UARTIntHandler+0xac>)
 80006ce:	2100      	movs	r1, #0
 80006d0:	54d1      	strb	r1, [r2, r3]
			commandBufferIndex = 0;
 80006d2:	4b0a      	ldr	r3, [pc, #40]	; (80006fc <UARTIntHandler+0xa8>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	601a      	str	r2, [r3, #0]
			gotCommandFlag = 1;
 80006d8:	4b0a      	ldr	r3, [pc, #40]	; (8000704 <UARTIntHandler+0xb0>)
 80006da:	2201      	movs	r2, #1
 80006dc:	601a      	str	r2, [r3, #0]
		HAL_UART_Transmit(&huart6, (uint8_t*)EnterCMD, 3, 100);
 80006de:	2364      	movs	r3, #100	; 0x64
 80006e0:	2203      	movs	r2, #3
 80006e2:	6879      	ldr	r1, [r7, #4]
 80006e4:	4804      	ldr	r0, [pc, #16]	; (80006f8 <UARTIntHandler+0xa4>)
 80006e6:	f003 fc54 	bl	8003f92 <HAL_UART_Transmit>
}
 80006ea:	e7ff      	b.n	80006ec <UARTIntHandler+0x98>
 80006ec:	bf00      	nop
 80006ee:	3708      	adds	r7, #8
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}
 80006f4:	0800b278 	.word	0x0800b278
 80006f8:	2000449c 	.word	0x2000449c
 80006fc:	200002ac 	.word	0x200002ac
 8000700:	200042a0 	.word	0x200042a0
 8000704:	200002b0 	.word	0x200002b0

08000708 <Cmd_create_file>:
int Cmd_create_file(int argc, char *argv[])
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b084      	sub	sp, #16
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
 8000710:	6039      	str	r1, [r7, #0]

	printf("\nCmd_create_file\r\n");
 8000712:	4808      	ldr	r0, [pc, #32]	; (8000734 <Cmd_create_file+0x2c>)
 8000714:	f009 fc2e 	bl	8009f74 <puts>
	printf("------------------\r\n");
 8000718:	4807      	ldr	r0, [pc, #28]	; (8000738 <Cmd_create_file+0x30>)
 800071a:	f009 fc2b 	bl	8009f74 <puts>
	char *file = *(argv+1);
 800071e:	683b      	ldr	r3, [r7, #0]
 8000720:	685b      	ldr	r3, [r3, #4]
 8000722:	60fb      	str	r3, [r7, #12]
	SD_CREATE_FILE(file);
 8000724:	68f8      	ldr	r0, [r7, #12]
 8000726:	f001 f9cd 	bl	8001ac4 <SD_CREATE_FILE>
}
 800072a:	bf00      	nop
 800072c:	4618      	mov	r0, r3
 800072e:	3710      	adds	r7, #16
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}
 8000734:	0800b27c 	.word	0x0800b27c
 8000738:	0800b290 	.word	0x0800b290

0800073c <Cmd_write_sdcard>:
 * 5. Device Type
 * 6. Device Name
 * 7. Device Title
 * 8. value type */
int Cmd_write_sdcard(int argc, char *argv[])
{
 800073c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000740:	b0c0      	sub	sp, #256	; 0x100
 8000742:	af06      	add	r7, sp, #24
 8000744:	6078      	str	r0, [r7, #4]
 8000746:	6039      	str	r1, [r7, #0]
	printf("\nCmd_write_sdcard\r\n");
 8000748:	483c      	ldr	r0, [pc, #240]	; (800083c <Cmd_write_sdcard+0x100>)
 800074a:	f009 fc13 	bl	8009f74 <puts>
	printf("------------------\r\n");
 800074e:	483c      	ldr	r0, [pc, #240]	; (8000840 <Cmd_write_sdcard+0x104>)
 8000750:	f009 fc10 	bl	8009f74 <puts>
	SDcard_t sd;
	char sd_temp[200];
	sd.port= atoi(*(argv+1));
 8000754:	683b      	ldr	r3, [r7, #0]
 8000756:	3304      	adds	r3, #4
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	4618      	mov	r0, r3
 800075c:	f009 fae4 	bl	8009d28 <atoi>
 8000760:	4603      	mov	r3, r0
 8000762:	b2db      	uxtb	r3, r3
 8000764:	f887 30d1 	strb.w	r3, [r7, #209]	; 0xd1
	sd.deviceID = atoi(*(argv+2));
 8000768:	683b      	ldr	r3, [r7, #0]
 800076a:	3308      	adds	r3, #8
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	4618      	mov	r0, r3
 8000770:	f009 fada 	bl	8009d28 <atoi>
 8000774:	4603      	mov	r3, r0
 8000776:	b2db      	uxtb	r3, r3
 8000778:	f887 30d2 	strb.w	r3, [r7, #210]	; 0xd2
	sd.func = atoi(*(argv+3));
 800077c:	683b      	ldr	r3, [r7, #0]
 800077e:	330c      	adds	r3, #12
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	4618      	mov	r0, r3
 8000784:	f009 fad0 	bl	8009d28 <atoi>
 8000788:	4603      	mov	r3, r0
 800078a:	b2db      	uxtb	r3, r3
 800078c:	f887 30d3 	strb.w	r3, [r7, #211]	; 0xd3
	sd.deviceChannel= atoi(*(argv+4));
 8000790:	683b      	ldr	r3, [r7, #0]
 8000792:	3310      	adds	r3, #16
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	4618      	mov	r0, r3
 8000798:	f009 fac6 	bl	8009d28 <atoi>
 800079c:	4603      	mov	r3, r0
 800079e:	b29b      	uxth	r3, r3
 80007a0:	f8a7 30d4 	strh.w	r3, [r7, #212]	; 0xd4
	sd.deviceType= *(argv+5);
 80007a4:	683b      	ldr	r3, [r7, #0]
 80007a6:	695b      	ldr	r3, [r3, #20]
 80007a8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	sd.deviceName = *(argv+6);
 80007ac:	683b      	ldr	r3, [r7, #0]
 80007ae:	699b      	ldr	r3, [r3, #24]
 80007b0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
	sd.deviceTitle= *(argv+7);
 80007b4:	683b      	ldr	r3, [r7, #0]
 80007b6:	69db      	ldr	r3, [r3, #28]
 80007b8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
	sd.valueType= *(argv+8);
 80007bc:	683b      	ldr	r3, [r7, #0]
 80007be:	6a1b      	ldr	r3, [r3, #32]
 80007c0:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
	sd.deviceStatus= atoi(*(argv+9));
 80007c4:	683b      	ldr	r3, [r7, #0]
 80007c6:	3324      	adds	r3, #36	; 0x24
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	4618      	mov	r0, r3
 80007cc:	f009 faac 	bl	8009d28 <atoi>
 80007d0:	4603      	mov	r3, r0
 80007d2:	b2db      	uxtb	r3, r3
 80007d4:	f887 30d0 	strb.w	r3, [r7, #208]	; 0xd0
	SD_Json(sd_temp,sd.port,sd.deviceID,sd.func,sd.deviceChannel,sd.deviceType,sd.deviceTitle,sd.deviceName,sd.valueType,sd.deviceStatus);
 80007d8:	f897 c0d1 	ldrb.w	ip, [r7, #209]	; 0xd1
 80007dc:	f897 e0d2 	ldrb.w	lr, [r7, #210]	; 0xd2
 80007e0:	f897 80d3 	ldrb.w	r8, [r7, #211]	; 0xd3
 80007e4:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	; 0xd4
 80007e8:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 80007ec:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 80007f0:	f8d7 00e0 	ldr.w	r0, [r7, #224]	; 0xe0
 80007f4:	f8d7 40e4 	ldr.w	r4, [r7, #228]	; 0xe4
 80007f8:	f897 50d0 	ldrb.w	r5, [r7, #208]	; 0xd0
 80007fc:	f107 0608 	add.w	r6, r7, #8
 8000800:	9505      	str	r5, [sp, #20]
 8000802:	9404      	str	r4, [sp, #16]
 8000804:	9003      	str	r0, [sp, #12]
 8000806:	9102      	str	r1, [sp, #8]
 8000808:	9201      	str	r2, [sp, #4]
 800080a:	9300      	str	r3, [sp, #0]
 800080c:	4643      	mov	r3, r8
 800080e:	4672      	mov	r2, lr
 8000810:	4661      	mov	r1, ip
 8000812:	4630      	mov	r0, r6
 8000814:	f001 fa3a 	bl	8001c8c <SD_Json>
	printf("%s",sd_temp);
 8000818:	f107 0308 	add.w	r3, r7, #8
 800081c:	4619      	mov	r1, r3
 800081e:	4809      	ldr	r0, [pc, #36]	; (8000844 <Cmd_write_sdcard+0x108>)
 8000820:	f009 fb34 	bl	8009e8c <iprintf>
	SD_WRITE_LINE("DEVICE.txt",sd_temp);
 8000824:	f107 0308 	add.w	r3, r7, #8
 8000828:	4619      	mov	r1, r3
 800082a:	4807      	ldr	r0, [pc, #28]	; (8000848 <Cmd_write_sdcard+0x10c>)
 800082c:	f001 fa0c 	bl	8001c48 <SD_WRITE_LINE>
}
 8000830:	bf00      	nop
 8000832:	4618      	mov	r0, r3
 8000834:	37e8      	adds	r7, #232	; 0xe8
 8000836:	46bd      	mov	sp, r7
 8000838:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800083c:	0800b2a4 	.word	0x0800b2a4
 8000840:	0800b290 	.word	0x0800b290
 8000844:	0800b2b8 	.word	0x0800b2b8
 8000848:	0800b2bc 	.word	0x0800b2bc

0800084c <Cmd_read_sdcard>:
int Cmd_read_sdcard(int argc, char *argv[])
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b082      	sub	sp, #8
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
 8000854:	6039      	str	r1, [r7, #0]
	printf("\nCmd_read_sdcard\r\n");
 8000856:	4809      	ldr	r0, [pc, #36]	; (800087c <Cmd_read_sdcard+0x30>)
 8000858:	f009 fb8c 	bl	8009f74 <puts>
	printf("------------------\r\n");
 800085c:	4808      	ldr	r0, [pc, #32]	; (8000880 <Cmd_read_sdcard+0x34>)
 800085e:	f009 fb89 	bl	8009f74 <puts>
	SD_READ_LINE("DEVICE.txt");
 8000862:	4808      	ldr	r0, [pc, #32]	; (8000884 <Cmd_read_sdcard+0x38>)
 8000864:	f001 f958 	bl	8001b18 <SD_READ_LINE>
	printf("%s",SDbuffer);
 8000868:	4907      	ldr	r1, [pc, #28]	; (8000888 <Cmd_read_sdcard+0x3c>)
 800086a:	4808      	ldr	r0, [pc, #32]	; (800088c <Cmd_read_sdcard+0x40>)
 800086c:	f009 fb0e 	bl	8009e8c <iprintf>
}
 8000870:	bf00      	nop
 8000872:	4618      	mov	r0, r3
 8000874:	3708      	adds	r7, #8
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	0800b2c8 	.word	0x0800b2c8
 8000880:	0800b290 	.word	0x0800b290
 8000884:	0800b2bc 	.word	0x0800b2bc
 8000888:	200043d4 	.word	0x200043d4
 800088c:	0800b2b8 	.word	0x0800b2b8

08000890 <Cmd_read_all>:
int Cmd_read_all(int argc, char *argv[])
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b082      	sub	sp, #8
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
 8000898:	6039      	str	r1, [r7, #0]
	printf("\nCmd_read_all\r\n");
 800089a:	4807      	ldr	r0, [pc, #28]	; (80008b8 <Cmd_read_all+0x28>)
 800089c:	f009 fb6a 	bl	8009f74 <puts>
	printf("------------------\r\n");
 80008a0:	4806      	ldr	r0, [pc, #24]	; (80008bc <Cmd_read_all+0x2c>)
 80008a2:	f009 fb67 	bl	8009f74 <puts>
	SD_READ_ALL("DEVICE.TXT");
 80008a6:	4806      	ldr	r0, [pc, #24]	; (80008c0 <Cmd_read_all+0x30>)
 80008a8:	f001 f96c 	bl	8001b84 <SD_READ_ALL>
}
 80008ac:	bf00      	nop
 80008ae:	4618      	mov	r0, r3
 80008b0:	3708      	adds	r7, #8
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	0800b2dc 	.word	0x0800b2dc
 80008bc:	0800b290 	.word	0x0800b290
 80008c0:	0800b2ec 	.word	0x0800b2ec

080008c4 <Cmd_load_all>:
int Cmd_load_all(int argc, char *argv[])
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
 80008cc:	6039      	str	r1, [r7, #0]
	printf("\nCmd_load_all\r\n");
 80008ce:	4807      	ldr	r0, [pc, #28]	; (80008ec <Cmd_load_all+0x28>)
 80008d0:	f009 fb50 	bl	8009f74 <puts>
	printf("------------------\r\n");
 80008d4:	4806      	ldr	r0, [pc, #24]	; (80008f0 <Cmd_load_all+0x2c>)
 80008d6:	f009 fb4d 	bl	8009f74 <puts>
	SD_LOAD_ALL("DEVICE.TXT");
 80008da:	4806      	ldr	r0, [pc, #24]	; (80008f4 <Cmd_load_all+0x30>)
 80008dc:	f001 f9a8 	bl	8001c30 <SD_LOAD_ALL>
}
 80008e0:	bf00      	nop
 80008e2:	4618      	mov	r0, r3
 80008e4:	3708      	adds	r7, #8
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	0800b2f8 	.word	0x0800b2f8
 80008f0:	0800b290 	.word	0x0800b290
 80008f4:	0800b2ec 	.word	0x0800b2ec

080008f8 <Cmd_allocate_device>:
/*----------------------------------------------------------------------------------------------------------------*/
int Cmd_allocate_device(int argc, char *argv[])
{
 80008f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008fa:	b089      	sub	sp, #36	; 0x24
 80008fc:	af04      	add	r7, sp, #16
 80008fe:	6078      	str	r0, [r7, #4]
 8000900:	6039      	str	r1, [r7, #0]
	printf("\nCmd_allocate_device\r\n");
 8000902:	484f      	ldr	r0, [pc, #316]	; (8000a40 <Cmd_allocate_device+0x148>)
 8000904:	f009 fb36 	bl	8009f74 <puts>
	printf("------------------\r\n");
 8000908:	484e      	ldr	r0, [pc, #312]	; (8000a44 <Cmd_allocate_device+0x14c>)
 800090a:	f009 fb33 	bl	8009f74 <puts>
	table = calloc(10, sizeof(data_t));
 800090e:	2118      	movs	r1, #24
 8000910:	200a      	movs	r0, #10
 8000912:	f009 fa0d 	bl	8009d30 <calloc>
 8000916:	4603      	mov	r3, r0
 8000918:	461a      	mov	r2, r3
 800091a:	4b4b      	ldr	r3, [pc, #300]	; (8000a48 <Cmd_allocate_device+0x150>)
 800091c:	601a      	str	r2, [r3, #0]
	if (table != NULL){
 800091e:	4b4a      	ldr	r3, [pc, #296]	; (8000a48 <Cmd_allocate_device+0x150>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	2b00      	cmp	r3, #0
 8000924:	d043      	beq.n	80009ae <Cmd_allocate_device+0xb6>
		for (uint8_t i = 0; i < 10; i++){
 8000926:	2300      	movs	r3, #0
 8000928:	73fb      	strb	r3, [r7, #15]
 800092a:	e03d      	b.n	80009a8 <Cmd_allocate_device+0xb0>
			(table+i)->channel = i;
 800092c:	4b46      	ldr	r3, [pc, #280]	; (8000a48 <Cmd_allocate_device+0x150>)
 800092e:	6819      	ldr	r1, [r3, #0]
 8000930:	7bfa      	ldrb	r2, [r7, #15]
 8000932:	4613      	mov	r3, r2
 8000934:	005b      	lsls	r3, r3, #1
 8000936:	4413      	add	r3, r2
 8000938:	00db      	lsls	r3, r3, #3
 800093a:	440b      	add	r3, r1
 800093c:	7bfa      	ldrb	r2, [r7, #15]
 800093e:	701a      	strb	r2, [r3, #0]
			(table+i)->deviceID = i * 2;
 8000940:	4b41      	ldr	r3, [pc, #260]	; (8000a48 <Cmd_allocate_device+0x150>)
 8000942:	6819      	ldr	r1, [r3, #0]
 8000944:	7bfa      	ldrb	r2, [r7, #15]
 8000946:	4613      	mov	r3, r2
 8000948:	005b      	lsls	r3, r3, #1
 800094a:	4413      	add	r3, r2
 800094c:	00db      	lsls	r3, r3, #3
 800094e:	440b      	add	r3, r1
 8000950:	7bfa      	ldrb	r2, [r7, #15]
 8000952:	0052      	lsls	r2, r2, #1
 8000954:	b2d2      	uxtb	r2, r2
 8000956:	705a      	strb	r2, [r3, #1]
			(table+i)->func = 3;
 8000958:	4b3b      	ldr	r3, [pc, #236]	; (8000a48 <Cmd_allocate_device+0x150>)
 800095a:	6819      	ldr	r1, [r3, #0]
 800095c:	7bfa      	ldrb	r2, [r7, #15]
 800095e:	4613      	mov	r3, r2
 8000960:	005b      	lsls	r3, r3, #1
 8000962:	4413      	add	r3, r2
 8000964:	00db      	lsls	r3, r3, #3
 8000966:	440b      	add	r3, r1
 8000968:	2203      	movs	r2, #3
 800096a:	709a      	strb	r2, [r3, #2]
			(table+i)->devicestatus = 0;
 800096c:	4b36      	ldr	r3, [pc, #216]	; (8000a48 <Cmd_allocate_device+0x150>)
 800096e:	6819      	ldr	r1, [r3, #0]
 8000970:	7bfa      	ldrb	r2, [r7, #15]
 8000972:	4613      	mov	r3, r2
 8000974:	005b      	lsls	r3, r3, #1
 8000976:	4413      	add	r3, r2
 8000978:	00db      	lsls	r3, r3, #3
 800097a:	440b      	add	r3, r1
 800097c:	2200      	movs	r2, #0
 800097e:	70da      	strb	r2, [r3, #3]
			(table+i)->deviceChannel = i * 10;
 8000980:	7bfb      	ldrb	r3, [r7, #15]
 8000982:	b298      	uxth	r0, r3
 8000984:	4b30      	ldr	r3, [pc, #192]	; (8000a48 <Cmd_allocate_device+0x150>)
 8000986:	6819      	ldr	r1, [r3, #0]
 8000988:	7bfa      	ldrb	r2, [r7, #15]
 800098a:	4613      	mov	r3, r2
 800098c:	005b      	lsls	r3, r3, #1
 800098e:	4413      	add	r3, r2
 8000990:	00db      	lsls	r3, r3, #3
 8000992:	440b      	add	r3, r1
 8000994:	4602      	mov	r2, r0
 8000996:	4611      	mov	r1, r2
 8000998:	0089      	lsls	r1, r1, #2
 800099a:	440a      	add	r2, r1
 800099c:	0052      	lsls	r2, r2, #1
 800099e:	b292      	uxth	r2, r2
 80009a0:	809a      	strh	r2, [r3, #4]
		for (uint8_t i = 0; i < 10; i++){
 80009a2:	7bfb      	ldrb	r3, [r7, #15]
 80009a4:	3301      	adds	r3, #1
 80009a6:	73fb      	strb	r3, [r7, #15]
 80009a8:	7bfb      	ldrb	r3, [r7, #15]
 80009aa:	2b09      	cmp	r3, #9
 80009ac:	d9be      	bls.n	800092c <Cmd_allocate_device+0x34>
		}
	}
	for (uint8_t i = 0; i < 10; i++){
 80009ae:	2300      	movs	r3, #0
 80009b0:	73bb      	strb	r3, [r7, #14]
 80009b2:	e03d      	b.n	8000a30 <Cmd_allocate_device+0x138>
		printf("\r\nRow %d: %d\t%d\t%d\t%d\t%d", i,(table+i)->channel,(table+i)->deviceID ,(table+i)->func,(table+i)->devicestatus,(table+i)->deviceChannel);
 80009b4:	7bb8      	ldrb	r0, [r7, #14]
 80009b6:	4b24      	ldr	r3, [pc, #144]	; (8000a48 <Cmd_allocate_device+0x150>)
 80009b8:	6819      	ldr	r1, [r3, #0]
 80009ba:	7bba      	ldrb	r2, [r7, #14]
 80009bc:	4613      	mov	r3, r2
 80009be:	005b      	lsls	r3, r3, #1
 80009c0:	4413      	add	r3, r2
 80009c2:	00db      	lsls	r3, r3, #3
 80009c4:	440b      	add	r3, r1
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	461e      	mov	r6, r3
 80009ca:	4b1f      	ldr	r3, [pc, #124]	; (8000a48 <Cmd_allocate_device+0x150>)
 80009cc:	6819      	ldr	r1, [r3, #0]
 80009ce:	7bba      	ldrb	r2, [r7, #14]
 80009d0:	4613      	mov	r3, r2
 80009d2:	005b      	lsls	r3, r3, #1
 80009d4:	4413      	add	r3, r2
 80009d6:	00db      	lsls	r3, r3, #3
 80009d8:	440b      	add	r3, r1
 80009da:	785b      	ldrb	r3, [r3, #1]
 80009dc:	469c      	mov	ip, r3
 80009de:	4b1a      	ldr	r3, [pc, #104]	; (8000a48 <Cmd_allocate_device+0x150>)
 80009e0:	6819      	ldr	r1, [r3, #0]
 80009e2:	7bba      	ldrb	r2, [r7, #14]
 80009e4:	4613      	mov	r3, r2
 80009e6:	005b      	lsls	r3, r3, #1
 80009e8:	4413      	add	r3, r2
 80009ea:	00db      	lsls	r3, r3, #3
 80009ec:	440b      	add	r3, r1
 80009ee:	789b      	ldrb	r3, [r3, #2]
 80009f0:	461c      	mov	r4, r3
 80009f2:	4b15      	ldr	r3, [pc, #84]	; (8000a48 <Cmd_allocate_device+0x150>)
 80009f4:	6819      	ldr	r1, [r3, #0]
 80009f6:	7bba      	ldrb	r2, [r7, #14]
 80009f8:	4613      	mov	r3, r2
 80009fa:	005b      	lsls	r3, r3, #1
 80009fc:	4413      	add	r3, r2
 80009fe:	00db      	lsls	r3, r3, #3
 8000a00:	440b      	add	r3, r1
 8000a02:	78db      	ldrb	r3, [r3, #3]
 8000a04:	461d      	mov	r5, r3
 8000a06:	4b10      	ldr	r3, [pc, #64]	; (8000a48 <Cmd_allocate_device+0x150>)
 8000a08:	6819      	ldr	r1, [r3, #0]
 8000a0a:	7bba      	ldrb	r2, [r7, #14]
 8000a0c:	4613      	mov	r3, r2
 8000a0e:	005b      	lsls	r3, r3, #1
 8000a10:	4413      	add	r3, r2
 8000a12:	00db      	lsls	r3, r3, #3
 8000a14:	440b      	add	r3, r1
 8000a16:	889b      	ldrh	r3, [r3, #4]
 8000a18:	9302      	str	r3, [sp, #8]
 8000a1a:	9501      	str	r5, [sp, #4]
 8000a1c:	9400      	str	r4, [sp, #0]
 8000a1e:	4663      	mov	r3, ip
 8000a20:	4632      	mov	r2, r6
 8000a22:	4601      	mov	r1, r0
 8000a24:	4809      	ldr	r0, [pc, #36]	; (8000a4c <Cmd_allocate_device+0x154>)
 8000a26:	f009 fa31 	bl	8009e8c <iprintf>
	for (uint8_t i = 0; i < 10; i++){
 8000a2a:	7bbb      	ldrb	r3, [r7, #14]
 8000a2c:	3301      	adds	r3, #1
 8000a2e:	73bb      	strb	r3, [r7, #14]
 8000a30:	7bbb      	ldrb	r3, [r7, #14]
 8000a32:	2b09      	cmp	r3, #9
 8000a34:	d9be      	bls.n	80009b4 <Cmd_allocate_device+0xbc>
	}
	}
 8000a36:	bf00      	nop
 8000a38:	4618      	mov	r0, r3
 8000a3a:	3714      	adds	r7, #20
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a40:	0800b308 	.word	0x0800b308
 8000a44:	0800b290 	.word	0x0800b290
 8000a48:	200043d0 	.word	0x200043d0
 8000a4c:	0800b320 	.word	0x0800b320

08000a50 <Cmd_read_table>:
int Cmd_read_table(int argc, char *argv[])
{
 8000a50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a52:	b089      	sub	sp, #36	; 0x24
 8000a54:	af04      	add	r7, sp, #16
 8000a56:	6078      	str	r0, [r7, #4]
 8000a58:	6039      	str	r1, [r7, #0]
	printf("\nCmd_read_table\r\n");
 8000a5a:	4827      	ldr	r0, [pc, #156]	; (8000af8 <Cmd_read_table+0xa8>)
 8000a5c:	f009 fa8a 	bl	8009f74 <puts>
	printf("------------------\r\n");
 8000a60:	4826      	ldr	r0, [pc, #152]	; (8000afc <Cmd_read_table+0xac>)
 8000a62:	f009 fa87 	bl	8009f74 <puts>
	for (uint8_t i = 0; i < 10; i++){
 8000a66:	2300      	movs	r3, #0
 8000a68:	73fb      	strb	r3, [r7, #15]
 8000a6a:	e03d      	b.n	8000ae8 <Cmd_read_table+0x98>
		printf("\r\nRow %d: %d\t%d\t%d\t%d\t%d", i,(table+i)->channel,(table+i)->deviceID ,(table+i)->func,(table+i)->devicestatus,(table+i)->deviceChannel);
 8000a6c:	7bf8      	ldrb	r0, [r7, #15]
 8000a6e:	4b24      	ldr	r3, [pc, #144]	; (8000b00 <Cmd_read_table+0xb0>)
 8000a70:	6819      	ldr	r1, [r3, #0]
 8000a72:	7bfa      	ldrb	r2, [r7, #15]
 8000a74:	4613      	mov	r3, r2
 8000a76:	005b      	lsls	r3, r3, #1
 8000a78:	4413      	add	r3, r2
 8000a7a:	00db      	lsls	r3, r3, #3
 8000a7c:	440b      	add	r3, r1
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	461e      	mov	r6, r3
 8000a82:	4b1f      	ldr	r3, [pc, #124]	; (8000b00 <Cmd_read_table+0xb0>)
 8000a84:	6819      	ldr	r1, [r3, #0]
 8000a86:	7bfa      	ldrb	r2, [r7, #15]
 8000a88:	4613      	mov	r3, r2
 8000a8a:	005b      	lsls	r3, r3, #1
 8000a8c:	4413      	add	r3, r2
 8000a8e:	00db      	lsls	r3, r3, #3
 8000a90:	440b      	add	r3, r1
 8000a92:	785b      	ldrb	r3, [r3, #1]
 8000a94:	469c      	mov	ip, r3
 8000a96:	4b1a      	ldr	r3, [pc, #104]	; (8000b00 <Cmd_read_table+0xb0>)
 8000a98:	6819      	ldr	r1, [r3, #0]
 8000a9a:	7bfa      	ldrb	r2, [r7, #15]
 8000a9c:	4613      	mov	r3, r2
 8000a9e:	005b      	lsls	r3, r3, #1
 8000aa0:	4413      	add	r3, r2
 8000aa2:	00db      	lsls	r3, r3, #3
 8000aa4:	440b      	add	r3, r1
 8000aa6:	789b      	ldrb	r3, [r3, #2]
 8000aa8:	461c      	mov	r4, r3
 8000aaa:	4b15      	ldr	r3, [pc, #84]	; (8000b00 <Cmd_read_table+0xb0>)
 8000aac:	6819      	ldr	r1, [r3, #0]
 8000aae:	7bfa      	ldrb	r2, [r7, #15]
 8000ab0:	4613      	mov	r3, r2
 8000ab2:	005b      	lsls	r3, r3, #1
 8000ab4:	4413      	add	r3, r2
 8000ab6:	00db      	lsls	r3, r3, #3
 8000ab8:	440b      	add	r3, r1
 8000aba:	78db      	ldrb	r3, [r3, #3]
 8000abc:	461d      	mov	r5, r3
 8000abe:	4b10      	ldr	r3, [pc, #64]	; (8000b00 <Cmd_read_table+0xb0>)
 8000ac0:	6819      	ldr	r1, [r3, #0]
 8000ac2:	7bfa      	ldrb	r2, [r7, #15]
 8000ac4:	4613      	mov	r3, r2
 8000ac6:	005b      	lsls	r3, r3, #1
 8000ac8:	4413      	add	r3, r2
 8000aca:	00db      	lsls	r3, r3, #3
 8000acc:	440b      	add	r3, r1
 8000ace:	889b      	ldrh	r3, [r3, #4]
 8000ad0:	9302      	str	r3, [sp, #8]
 8000ad2:	9501      	str	r5, [sp, #4]
 8000ad4:	9400      	str	r4, [sp, #0]
 8000ad6:	4663      	mov	r3, ip
 8000ad8:	4632      	mov	r2, r6
 8000ada:	4601      	mov	r1, r0
 8000adc:	4809      	ldr	r0, [pc, #36]	; (8000b04 <Cmd_read_table+0xb4>)
 8000ade:	f009 f9d5 	bl	8009e8c <iprintf>
	for (uint8_t i = 0; i < 10; i++){
 8000ae2:	7bfb      	ldrb	r3, [r7, #15]
 8000ae4:	3301      	adds	r3, #1
 8000ae6:	73fb      	strb	r3, [r7, #15]
 8000ae8:	7bfb      	ldrb	r3, [r7, #15]
 8000aea:	2b09      	cmp	r3, #9
 8000aec:	d9be      	bls.n	8000a6c <Cmd_read_table+0x1c>
	}
	}
 8000aee:	bf00      	nop
 8000af0:	4618      	mov	r0, r3
 8000af2:	3714      	adds	r7, #20
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000af8:	0800b33c 	.word	0x0800b33c
 8000afc:	0800b290 	.word	0x0800b290
 8000b00:	200043d0 	.word	0x200043d0
 8000b04:	0800b320 	.word	0x0800b320

08000b08 <Cmd_read_address>:
int Cmd_read_address(int argc, char *argv[])
{
 8000b08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b0a:	b089      	sub	sp, #36	; 0x24
 8000b0c:	af04      	add	r7, sp, #16
 8000b0e:	6078      	str	r0, [r7, #4]
 8000b10:	6039      	str	r1, [r7, #0]
	printf("\nCmd_read_address\r\n");
 8000b12:	4845      	ldr	r0, [pc, #276]	; (8000c28 <Cmd_read_address+0x120>)
 8000b14:	f009 fa2e 	bl	8009f74 <puts>
	printf("------------------\r\n");
 8000b18:	4844      	ldr	r0, [pc, #272]	; (8000c2c <Cmd_read_address+0x124>)
 8000b1a:	f009 fa2b 	bl	8009f74 <puts>
	for (uint8_t i = 0; i < 10; i++){
 8000b1e:	2300      	movs	r3, #0
 8000b20:	73fb      	strb	r3, [r7, #15]
 8000b22:	e039      	b.n	8000b98 <Cmd_read_address+0x90>
		printf("\r\nRow %d: %x\t%x\t%x\t%x\t%x", i,&(table+i)->channel,&(table+i)->deviceID ,&(table+i)->func,&(table+i)->devicestatus,&(table+i)->deviceChannel);
 8000b24:	7bfd      	ldrb	r5, [r7, #15]
 8000b26:	4b42      	ldr	r3, [pc, #264]	; (8000c30 <Cmd_read_address+0x128>)
 8000b28:	6819      	ldr	r1, [r3, #0]
 8000b2a:	7bfa      	ldrb	r2, [r7, #15]
 8000b2c:	4613      	mov	r3, r2
 8000b2e:	005b      	lsls	r3, r3, #1
 8000b30:	4413      	add	r3, r2
 8000b32:	00db      	lsls	r3, r3, #3
 8000b34:	440b      	add	r3, r1
 8000b36:	469c      	mov	ip, r3
 8000b38:	4b3d      	ldr	r3, [pc, #244]	; (8000c30 <Cmd_read_address+0x128>)
 8000b3a:	6819      	ldr	r1, [r3, #0]
 8000b3c:	7bfa      	ldrb	r2, [r7, #15]
 8000b3e:	4613      	mov	r3, r2
 8000b40:	005b      	lsls	r3, r3, #1
 8000b42:	4413      	add	r3, r2
 8000b44:	00db      	lsls	r3, r3, #3
 8000b46:	440b      	add	r3, r1
 8000b48:	1c5e      	adds	r6, r3, #1
 8000b4a:	4b39      	ldr	r3, [pc, #228]	; (8000c30 <Cmd_read_address+0x128>)
 8000b4c:	6819      	ldr	r1, [r3, #0]
 8000b4e:	7bfa      	ldrb	r2, [r7, #15]
 8000b50:	4613      	mov	r3, r2
 8000b52:	005b      	lsls	r3, r3, #1
 8000b54:	4413      	add	r3, r2
 8000b56:	00db      	lsls	r3, r3, #3
 8000b58:	440b      	add	r3, r1
 8000b5a:	1c99      	adds	r1, r3, #2
 8000b5c:	4b34      	ldr	r3, [pc, #208]	; (8000c30 <Cmd_read_address+0x128>)
 8000b5e:	6818      	ldr	r0, [r3, #0]
 8000b60:	7bfa      	ldrb	r2, [r7, #15]
 8000b62:	4613      	mov	r3, r2
 8000b64:	005b      	lsls	r3, r3, #1
 8000b66:	4413      	add	r3, r2
 8000b68:	00db      	lsls	r3, r3, #3
 8000b6a:	4403      	add	r3, r0
 8000b6c:	1cd8      	adds	r0, r3, #3
 8000b6e:	4b30      	ldr	r3, [pc, #192]	; (8000c30 <Cmd_read_address+0x128>)
 8000b70:	681c      	ldr	r4, [r3, #0]
 8000b72:	7bfa      	ldrb	r2, [r7, #15]
 8000b74:	4613      	mov	r3, r2
 8000b76:	005b      	lsls	r3, r3, #1
 8000b78:	4413      	add	r3, r2
 8000b7a:	00db      	lsls	r3, r3, #3
 8000b7c:	4423      	add	r3, r4
 8000b7e:	3304      	adds	r3, #4
 8000b80:	9302      	str	r3, [sp, #8]
 8000b82:	9001      	str	r0, [sp, #4]
 8000b84:	9100      	str	r1, [sp, #0]
 8000b86:	4633      	mov	r3, r6
 8000b88:	4662      	mov	r2, ip
 8000b8a:	4629      	mov	r1, r5
 8000b8c:	4829      	ldr	r0, [pc, #164]	; (8000c34 <Cmd_read_address+0x12c>)
 8000b8e:	f009 f97d 	bl	8009e8c <iprintf>
	for (uint8_t i = 0; i < 10; i++){
 8000b92:	7bfb      	ldrb	r3, [r7, #15]
 8000b94:	3301      	adds	r3, #1
 8000b96:	73fb      	strb	r3, [r7, #15]
 8000b98:	7bfb      	ldrb	r3, [r7, #15]
 8000b9a:	2b09      	cmp	r3, #9
 8000b9c:	d9c2      	bls.n	8000b24 <Cmd_read_address+0x1c>
	}
	for (uint8_t i = 0; i < 10; i++){
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	73bb      	strb	r3, [r7, #14]
 8000ba2:	e039      	b.n	8000c18 <Cmd_read_address+0x110>
		printf("\r\nRow %d: %d\t%d\t%d\t%d\t%d", i,&(table+i)->channel,&(table+i)->deviceID ,&(table+i)->func,&(table+i)->devicestatus,&(table+i)->deviceChannel);
 8000ba4:	7bbd      	ldrb	r5, [r7, #14]
 8000ba6:	4b22      	ldr	r3, [pc, #136]	; (8000c30 <Cmd_read_address+0x128>)
 8000ba8:	6819      	ldr	r1, [r3, #0]
 8000baa:	7bba      	ldrb	r2, [r7, #14]
 8000bac:	4613      	mov	r3, r2
 8000bae:	005b      	lsls	r3, r3, #1
 8000bb0:	4413      	add	r3, r2
 8000bb2:	00db      	lsls	r3, r3, #3
 8000bb4:	440b      	add	r3, r1
 8000bb6:	469c      	mov	ip, r3
 8000bb8:	4b1d      	ldr	r3, [pc, #116]	; (8000c30 <Cmd_read_address+0x128>)
 8000bba:	6819      	ldr	r1, [r3, #0]
 8000bbc:	7bba      	ldrb	r2, [r7, #14]
 8000bbe:	4613      	mov	r3, r2
 8000bc0:	005b      	lsls	r3, r3, #1
 8000bc2:	4413      	add	r3, r2
 8000bc4:	00db      	lsls	r3, r3, #3
 8000bc6:	440b      	add	r3, r1
 8000bc8:	1c5e      	adds	r6, r3, #1
 8000bca:	4b19      	ldr	r3, [pc, #100]	; (8000c30 <Cmd_read_address+0x128>)
 8000bcc:	6819      	ldr	r1, [r3, #0]
 8000bce:	7bba      	ldrb	r2, [r7, #14]
 8000bd0:	4613      	mov	r3, r2
 8000bd2:	005b      	lsls	r3, r3, #1
 8000bd4:	4413      	add	r3, r2
 8000bd6:	00db      	lsls	r3, r3, #3
 8000bd8:	440b      	add	r3, r1
 8000bda:	1c99      	adds	r1, r3, #2
 8000bdc:	4b14      	ldr	r3, [pc, #80]	; (8000c30 <Cmd_read_address+0x128>)
 8000bde:	6818      	ldr	r0, [r3, #0]
 8000be0:	7bba      	ldrb	r2, [r7, #14]
 8000be2:	4613      	mov	r3, r2
 8000be4:	005b      	lsls	r3, r3, #1
 8000be6:	4413      	add	r3, r2
 8000be8:	00db      	lsls	r3, r3, #3
 8000bea:	4403      	add	r3, r0
 8000bec:	1cd8      	adds	r0, r3, #3
 8000bee:	4b10      	ldr	r3, [pc, #64]	; (8000c30 <Cmd_read_address+0x128>)
 8000bf0:	681c      	ldr	r4, [r3, #0]
 8000bf2:	7bba      	ldrb	r2, [r7, #14]
 8000bf4:	4613      	mov	r3, r2
 8000bf6:	005b      	lsls	r3, r3, #1
 8000bf8:	4413      	add	r3, r2
 8000bfa:	00db      	lsls	r3, r3, #3
 8000bfc:	4423      	add	r3, r4
 8000bfe:	3304      	adds	r3, #4
 8000c00:	9302      	str	r3, [sp, #8]
 8000c02:	9001      	str	r0, [sp, #4]
 8000c04:	9100      	str	r1, [sp, #0]
 8000c06:	4633      	mov	r3, r6
 8000c08:	4662      	mov	r2, ip
 8000c0a:	4629      	mov	r1, r5
 8000c0c:	480a      	ldr	r0, [pc, #40]	; (8000c38 <Cmd_read_address+0x130>)
 8000c0e:	f009 f93d 	bl	8009e8c <iprintf>
	for (uint8_t i = 0; i < 10; i++){
 8000c12:	7bbb      	ldrb	r3, [r7, #14]
 8000c14:	3301      	adds	r3, #1
 8000c16:	73bb      	strb	r3, [r7, #14]
 8000c18:	7bbb      	ldrb	r3, [r7, #14]
 8000c1a:	2b09      	cmp	r3, #9
 8000c1c:	d9c2      	bls.n	8000ba4 <Cmd_read_address+0x9c>
	}
}
 8000c1e:	bf00      	nop
 8000c20:	4618      	mov	r0, r3
 8000c22:	3714      	adds	r7, #20
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c28:	0800b350 	.word	0x0800b350
 8000c2c:	0800b290 	.word	0x0800b290
 8000c30:	200043d0 	.word	0x200043d0
 8000c34:	0800b364 	.word	0x0800b364
 8000c38:	0800b320 	.word	0x0800b320

08000c3c <SELECT>:
#define SD_CS_GPIO_Port GPIOB
#define SD_CS_Pin GPIO_PIN_0

/* SPI Chip Select */
static void SELECT(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8000c40:	2200      	movs	r2, #0
 8000c42:	2101      	movs	r1, #1
 8000c44:	4802      	ldr	r0, [pc, #8]	; (8000c50 <SELECT+0x14>)
 8000c46:	f001 fdd9 	bl	80027fc <HAL_GPIO_WritePin>
}
 8000c4a:	bf00      	nop
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	40020400 	.word	0x40020400

08000c54 <DESELECT>:

/* SPI Chip Deselect */
static void DESELECT(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8000c58:	2201      	movs	r2, #1
 8000c5a:	2101      	movs	r1, #1
 8000c5c:	4802      	ldr	r0, [pc, #8]	; (8000c68 <DESELECT+0x14>)
 8000c5e:	f001 fdcd 	bl	80027fc <HAL_GPIO_WritePin>
}
 8000c62:	bf00      	nop
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	40020400 	.word	0x40020400

08000c6c <SPI_TxByte>:

/* SPI   */
static void SPI_TxByte(BYTE data)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b082      	sub	sp, #8
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	4603      	mov	r3, r0
 8000c74:	71fb      	strb	r3, [r7, #7]
  while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8000c76:	bf00      	nop
 8000c78:	4808      	ldr	r0, [pc, #32]	; (8000c9c <SPI_TxByte+0x30>)
 8000c7a:	f002 fdb6 	bl	80037ea <HAL_SPI_GetState>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	2b01      	cmp	r3, #1
 8000c82:	d1f9      	bne.n	8000c78 <SPI_TxByte+0xc>
  HAL_SPI_Transmit(&hspi1, &data, 1, SPI_TIMEOUT);
 8000c84:	1df9      	adds	r1, r7, #7
 8000c86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	4803      	ldr	r0, [pc, #12]	; (8000c9c <SPI_TxByte+0x30>)
 8000c8e:	f002 face 	bl	800322e <HAL_SPI_Transmit>
}
 8000c92:	bf00      	nop
 8000c94:	3708      	adds	r7, #8
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	20004730 	.word	0x20004730

08000ca0 <SPI_RxByte>:

/* SPI     */
static uint8_t SPI_RxByte(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b084      	sub	sp, #16
 8000ca4:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 8000ca6:	23ff      	movs	r3, #255	; 0xff
 8000ca8:	71fb      	strb	r3, [r7, #7]
  data = 0;
 8000caa:	2300      	movs	r3, #0
 8000cac:	71bb      	strb	r3, [r7, #6]

  while ((HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY));
 8000cae:	bf00      	nop
 8000cb0:	4809      	ldr	r0, [pc, #36]	; (8000cd8 <SPI_RxByte+0x38>)
 8000cb2:	f002 fd9a 	bl	80037ea <HAL_SPI_GetState>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	2b01      	cmp	r3, #1
 8000cba:	d1f9      	bne.n	8000cb0 <SPI_RxByte+0x10>
  HAL_SPI_TransmitReceive(&hspi1, &dummy, &data, 1, SPI_TIMEOUT);
 8000cbc:	1dba      	adds	r2, r7, #6
 8000cbe:	1df9      	adds	r1, r7, #7
 8000cc0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cc4:	9300      	str	r3, [sp, #0]
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	4803      	ldr	r0, [pc, #12]	; (8000cd8 <SPI_RxByte+0x38>)
 8000cca:	f002 fbec 	bl	80034a6 <HAL_SPI_TransmitReceive>

  return data;
 8000cce:	79bb      	ldrb	r3, [r7, #6]
}
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	3708      	adds	r7, #8
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	20004730 	.word	0x20004730

08000cdc <SPI_RxBytePtr>:

/* SPI     */
static void SPI_RxBytePtr(uint8_t *buff)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 8000ce4:	f7ff ffdc 	bl	8000ca0 <SPI_RxByte>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	461a      	mov	r2, r3
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	701a      	strb	r2, [r3, #0]
}
 8000cf0:	bf00      	nop
 8000cf2:	3708      	adds	r7, #8
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}

08000cf8 <SD_ReadyWait>:

/* SD Ready  */
static uint8_t SD_ReadyWait(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
  uint8_t res;

  /* 500ms   */
  Timer2 = 50;
 8000cfe:	4b0b      	ldr	r3, [pc, #44]	; (8000d2c <SD_ReadyWait+0x34>)
 8000d00:	2232      	movs	r2, #50	; 0x32
 8000d02:	701a      	strb	r2, [r3, #0]
  SPI_RxByte();
 8000d04:	f7ff ffcc 	bl	8000ca0 <SPI_RxByte>

  do
  {
    /* 0xFF     SPI  */
    res = SPI_RxByte();
 8000d08:	f7ff ffca 	bl	8000ca0 <SPI_RxByte>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	71fb      	strb	r3, [r7, #7]
  } while ((res != 0xFF) && Timer2);
 8000d10:	79fb      	ldrb	r3, [r7, #7]
 8000d12:	2bff      	cmp	r3, #255	; 0xff
 8000d14:	d004      	beq.n	8000d20 <SD_ReadyWait+0x28>
 8000d16:	4b05      	ldr	r3, [pc, #20]	; (8000d2c <SD_ReadyWait+0x34>)
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	b2db      	uxtb	r3, r3
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d1f3      	bne.n	8000d08 <SD_ReadyWait+0x10>

  return res;
 8000d20:	79fb      	ldrb	r3, [r7, #7]
}
 8000d22:	4618      	mov	r0, r3
 8000d24:	3708      	adds	r7, #8
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	20004a00 	.word	0x20004a00

08000d30 <SD_PowerOn>:

/*   */
static void SD_PowerOn(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b086      	sub	sp, #24
 8000d34:	af00      	add	r7, sp, #0
  uint8_t cmd_arg[6];
  uint32_t Count = 0x1FFF;
 8000d36:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8000d3a:	617b      	str	r3, [r7, #20]

  /* Deselect  SPI    . */
  DESELECT();
 8000d3c:	f7ff ff8a 	bl	8000c54 <DESELECT>

  for(int i = 0; i < 10; i++)
 8000d40:	2300      	movs	r3, #0
 8000d42:	613b      	str	r3, [r7, #16]
 8000d44:	e005      	b.n	8000d52 <SD_PowerOn+0x22>
  {
    SPI_TxByte(0xFF);
 8000d46:	20ff      	movs	r0, #255	; 0xff
 8000d48:	f7ff ff90 	bl	8000c6c <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 8000d4c:	693b      	ldr	r3, [r7, #16]
 8000d4e:	3301      	adds	r3, #1
 8000d50:	613b      	str	r3, [r7, #16]
 8000d52:	693b      	ldr	r3, [r7, #16]
 8000d54:	2b09      	cmp	r3, #9
 8000d56:	ddf6      	ble.n	8000d46 <SD_PowerOn+0x16>
  }

  /* SPI Chips Select */
  SELECT();
 8000d58:	f7ff ff70 	bl	8000c3c <SELECT>

  /*  GO_IDLE_STATE   */
  cmd_arg[0] = (CMD0 | 0x40);
 8000d5c:	2340      	movs	r3, #64	; 0x40
 8000d5e:	713b      	strb	r3, [r7, #4]
  cmd_arg[1] = 0;
 8000d60:	2300      	movs	r3, #0
 8000d62:	717b      	strb	r3, [r7, #5]
  cmd_arg[2] = 0;
 8000d64:	2300      	movs	r3, #0
 8000d66:	71bb      	strb	r3, [r7, #6]
  cmd_arg[3] = 0;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	71fb      	strb	r3, [r7, #7]
  cmd_arg[4] = 0;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	723b      	strb	r3, [r7, #8]
  cmd_arg[5] = 0x95;
 8000d70:	2395      	movs	r3, #149	; 0x95
 8000d72:	727b      	strb	r3, [r7, #9]

  /*   */
  for (int i = 0; i < 6; i++)
 8000d74:	2300      	movs	r3, #0
 8000d76:	60fb      	str	r3, [r7, #12]
 8000d78:	e009      	b.n	8000d8e <SD_PowerOn+0x5e>
  {
    SPI_TxByte(cmd_arg[i]);
 8000d7a:	1d3a      	adds	r2, r7, #4
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	4413      	add	r3, r2
 8000d80:	781b      	ldrb	r3, [r3, #0]
 8000d82:	4618      	mov	r0, r3
 8000d84:	f7ff ff72 	bl	8000c6c <SPI_TxByte>
  for (int i = 0; i < 6; i++)
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	3301      	adds	r3, #1
 8000d8c:	60fb      	str	r3, [r7, #12]
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	2b05      	cmp	r3, #5
 8000d92:	ddf2      	ble.n	8000d7a <SD_PowerOn+0x4a>
  }

  /*   */
  while ((SPI_RxByte() != 0x01) && Count)
 8000d94:	e002      	b.n	8000d9c <SD_PowerOn+0x6c>
  {
    Count--;
 8000d96:	697b      	ldr	r3, [r7, #20]
 8000d98:	3b01      	subs	r3, #1
 8000d9a:	617b      	str	r3, [r7, #20]
  while ((SPI_RxByte() != 0x01) && Count)
 8000d9c:	f7ff ff80 	bl	8000ca0 <SPI_RxByte>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b01      	cmp	r3, #1
 8000da4:	d002      	beq.n	8000dac <SD_PowerOn+0x7c>
 8000da6:	697b      	ldr	r3, [r7, #20]
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d1f4      	bne.n	8000d96 <SD_PowerOn+0x66>
  }

  DESELECT();
 8000dac:	f7ff ff52 	bl	8000c54 <DESELECT>
  SPI_TxByte(0XFF);
 8000db0:	20ff      	movs	r0, #255	; 0xff
 8000db2:	f7ff ff5b 	bl	8000c6c <SPI_TxByte>

  PowerFlag = 1;
 8000db6:	4b03      	ldr	r3, [pc, #12]	; (8000dc4 <SD_PowerOn+0x94>)
 8000db8:	2201      	movs	r2, #1
 8000dba:	701a      	strb	r2, [r3, #0]
}
 8000dbc:	bf00      	nop
 8000dbe:	3718      	adds	r7, #24
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}
 8000dc4:	200002b5 	.word	0x200002b5

08000dc8 <SD_PowerOff>:

/*   */
static void SD_PowerOff(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 8000dcc:	4b03      	ldr	r3, [pc, #12]	; (8000ddc <SD_PowerOff+0x14>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	701a      	strb	r2, [r3, #0]
}
 8000dd2:	bf00      	nop
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dda:	4770      	bx	lr
 8000ddc:	200002b5 	.word	0x200002b5

08000de0 <SD_CheckPower>:

/*    */
static uint8_t SD_CheckPower(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
  /*  0=off, 1=on */
  return PowerFlag;
 8000de4:	4b03      	ldr	r3, [pc, #12]	; (8000df4 <SD_CheckPower+0x14>)
 8000de6:	781b      	ldrb	r3, [r3, #0]
}
 8000de8:	4618      	mov	r0, r3
 8000dea:	46bd      	mov	sp, r7
 8000dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df0:	4770      	bx	lr
 8000df2:	bf00      	nop
 8000df4:	200002b5 	.word	0x200002b5

08000df8 <SD_RxDataBlock>:

/*    */
static bool SD_RxDataBlock(BYTE *buff, UINT btr)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b084      	sub	sp, #16
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
 8000e00:	6039      	str	r1, [r7, #0]
  uint8_t token;

  /* 100ms  */
  Timer1 = 10;
 8000e02:	4b17      	ldr	r3, [pc, #92]	; (8000e60 <SD_RxDataBlock+0x68>)
 8000e04:	220a      	movs	r2, #10
 8000e06:	701a      	strb	r2, [r3, #0]

  /*   */
  do
  {
    token = SPI_RxByte();
 8000e08:	f7ff ff4a 	bl	8000ca0 <SPI_RxByte>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	73fb      	strb	r3, [r7, #15]
  } while((token == 0xFF) && Timer1);
 8000e10:	7bfb      	ldrb	r3, [r7, #15]
 8000e12:	2bff      	cmp	r3, #255	; 0xff
 8000e14:	d104      	bne.n	8000e20 <SD_RxDataBlock+0x28>
 8000e16:	4b12      	ldr	r3, [pc, #72]	; (8000e60 <SD_RxDataBlock+0x68>)
 8000e18:	781b      	ldrb	r3, [r3, #0]
 8000e1a:	b2db      	uxtb	r3, r3
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d1f3      	bne.n	8000e08 <SD_RxDataBlock+0x10>

  /* 0xFE  Token     */
  if(token != 0xFE)
 8000e20:	7bfb      	ldrb	r3, [r7, #15]
 8000e22:	2bfe      	cmp	r3, #254	; 0xfe
 8000e24:	d001      	beq.n	8000e2a <SD_RxDataBlock+0x32>
    return FALSE;
 8000e26:	2300      	movs	r3, #0
 8000e28:	e016      	b.n	8000e58 <SD_RxDataBlock+0x60>

  /*    */
  do
  {
    SPI_RxBytePtr(buff++);
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	1c5a      	adds	r2, r3, #1
 8000e2e:	607a      	str	r2, [r7, #4]
 8000e30:	4618      	mov	r0, r3
 8000e32:	f7ff ff53 	bl	8000cdc <SPI_RxBytePtr>
    SPI_RxBytePtr(buff++);
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	1c5a      	adds	r2, r3, #1
 8000e3a:	607a      	str	r2, [r7, #4]
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f7ff ff4d 	bl	8000cdc <SPI_RxBytePtr>
  } while(btr -= 2);
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	3b02      	subs	r3, #2
 8000e46:	603b      	str	r3, [r7, #0]
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d1ed      	bne.n	8000e2a <SD_RxDataBlock+0x32>

  SPI_RxByte(); /* CRC  */
 8000e4e:	f7ff ff27 	bl	8000ca0 <SPI_RxByte>
  SPI_RxByte();
 8000e52:	f7ff ff25 	bl	8000ca0 <SPI_RxByte>

  return TRUE;
 8000e56:	2301      	movs	r3, #1
}
 8000e58:	4618      	mov	r0, r3
 8000e5a:	3710      	adds	r7, #16
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	20004a01 	.word	0x20004a01

08000e64 <SD_TxDataBlock>:

/*    */
#if _READONLY == 0
static bool SD_TxDataBlock(const BYTE *buff, BYTE token)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b084      	sub	sp, #16
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
 8000e6c:	460b      	mov	r3, r1
 8000e6e:	70fb      	strb	r3, [r7, #3]
  uint8_t resp, wc;
  uint8_t i = 0;
 8000e70:	2300      	movs	r3, #0
 8000e72:	737b      	strb	r3, [r7, #13]

  /* SD   */
  if (SD_ReadyWait() != 0xFF)
 8000e74:	f7ff ff40 	bl	8000cf8 <SD_ReadyWait>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2bff      	cmp	r3, #255	; 0xff
 8000e7c:	d001      	beq.n	8000e82 <SD_TxDataBlock+0x1e>
    return FALSE;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	e040      	b.n	8000f04 <SD_TxDataBlock+0xa0>

  /*   */
  SPI_TxByte(token);
 8000e82:	78fb      	ldrb	r3, [r7, #3]
 8000e84:	4618      	mov	r0, r3
 8000e86:	f7ff fef1 	bl	8000c6c <SPI_TxByte>

  /*    */
  if (token != 0xFD)
 8000e8a:	78fb      	ldrb	r3, [r7, #3]
 8000e8c:	2bfd      	cmp	r3, #253	; 0xfd
 8000e8e:	d031      	beq.n	8000ef4 <SD_TxDataBlock+0x90>
  {
    wc = 0;
 8000e90:	2300      	movs	r3, #0
 8000e92:	73bb      	strb	r3, [r7, #14]

    /* 512    */
    do
    {
      SPI_TxByte(*buff++);
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	1c5a      	adds	r2, r3, #1
 8000e98:	607a      	str	r2, [r7, #4]
 8000e9a:	781b      	ldrb	r3, [r3, #0]
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f7ff fee5 	bl	8000c6c <SPI_TxByte>
      SPI_TxByte(*buff++);
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	1c5a      	adds	r2, r3, #1
 8000ea6:	607a      	str	r2, [r7, #4]
 8000ea8:	781b      	ldrb	r3, [r3, #0]
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f7ff fede 	bl	8000c6c <SPI_TxByte>
    } while (--wc);
 8000eb0:	7bbb      	ldrb	r3, [r7, #14]
 8000eb2:	3b01      	subs	r3, #1
 8000eb4:	73bb      	strb	r3, [r7, #14]
 8000eb6:	7bbb      	ldrb	r3, [r7, #14]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d1eb      	bne.n	8000e94 <SD_TxDataBlock+0x30>

    SPI_RxByte();       /* CRC  */
 8000ebc:	f7ff fef0 	bl	8000ca0 <SPI_RxByte>
    SPI_RxByte();
 8000ec0:	f7ff feee 	bl	8000ca0 <SPI_RxByte>

    /*    */
    while (i <= 64)
 8000ec4:	e00b      	b.n	8000ede <SD_TxDataBlock+0x7a>
    {
      resp = SPI_RxByte();
 8000ec6:	f7ff feeb 	bl	8000ca0 <SPI_RxByte>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	73fb      	strb	r3, [r7, #15]

      /*    */
      if ((resp & 0x1F) == 0x05)
 8000ece:	7bfb      	ldrb	r3, [r7, #15]
 8000ed0:	f003 031f 	and.w	r3, r3, #31
 8000ed4:	2b05      	cmp	r3, #5
 8000ed6:	d006      	beq.n	8000ee6 <SD_TxDataBlock+0x82>
        break;

      i++;
 8000ed8:	7b7b      	ldrb	r3, [r7, #13]
 8000eda:	3301      	adds	r3, #1
 8000edc:	737b      	strb	r3, [r7, #13]
    while (i <= 64)
 8000ede:	7b7b      	ldrb	r3, [r7, #13]
 8000ee0:	2b40      	cmp	r3, #64	; 0x40
 8000ee2:	d9f0      	bls.n	8000ec6 <SD_TxDataBlock+0x62>
 8000ee4:	e000      	b.n	8000ee8 <SD_TxDataBlock+0x84>
        break;
 8000ee6:	bf00      	nop
    }

    /* SPI   Clear */
    while (SPI_RxByte() == 0);
 8000ee8:	bf00      	nop
 8000eea:	f7ff fed9 	bl	8000ca0 <SPI_RxByte>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d0fa      	beq.n	8000eea <SD_TxDataBlock+0x86>
  }

  if ((resp & 0x1F) == 0x05)
 8000ef4:	7bfb      	ldrb	r3, [r7, #15]
 8000ef6:	f003 031f 	and.w	r3, r3, #31
 8000efa:	2b05      	cmp	r3, #5
 8000efc:	d101      	bne.n	8000f02 <SD_TxDataBlock+0x9e>
    return TRUE;
 8000efe:	2301      	movs	r3, #1
 8000f00:	e000      	b.n	8000f04 <SD_TxDataBlock+0xa0>
  else
    return FALSE;
 8000f02:	2300      	movs	r3, #0
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	3710      	adds	r7, #16
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}

08000f0c <SD_SendCmd>:
#endif /* _READONLY */

/* CMD   */
static BYTE SD_SendCmd(BYTE cmd, DWORD arg)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b084      	sub	sp, #16
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	4603      	mov	r3, r0
 8000f14:	6039      	str	r1, [r7, #0]
 8000f16:	71fb      	strb	r3, [r7, #7]
  uint8_t crc, res;

  /* SD  */
  if (SD_ReadyWait() != 0xFF)
 8000f18:	f7ff feee 	bl	8000cf8 <SD_ReadyWait>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2bff      	cmp	r3, #255	; 0xff
 8000f20:	d001      	beq.n	8000f26 <SD_SendCmd+0x1a>
    return 0xFF;
 8000f22:	23ff      	movs	r3, #255	; 0xff
 8000f24:	e040      	b.n	8000fa8 <SD_SendCmd+0x9c>

  /*    */
  SPI_TxByte(cmd); 			/* Command */
 8000f26:	79fb      	ldrb	r3, [r7, #7]
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f7ff fe9f 	bl	8000c6c <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 24)); 	/* Argument[31..24] */
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	0e1b      	lsrs	r3, r3, #24
 8000f32:	b2db      	uxtb	r3, r3
 8000f34:	4618      	mov	r0, r3
 8000f36:	f7ff fe99 	bl	8000c6c <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 16)); 	/* Argument[23..16] */
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	0c1b      	lsrs	r3, r3, #16
 8000f3e:	b2db      	uxtb	r3, r3
 8000f40:	4618      	mov	r0, r3
 8000f42:	f7ff fe93 	bl	8000c6c <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 8)); 	/* Argument[15..8] */
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	0a1b      	lsrs	r3, r3, #8
 8000f4a:	b2db      	uxtb	r3, r3
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f7ff fe8d 	bl	8000c6c <SPI_TxByte>
  SPI_TxByte((BYTE) arg); 		/* Argument[7..0] */
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	b2db      	uxtb	r3, r3
 8000f56:	4618      	mov	r0, r3
 8000f58:	f7ff fe88 	bl	8000c6c <SPI_TxByte>

  /*  CRC  */
  crc = 0;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	73fb      	strb	r3, [r7, #15]
  if (cmd == CMD0)
 8000f60:	79fb      	ldrb	r3, [r7, #7]
 8000f62:	2b40      	cmp	r3, #64	; 0x40
 8000f64:	d101      	bne.n	8000f6a <SD_SendCmd+0x5e>
    crc = 0x95; /* CRC for CMD0(0) */
 8000f66:	2395      	movs	r3, #149	; 0x95
 8000f68:	73fb      	strb	r3, [r7, #15]

  if (cmd == CMD8)
 8000f6a:	79fb      	ldrb	r3, [r7, #7]
 8000f6c:	2b48      	cmp	r3, #72	; 0x48
 8000f6e:	d101      	bne.n	8000f74 <SD_SendCmd+0x68>
    crc = 0x87; /* CRC for CMD8(0x1AA) */
 8000f70:	2387      	movs	r3, #135	; 0x87
 8000f72:	73fb      	strb	r3, [r7, #15]

  /* CRC  */
  SPI_TxByte(crc);
 8000f74:	7bfb      	ldrb	r3, [r7, #15]
 8000f76:	4618      	mov	r0, r3
 8000f78:	f7ff fe78 	bl	8000c6c <SPI_TxByte>

  /* CMD12 Stop Reading       */
  if (cmd == CMD12)
 8000f7c:	79fb      	ldrb	r3, [r7, #7]
 8000f7e:	2b4c      	cmp	r3, #76	; 0x4c
 8000f80:	d101      	bne.n	8000f86 <SD_SendCmd+0x7a>
    SPI_RxByte();
 8000f82:	f7ff fe8d 	bl	8000ca0 <SPI_RxByte>

  /* 10    . */
  uint8_t n = 10;
 8000f86:	230a      	movs	r3, #10
 8000f88:	73bb      	strb	r3, [r7, #14]
  do
  {
    res = SPI_RxByte();
 8000f8a:	f7ff fe89 	bl	8000ca0 <SPI_RxByte>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	737b      	strb	r3, [r7, #13]
  } while ((res & 0x80) && --n);
 8000f92:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	da05      	bge.n	8000fa6 <SD_SendCmd+0x9a>
 8000f9a:	7bbb      	ldrb	r3, [r7, #14]
 8000f9c:	3b01      	subs	r3, #1
 8000f9e:	73bb      	strb	r3, [r7, #14]
 8000fa0:	7bbb      	ldrb	r3, [r7, #14]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d1f1      	bne.n	8000f8a <SD_SendCmd+0x7e>

  return res;
 8000fa6:	7b7b      	ldrb	r3, [r7, #13]
}
 8000fa8:	4618      	mov	r0, r3
 8000faa:	3710      	adds	r7, #16
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}

08000fb0 <SD_disk_initialize>:
  user_diskio.c  .
-----------------------------------------------------------------------*/

/* SD  */
DSTATUS SD_disk_initialize(BYTE drv)
{
 8000fb0:	b590      	push	{r4, r7, lr}
 8000fb2:	b085      	sub	sp, #20
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	71fb      	strb	r3, [r7, #7]
  uint8_t n, type, ocr[4];

  /*    */
  if(drv)
 8000fba:	79fb      	ldrb	r3, [r7, #7]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <SD_disk_initialize+0x14>
    return STA_NOINIT;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	e0d5      	b.n	8001170 <SD_disk_initialize+0x1c0>

  /* SD  */
  if(Stat & STA_NODISK)
 8000fc4:	4b6c      	ldr	r3, [pc, #432]	; (8001178 <SD_disk_initialize+0x1c8>)
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	b2db      	uxtb	r3, r3
 8000fca:	f003 0302 	and.w	r3, r3, #2
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d003      	beq.n	8000fda <SD_disk_initialize+0x2a>
    return Stat;
 8000fd2:	4b69      	ldr	r3, [pc, #420]	; (8001178 <SD_disk_initialize+0x1c8>)
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	b2db      	uxtb	r3, r3
 8000fd8:	e0ca      	b.n	8001170 <SD_disk_initialize+0x1c0>

  /* SD Power On */
  SD_PowerOn();
 8000fda:	f7ff fea9 	bl	8000d30 <SD_PowerOn>

  /* SPI   Chip Select */
  SELECT();
 8000fde:	f7ff fe2d 	bl	8000c3c <SELECT>

  /* SD   */
  type = 0;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	73bb      	strb	r3, [r7, #14]

  /* Idle   */
  if (SD_SendCmd(CMD0, 0) == 1)
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	2040      	movs	r0, #64	; 0x40
 8000fea:	f7ff ff8f 	bl	8000f0c <SD_SendCmd>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b01      	cmp	r3, #1
 8000ff2:	f040 80a5 	bne.w	8001140 <SD_disk_initialize+0x190>
  {
    /*  1  */
    Timer1 = 100;
 8000ff6:	4b61      	ldr	r3, [pc, #388]	; (800117c <SD_disk_initialize+0x1cc>)
 8000ff8:	2264      	movs	r2, #100	; 0x64
 8000ffa:	701a      	strb	r2, [r3, #0]

    /* SD     */
    if (SD_SendCmd(CMD8, 0x1AA) == 1)
 8000ffc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8001000:	2048      	movs	r0, #72	; 0x48
 8001002:	f7ff ff83 	bl	8000f0c <SD_SendCmd>
 8001006:	4603      	mov	r3, r0
 8001008:	2b01      	cmp	r3, #1
 800100a:	d158      	bne.n	80010be <SD_disk_initialize+0x10e>
    {
      /* SDC Ver2+ */
      for (n = 0; n < 4; n++)
 800100c:	2300      	movs	r3, #0
 800100e:	73fb      	strb	r3, [r7, #15]
 8001010:	e00c      	b.n	800102c <SD_disk_initialize+0x7c>
      {
        ocr[n] = SPI_RxByte();
 8001012:	7bfc      	ldrb	r4, [r7, #15]
 8001014:	f7ff fe44 	bl	8000ca0 <SPI_RxByte>
 8001018:	4603      	mov	r3, r0
 800101a:	461a      	mov	r2, r3
 800101c:	f107 0310 	add.w	r3, r7, #16
 8001020:	4423      	add	r3, r4
 8001022:	f803 2c08 	strb.w	r2, [r3, #-8]
      for (n = 0; n < 4; n++)
 8001026:	7bfb      	ldrb	r3, [r7, #15]
 8001028:	3301      	adds	r3, #1
 800102a:	73fb      	strb	r3, [r7, #15]
 800102c:	7bfb      	ldrb	r3, [r7, #15]
 800102e:	2b03      	cmp	r3, #3
 8001030:	d9ef      	bls.n	8001012 <SD_disk_initialize+0x62>
      }

      if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8001032:	7abb      	ldrb	r3, [r7, #10]
 8001034:	2b01      	cmp	r3, #1
 8001036:	f040 8083 	bne.w	8001140 <SD_disk_initialize+0x190>
 800103a:	7afb      	ldrb	r3, [r7, #11]
 800103c:	2baa      	cmp	r3, #170	; 0xaa
 800103e:	d17f      	bne.n	8001140 <SD_disk_initialize+0x190>
      {
        /* 2.7-3.6V   */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0)
 8001040:	2100      	movs	r1, #0
 8001042:	2077      	movs	r0, #119	; 0x77
 8001044:	f7ff ff62 	bl	8000f0c <SD_SendCmd>
 8001048:	4603      	mov	r3, r0
 800104a:	2b01      	cmp	r3, #1
 800104c:	d807      	bhi.n	800105e <SD_disk_initialize+0xae>
 800104e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001052:	2069      	movs	r0, #105	; 0x69
 8001054:	f7ff ff5a 	bl	8000f0c <SD_SendCmd>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d005      	beq.n	800106a <SD_disk_initialize+0xba>
            break; /* ACMD41 with HCS bit */
        } while (Timer1);
 800105e:	4b47      	ldr	r3, [pc, #284]	; (800117c <SD_disk_initialize+0x1cc>)
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	b2db      	uxtb	r3, r3
 8001064:	2b00      	cmp	r3, #0
 8001066:	d1eb      	bne.n	8001040 <SD_disk_initialize+0x90>
 8001068:	e000      	b.n	800106c <SD_disk_initialize+0xbc>
            break; /* ACMD41 with HCS bit */
 800106a:	bf00      	nop

        if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 800106c:	4b43      	ldr	r3, [pc, #268]	; (800117c <SD_disk_initialize+0x1cc>)
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	b2db      	uxtb	r3, r3
 8001072:	2b00      	cmp	r3, #0
 8001074:	d064      	beq.n	8001140 <SD_disk_initialize+0x190>
 8001076:	2100      	movs	r1, #0
 8001078:	207a      	movs	r0, #122	; 0x7a
 800107a:	f7ff ff47 	bl	8000f0c <SD_SendCmd>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d15d      	bne.n	8001140 <SD_disk_initialize+0x190>
        {
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 8001084:	2300      	movs	r3, #0
 8001086:	73fb      	strb	r3, [r7, #15]
 8001088:	e00c      	b.n	80010a4 <SD_disk_initialize+0xf4>
          {
            ocr[n] = SPI_RxByte();
 800108a:	7bfc      	ldrb	r4, [r7, #15]
 800108c:	f7ff fe08 	bl	8000ca0 <SPI_RxByte>
 8001090:	4603      	mov	r3, r0
 8001092:	461a      	mov	r2, r3
 8001094:	f107 0310 	add.w	r3, r7, #16
 8001098:	4423      	add	r3, r4
 800109a:	f803 2c08 	strb.w	r2, [r3, #-8]
          for (n = 0; n < 4; n++)
 800109e:	7bfb      	ldrb	r3, [r7, #15]
 80010a0:	3301      	adds	r3, #1
 80010a2:	73fb      	strb	r3, [r7, #15]
 80010a4:	7bfb      	ldrb	r3, [r7, #15]
 80010a6:	2b03      	cmp	r3, #3
 80010a8:	d9ef      	bls.n	800108a <SD_disk_initialize+0xda>
          }

          type = (ocr[0] & 0x40) ? 6 : 2;
 80010aa:	7a3b      	ldrb	r3, [r7, #8]
 80010ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d001      	beq.n	80010b8 <SD_disk_initialize+0x108>
 80010b4:	2306      	movs	r3, #6
 80010b6:	e000      	b.n	80010ba <SD_disk_initialize+0x10a>
 80010b8:	2302      	movs	r3, #2
 80010ba:	73bb      	strb	r3, [r7, #14]
 80010bc:	e040      	b.n	8001140 <SD_disk_initialize+0x190>
      }
    }
    else
    {
      /* SDC Ver1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? 2 : 1; /* SDC : MMC */
 80010be:	2100      	movs	r1, #0
 80010c0:	2077      	movs	r0, #119	; 0x77
 80010c2:	f7ff ff23 	bl	8000f0c <SD_SendCmd>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b01      	cmp	r3, #1
 80010ca:	d808      	bhi.n	80010de <SD_disk_initialize+0x12e>
 80010cc:	2100      	movs	r1, #0
 80010ce:	2069      	movs	r0, #105	; 0x69
 80010d0:	f7ff ff1c 	bl	8000f0c <SD_SendCmd>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b01      	cmp	r3, #1
 80010d8:	d801      	bhi.n	80010de <SD_disk_initialize+0x12e>
 80010da:	2302      	movs	r3, #2
 80010dc:	e000      	b.n	80010e0 <SD_disk_initialize+0x130>
 80010de:	2301      	movs	r3, #1
 80010e0:	73bb      	strb	r3, [r7, #14]

      do {
        if (type == 2)
 80010e2:	7bbb      	ldrb	r3, [r7, #14]
 80010e4:	2b02      	cmp	r3, #2
 80010e6:	d10e      	bne.n	8001106 <SD_disk_initialize+0x156>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0)
 80010e8:	2100      	movs	r1, #0
 80010ea:	2077      	movs	r0, #119	; 0x77
 80010ec:	f7ff ff0e 	bl	8000f0c <SD_SendCmd>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b01      	cmp	r3, #1
 80010f4:	d80e      	bhi.n	8001114 <SD_disk_initialize+0x164>
 80010f6:	2100      	movs	r1, #0
 80010f8:	2069      	movs	r0, #105	; 0x69
 80010fa:	f7ff ff07 	bl	8000f0c <SD_SendCmd>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d107      	bne.n	8001114 <SD_disk_initialize+0x164>
            break; /* ACMD41 */
 8001104:	e00d      	b.n	8001122 <SD_disk_initialize+0x172>
        }
        else
        {
          if (SD_SendCmd(CMD1, 0) == 0)
 8001106:	2100      	movs	r1, #0
 8001108:	2041      	movs	r0, #65	; 0x41
 800110a:	f7ff feff 	bl	8000f0c <SD_SendCmd>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d005      	beq.n	8001120 <SD_disk_initialize+0x170>
            break; /* CMD1 */
        }
      } while (Timer1);
 8001114:	4b19      	ldr	r3, [pc, #100]	; (800117c <SD_disk_initialize+0x1cc>)
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	b2db      	uxtb	r3, r3
 800111a:	2b00      	cmp	r3, #0
 800111c:	d1e1      	bne.n	80010e2 <SD_disk_initialize+0x132>
 800111e:	e000      	b.n	8001122 <SD_disk_initialize+0x172>
            break; /* CMD1 */
 8001120:	bf00      	nop

      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0)
 8001122:	4b16      	ldr	r3, [pc, #88]	; (800117c <SD_disk_initialize+0x1cc>)
 8001124:	781b      	ldrb	r3, [r3, #0]
 8001126:	b2db      	uxtb	r3, r3
 8001128:	2b00      	cmp	r3, #0
 800112a:	d007      	beq.n	800113c <SD_disk_initialize+0x18c>
 800112c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001130:	2050      	movs	r0, #80	; 0x50
 8001132:	f7ff feeb 	bl	8000f0c <SD_SendCmd>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <SD_disk_initialize+0x190>
      {
        /*    */
        type = 0;
 800113c:	2300      	movs	r3, #0
 800113e:	73bb      	strb	r3, [r7, #14]
      }
    }
  }

  CardType = type;
 8001140:	4a0f      	ldr	r2, [pc, #60]	; (8001180 <SD_disk_initialize+0x1d0>)
 8001142:	7bbb      	ldrb	r3, [r7, #14]
 8001144:	7013      	strb	r3, [r2, #0]

  DESELECT();
 8001146:	f7ff fd85 	bl	8000c54 <DESELECT>

  SPI_RxByte(); /* Idle   (Release DO) */
 800114a:	f7ff fda9 	bl	8000ca0 <SPI_RxByte>

  if (type)
 800114e:	7bbb      	ldrb	r3, [r7, #14]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d008      	beq.n	8001166 <SD_disk_initialize+0x1b6>
  {
    /* Clear STA_NOINIT */
    Stat &= ~STA_NOINIT;
 8001154:	4b08      	ldr	r3, [pc, #32]	; (8001178 <SD_disk_initialize+0x1c8>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	b2db      	uxtb	r3, r3
 800115a:	f023 0301 	bic.w	r3, r3, #1
 800115e:	b2da      	uxtb	r2, r3
 8001160:	4b05      	ldr	r3, [pc, #20]	; (8001178 <SD_disk_initialize+0x1c8>)
 8001162:	701a      	strb	r2, [r3, #0]
 8001164:	e001      	b.n	800116a <SD_disk_initialize+0x1ba>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 8001166:	f7ff fe2f 	bl	8000dc8 <SD_PowerOff>
  }

  return Stat;
 800116a:	4b03      	ldr	r3, [pc, #12]	; (8001178 <SD_disk_initialize+0x1c8>)
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	b2db      	uxtb	r3, r3
}
 8001170:	4618      	mov	r0, r3
 8001172:	3714      	adds	r7, #20
 8001174:	46bd      	mov	sp, r7
 8001176:	bd90      	pop	{r4, r7, pc}
 8001178:	2000006c 	.word	0x2000006c
 800117c:	20004a01 	.word	0x20004a01
 8001180:	200002b4 	.word	0x200002b4

08001184 <SD_disk_status>:

/*    */
DSTATUS SD_disk_status(BYTE drv)
{
 8001184:	b480      	push	{r7}
 8001186:	b083      	sub	sp, #12
 8001188:	af00      	add	r7, sp, #0
 800118a:	4603      	mov	r3, r0
 800118c:	71fb      	strb	r3, [r7, #7]
  if (drv)
 800118e:	79fb      	ldrb	r3, [r7, #7]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <SD_disk_status+0x14>
    return STA_NOINIT;
 8001194:	2301      	movs	r3, #1
 8001196:	e002      	b.n	800119e <SD_disk_status+0x1a>

  return Stat;
 8001198:	4b04      	ldr	r3, [pc, #16]	; (80011ac <SD_disk_status+0x28>)
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	b2db      	uxtb	r3, r3
}
 800119e:	4618      	mov	r0, r3
 80011a0:	370c      	adds	r7, #12
 80011a2:	46bd      	mov	sp, r7
 80011a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	2000006c 	.word	0x2000006c

080011b0 <SD_disk_read>:

/*   */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b084      	sub	sp, #16
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	60b9      	str	r1, [r7, #8]
 80011b8:	607a      	str	r2, [r7, #4]
 80011ba:	603b      	str	r3, [r7, #0]
 80011bc:	4603      	mov	r3, r0
 80011be:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 80011c0:	7bfb      	ldrb	r3, [r7, #15]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d102      	bne.n	80011cc <SD_disk_read+0x1c>
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d101      	bne.n	80011d0 <SD_disk_read+0x20>
    return RES_PARERR;
 80011cc:	2304      	movs	r3, #4
 80011ce:	e051      	b.n	8001274 <SD_disk_read+0xc4>

  if (Stat & STA_NOINIT)
 80011d0:	4b2a      	ldr	r3, [pc, #168]	; (800127c <SD_disk_read+0xcc>)
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	b2db      	uxtb	r3, r3
 80011d6:	f003 0301 	and.w	r3, r3, #1
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <SD_disk_read+0x32>
    return RES_NOTRDY;
 80011de:	2303      	movs	r3, #3
 80011e0:	e048      	b.n	8001274 <SD_disk_read+0xc4>

  if (!(CardType & 4))
 80011e2:	4b27      	ldr	r3, [pc, #156]	; (8001280 <SD_disk_read+0xd0>)
 80011e4:	781b      	ldrb	r3, [r3, #0]
 80011e6:	f003 0304 	and.w	r3, r3, #4
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d102      	bne.n	80011f4 <SD_disk_read+0x44>
    sector *= 512;      /*  sector Byte addressing   */
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	025b      	lsls	r3, r3, #9
 80011f2:	607b      	str	r3, [r7, #4]

  SELECT();
 80011f4:	f7ff fd22 	bl	8000c3c <SELECT>

  if (count == 1)
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	2b01      	cmp	r3, #1
 80011fc:	d111      	bne.n	8001222 <SD_disk_read+0x72>
  {
    /*    */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512))
 80011fe:	6879      	ldr	r1, [r7, #4]
 8001200:	2051      	movs	r0, #81	; 0x51
 8001202:	f7ff fe83 	bl	8000f0c <SD_SendCmd>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d129      	bne.n	8001260 <SD_disk_read+0xb0>
 800120c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001210:	68b8      	ldr	r0, [r7, #8]
 8001212:	f7ff fdf1 	bl	8000df8 <SD_RxDataBlock>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d021      	beq.n	8001260 <SD_disk_read+0xb0>
      count = 0;
 800121c:	2300      	movs	r3, #0
 800121e:	603b      	str	r3, [r7, #0]
 8001220:	e01e      	b.n	8001260 <SD_disk_read+0xb0>
  }
  else
  {
    /*    */
    if (SD_SendCmd(CMD18, sector) == 0)
 8001222:	6879      	ldr	r1, [r7, #4]
 8001224:	2052      	movs	r0, #82	; 0x52
 8001226:	f7ff fe71 	bl	8000f0c <SD_SendCmd>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d117      	bne.n	8001260 <SD_disk_read+0xb0>
    {
      do {
        if (!SD_RxDataBlock(buff, 512))
 8001230:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001234:	68b8      	ldr	r0, [r7, #8]
 8001236:	f7ff fddf 	bl	8000df8 <SD_RxDataBlock>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d00a      	beq.n	8001256 <SD_disk_read+0xa6>
          break;

        buff += 512;
 8001240:	68bb      	ldr	r3, [r7, #8]
 8001242:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001246:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	3b01      	subs	r3, #1
 800124c:	603b      	str	r3, [r7, #0]
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d1ed      	bne.n	8001230 <SD_disk_read+0x80>
 8001254:	e000      	b.n	8001258 <SD_disk_read+0xa8>
          break;
 8001256:	bf00      	nop

      /* STOP_TRANSMISSION,     ,    */
      SD_SendCmd(CMD12, 0);
 8001258:	2100      	movs	r1, #0
 800125a:	204c      	movs	r0, #76	; 0x4c
 800125c:	f7ff fe56 	bl	8000f0c <SD_SendCmd>
    }
  }

  DESELECT();
 8001260:	f7ff fcf8 	bl	8000c54 <DESELECT>
  SPI_RxByte(); /* Idle (Release DO) */
 8001264:	f7ff fd1c 	bl	8000ca0 <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	2b00      	cmp	r3, #0
 800126c:	bf14      	ite	ne
 800126e:	2301      	movne	r3, #1
 8001270:	2300      	moveq	r3, #0
 8001272:	b2db      	uxtb	r3, r3
}
 8001274:	4618      	mov	r0, r3
 8001276:	3710      	adds	r7, #16
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	2000006c 	.word	0x2000006c
 8001280:	200002b4 	.word	0x200002b4

08001284 <SD_disk_write>:

/*   */
#if _READONLY == 0
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b084      	sub	sp, #16
 8001288:	af00      	add	r7, sp, #0
 800128a:	60b9      	str	r1, [r7, #8]
 800128c:	607a      	str	r2, [r7, #4]
 800128e:	603b      	str	r3, [r7, #0]
 8001290:	4603      	mov	r3, r0
 8001292:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 8001294:	7bfb      	ldrb	r3, [r7, #15]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d102      	bne.n	80012a0 <SD_disk_write+0x1c>
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d101      	bne.n	80012a4 <SD_disk_write+0x20>
    return RES_PARERR;
 80012a0:	2304      	movs	r3, #4
 80012a2:	e06b      	b.n	800137c <SD_disk_write+0xf8>

  if (Stat & STA_NOINIT)
 80012a4:	4b37      	ldr	r3, [pc, #220]	; (8001384 <SD_disk_write+0x100>)
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	f003 0301 	and.w	r3, r3, #1
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <SD_disk_write+0x32>
    return RES_NOTRDY;
 80012b2:	2303      	movs	r3, #3
 80012b4:	e062      	b.n	800137c <SD_disk_write+0xf8>

  if (Stat & STA_PROTECT)
 80012b6:	4b33      	ldr	r3, [pc, #204]	; (8001384 <SD_disk_write+0x100>)
 80012b8:	781b      	ldrb	r3, [r3, #0]
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	f003 0304 	and.w	r3, r3, #4
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <SD_disk_write+0x44>
    return RES_WRPRT;
 80012c4:	2302      	movs	r3, #2
 80012c6:	e059      	b.n	800137c <SD_disk_write+0xf8>

  if (!(CardType & 4))
 80012c8:	4b2f      	ldr	r3, [pc, #188]	; (8001388 <SD_disk_write+0x104>)
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	f003 0304 	and.w	r3, r3, #4
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d102      	bne.n	80012da <SD_disk_write+0x56>
    sector *= 512; /*  sector Byte addressing   */
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	025b      	lsls	r3, r3, #9
 80012d8:	607b      	str	r3, [r7, #4]

  SELECT();
 80012da:	f7ff fcaf 	bl	8000c3c <SELECT>

  if (count == 1)
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	2b01      	cmp	r3, #1
 80012e2:	d110      	bne.n	8001306 <SD_disk_write+0x82>
  {
    /*    */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 80012e4:	6879      	ldr	r1, [r7, #4]
 80012e6:	2058      	movs	r0, #88	; 0x58
 80012e8:	f7ff fe10 	bl	8000f0c <SD_SendCmd>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d13a      	bne.n	8001368 <SD_disk_write+0xe4>
 80012f2:	21fe      	movs	r1, #254	; 0xfe
 80012f4:	68b8      	ldr	r0, [r7, #8]
 80012f6:	f7ff fdb5 	bl	8000e64 <SD_TxDataBlock>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d033      	beq.n	8001368 <SD_disk_write+0xe4>
      count = 0;
 8001300:	2300      	movs	r3, #0
 8001302:	603b      	str	r3, [r7, #0]
 8001304:	e030      	b.n	8001368 <SD_disk_write+0xe4>
  }
  else
  {
    /*    */
    if (CardType & 2)
 8001306:	4b20      	ldr	r3, [pc, #128]	; (8001388 <SD_disk_write+0x104>)
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	f003 0302 	and.w	r3, r3, #2
 800130e:	2b00      	cmp	r3, #0
 8001310:	d007      	beq.n	8001322 <SD_disk_write+0x9e>
    {
      SD_SendCmd(CMD55, 0);
 8001312:	2100      	movs	r1, #0
 8001314:	2077      	movs	r0, #119	; 0x77
 8001316:	f7ff fdf9 	bl	8000f0c <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 800131a:	6839      	ldr	r1, [r7, #0]
 800131c:	2057      	movs	r0, #87	; 0x57
 800131e:	f7ff fdf5 	bl	8000f0c <SD_SendCmd>
    }

    if (SD_SendCmd(CMD25, sector) == 0)
 8001322:	6879      	ldr	r1, [r7, #4]
 8001324:	2059      	movs	r0, #89	; 0x59
 8001326:	f7ff fdf1 	bl	8000f0c <SD_SendCmd>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d11b      	bne.n	8001368 <SD_disk_write+0xe4>
    {
      do {
        if(!SD_TxDataBlock(buff, 0xFC))
 8001330:	21fc      	movs	r1, #252	; 0xfc
 8001332:	68b8      	ldr	r0, [r7, #8]
 8001334:	f7ff fd96 	bl	8000e64 <SD_TxDataBlock>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d00a      	beq.n	8001354 <SD_disk_write+0xd0>
          break;

        buff += 512;
 800133e:	68bb      	ldr	r3, [r7, #8]
 8001340:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001344:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	3b01      	subs	r3, #1
 800134a:	603b      	str	r3, [r7, #0]
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d1ee      	bne.n	8001330 <SD_disk_write+0xac>
 8001352:	e000      	b.n	8001356 <SD_disk_write+0xd2>
          break;
 8001354:	bf00      	nop

      if(!SD_TxDataBlock(0, 0xFD))
 8001356:	21fd      	movs	r1, #253	; 0xfd
 8001358:	2000      	movs	r0, #0
 800135a:	f7ff fd83 	bl	8000e64 <SD_TxDataBlock>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d101      	bne.n	8001368 <SD_disk_write+0xe4>
      {
        count = 1;
 8001364:	2301      	movs	r3, #1
 8001366:	603b      	str	r3, [r7, #0]
      }
    }
  }

  DESELECT();
 8001368:	f7ff fc74 	bl	8000c54 <DESELECT>
  SPI_RxByte();
 800136c:	f7ff fc98 	bl	8000ca0 <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	2b00      	cmp	r3, #0
 8001374:	bf14      	ite	ne
 8001376:	2301      	movne	r3, #1
 8001378:	2300      	moveq	r3, #0
 800137a:	b2db      	uxtb	r3, r3
}
 800137c:	4618      	mov	r0, r3
 800137e:	3710      	adds	r7, #16
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}
 8001384:	2000006c 	.word	0x2000006c
 8001388:	200002b4 	.word	0x200002b4

0800138c <SD_disk_ioctl>:
#endif /* _READONLY */

/*   */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 800138c:	b590      	push	{r4, r7, lr}
 800138e:	b08b      	sub	sp, #44	; 0x2c
 8001390:	af00      	add	r7, sp, #0
 8001392:	4603      	mov	r3, r0
 8001394:	603a      	str	r2, [r7, #0]
 8001396:	71fb      	strb	r3, [r7, #7]
 8001398:	460b      	mov	r3, r1
 800139a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;
  BYTE n, csd[16], *ptr = buff;
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	623b      	str	r3, [r7, #32]
  WORD csize;

  if (drv)
 80013a0:	79fb      	ldrb	r3, [r7, #7]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <SD_disk_ioctl+0x1e>
    return RES_PARERR;
 80013a6:	2304      	movs	r3, #4
 80013a8:	e117      	b.n	80015da <SD_disk_ioctl+0x24e>

  res = RES_ERROR;
 80013aa:	2301      	movs	r3, #1
 80013ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  if (ctrl == CTRL_POWER)
 80013b0:	79bb      	ldrb	r3, [r7, #6]
 80013b2:	2b05      	cmp	r3, #5
 80013b4:	d126      	bne.n	8001404 <SD_disk_ioctl+0x78>
  {
    switch (*ptr)
 80013b6:	6a3b      	ldr	r3, [r7, #32]
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	2b01      	cmp	r3, #1
 80013bc:	d00e      	beq.n	80013dc <SD_disk_ioctl+0x50>
 80013be:	2b02      	cmp	r3, #2
 80013c0:	d012      	beq.n	80013e8 <SD_disk_ioctl+0x5c>
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d11a      	bne.n	80013fc <SD_disk_ioctl+0x70>
    {
    case 0:
      if (SD_CheckPower())
 80013c6:	f7ff fd0b 	bl	8000de0 <SD_CheckPower>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <SD_disk_ioctl+0x48>
        SD_PowerOff();          /* Power Off */
 80013d0:	f7ff fcfa 	bl	8000dc8 <SD_PowerOff>
      res = RES_OK;
 80013d4:	2300      	movs	r3, #0
 80013d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80013da:	e0fc      	b.n	80015d6 <SD_disk_ioctl+0x24a>
    case 1:
      SD_PowerOn();             /* Power On */
 80013dc:	f7ff fca8 	bl	8000d30 <SD_PowerOn>
      res = RES_OK;
 80013e0:	2300      	movs	r3, #0
 80013e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80013e6:	e0f6      	b.n	80015d6 <SD_disk_ioctl+0x24a>
    case 2:
      *(ptr + 1) = (BYTE) SD_CheckPower();
 80013e8:	6a3b      	ldr	r3, [r7, #32]
 80013ea:	1c5c      	adds	r4, r3, #1
 80013ec:	f7ff fcf8 	bl	8000de0 <SD_CheckPower>
 80013f0:	4603      	mov	r3, r0
 80013f2:	7023      	strb	r3, [r4, #0]
      res = RES_OK;             /* Power Check */
 80013f4:	2300      	movs	r3, #0
 80013f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80013fa:	e0ec      	b.n	80015d6 <SD_disk_ioctl+0x24a>
    default:
      res = RES_PARERR;
 80013fc:	2304      	movs	r3, #4
 80013fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001402:	e0e8      	b.n	80015d6 <SD_disk_ioctl+0x24a>
    }
  }
  else
  {
    if (Stat & STA_NOINIT)
 8001404:	4b77      	ldr	r3, [pc, #476]	; (80015e4 <SD_disk_ioctl+0x258>)
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	b2db      	uxtb	r3, r3
 800140a:	f003 0301 	and.w	r3, r3, #1
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <SD_disk_ioctl+0x8a>
      return RES_NOTRDY;
 8001412:	2303      	movs	r3, #3
 8001414:	e0e1      	b.n	80015da <SD_disk_ioctl+0x24e>

    SELECT();
 8001416:	f7ff fc11 	bl	8000c3c <SELECT>

    switch (ctrl)
 800141a:	79bb      	ldrb	r3, [r7, #6]
 800141c:	2b0d      	cmp	r3, #13
 800141e:	f200 80cb 	bhi.w	80015b8 <SD_disk_ioctl+0x22c>
 8001422:	a201      	add	r2, pc, #4	; (adr r2, 8001428 <SD_disk_ioctl+0x9c>)
 8001424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001428:	08001523 	.word	0x08001523
 800142c:	08001461 	.word	0x08001461
 8001430:	08001513 	.word	0x08001513
 8001434:	080015b9 	.word	0x080015b9
 8001438:	080015b9 	.word	0x080015b9
 800143c:	080015b9 	.word	0x080015b9
 8001440:	080015b9 	.word	0x080015b9
 8001444:	080015b9 	.word	0x080015b9
 8001448:	080015b9 	.word	0x080015b9
 800144c:	080015b9 	.word	0x080015b9
 8001450:	080015b9 	.word	0x080015b9
 8001454:	08001535 	.word	0x08001535
 8001458:	08001559 	.word	0x08001559
 800145c:	0800157d 	.word	0x0800157d
    {
    case GET_SECTOR_COUNT:
      /* SD  Sector  (DWORD) */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8001460:	2100      	movs	r1, #0
 8001462:	2049      	movs	r0, #73	; 0x49
 8001464:	f7ff fd52 	bl	8000f0c <SD_SendCmd>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	f040 80a8 	bne.w	80015c0 <SD_disk_ioctl+0x234>
 8001470:	f107 030c 	add.w	r3, r7, #12
 8001474:	2110      	movs	r1, #16
 8001476:	4618      	mov	r0, r3
 8001478:	f7ff fcbe 	bl	8000df8 <SD_RxDataBlock>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	f000 809e 	beq.w	80015c0 <SD_disk_ioctl+0x234>
      {
        if ((csd[0] >> 6) == 1)
 8001484:	7b3b      	ldrb	r3, [r7, #12]
 8001486:	099b      	lsrs	r3, r3, #6
 8001488:	b2db      	uxtb	r3, r3
 800148a:	2b01      	cmp	r3, #1
 800148c:	d10e      	bne.n	80014ac <SD_disk_ioctl+0x120>
        {
          /* SDC ver 2.00 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 800148e:	7d7b      	ldrb	r3, [r7, #21]
 8001490:	b29a      	uxth	r2, r3
 8001492:	7d3b      	ldrb	r3, [r7, #20]
 8001494:	b29b      	uxth	r3, r3
 8001496:	021b      	lsls	r3, r3, #8
 8001498:	b29b      	uxth	r3, r3
 800149a:	4413      	add	r3, r2
 800149c:	b29b      	uxth	r3, r3
 800149e:	3301      	adds	r3, #1
 80014a0:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << 10;
 80014a2:	8bfb      	ldrh	r3, [r7, #30]
 80014a4:	029a      	lsls	r2, r3, #10
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	601a      	str	r2, [r3, #0]
 80014aa:	e02e      	b.n	800150a <SD_disk_ioctl+0x17e>
        }
        else
        {
          /* MMC or SDC ver 1.XX */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80014ac:	7c7b      	ldrb	r3, [r7, #17]
 80014ae:	f003 030f 	and.w	r3, r3, #15
 80014b2:	b2da      	uxtb	r2, r3
 80014b4:	7dbb      	ldrb	r3, [r7, #22]
 80014b6:	09db      	lsrs	r3, r3, #7
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	4413      	add	r3, r2
 80014bc:	b2da      	uxtb	r2, r3
 80014be:	7d7b      	ldrb	r3, [r7, #21]
 80014c0:	005b      	lsls	r3, r3, #1
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	f003 0306 	and.w	r3, r3, #6
 80014c8:	b2db      	uxtb	r3, r3
 80014ca:	4413      	add	r3, r2
 80014cc:	b2db      	uxtb	r3, r3
 80014ce:	3302      	adds	r3, #2
 80014d0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 80014d4:	7d3b      	ldrb	r3, [r7, #20]
 80014d6:	099b      	lsrs	r3, r3, #6
 80014d8:	b2db      	uxtb	r3, r3
 80014da:	b29a      	uxth	r2, r3
 80014dc:	7cfb      	ldrb	r3, [r7, #19]
 80014de:	b29b      	uxth	r3, r3
 80014e0:	009b      	lsls	r3, r3, #2
 80014e2:	b29b      	uxth	r3, r3
 80014e4:	4413      	add	r3, r2
 80014e6:	b29a      	uxth	r2, r3
 80014e8:	7cbb      	ldrb	r3, [r7, #18]
 80014ea:	029b      	lsls	r3, r3, #10
 80014ec:	b29b      	uxth	r3, r3
 80014ee:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80014f2:	b29b      	uxth	r3, r3
 80014f4:	4413      	add	r3, r2
 80014f6:	b29b      	uxth	r3, r3
 80014f8:	3301      	adds	r3, #1
 80014fa:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 80014fc:	8bfa      	ldrh	r2, [r7, #30]
 80014fe:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001502:	3b09      	subs	r3, #9
 8001504:	409a      	lsls	r2, r3
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	601a      	str	r2, [r3, #0]
        }

        res = RES_OK;
 800150a:	2300      	movs	r3, #0
 800150c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      }
      break;
 8001510:	e056      	b.n	80015c0 <SD_disk_ioctl+0x234>

    case GET_SECTOR_SIZE:
      /*    (WORD) */
      *(WORD*) buff = 512;
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001518:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 800151a:	2300      	movs	r3, #0
 800151c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8001520:	e055      	b.n	80015ce <SD_disk_ioctl+0x242>

    case CTRL_SYNC:
      /*   */
      if (SD_ReadyWait() == 0xFF)
 8001522:	f7ff fbe9 	bl	8000cf8 <SD_ReadyWait>
 8001526:	4603      	mov	r3, r0
 8001528:	2bff      	cmp	r3, #255	; 0xff
 800152a:	d14b      	bne.n	80015c4 <SD_disk_ioctl+0x238>
        res = RES_OK;
 800152c:	2300      	movs	r3, #0
 800152e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8001532:	e047      	b.n	80015c4 <SD_disk_ioctl+0x238>

    case MMC_GET_CSD:
      /* CSD   (16 bytes) */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16))
 8001534:	2100      	movs	r1, #0
 8001536:	2049      	movs	r0, #73	; 0x49
 8001538:	f7ff fce8 	bl	8000f0c <SD_SendCmd>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d142      	bne.n	80015c8 <SD_disk_ioctl+0x23c>
 8001542:	2110      	movs	r1, #16
 8001544:	6a38      	ldr	r0, [r7, #32]
 8001546:	f7ff fc57 	bl	8000df8 <SD_RxDataBlock>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d03b      	beq.n	80015c8 <SD_disk_ioctl+0x23c>
        res = RES_OK;
 8001550:	2300      	movs	r3, #0
 8001552:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8001556:	e037      	b.n	80015c8 <SD_disk_ioctl+0x23c>

    case MMC_GET_CID:
      /* CID   (16 bytes) */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16))
 8001558:	2100      	movs	r1, #0
 800155a:	204a      	movs	r0, #74	; 0x4a
 800155c:	f7ff fcd6 	bl	8000f0c <SD_SendCmd>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d132      	bne.n	80015cc <SD_disk_ioctl+0x240>
 8001566:	2110      	movs	r1, #16
 8001568:	6a38      	ldr	r0, [r7, #32]
 800156a:	f7ff fc45 	bl	8000df8 <SD_RxDataBlock>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d02b      	beq.n	80015cc <SD_disk_ioctl+0x240>
        res = RES_OK;
 8001574:	2300      	movs	r3, #0
 8001576:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 800157a:	e027      	b.n	80015cc <SD_disk_ioctl+0x240>

    case MMC_GET_OCR:
      /* OCR   (4 bytes) */
      if (SD_SendCmd(CMD58, 0) == 0)
 800157c:	2100      	movs	r1, #0
 800157e:	207a      	movs	r0, #122	; 0x7a
 8001580:	f7ff fcc4 	bl	8000f0c <SD_SendCmd>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d116      	bne.n	80015b8 <SD_disk_ioctl+0x22c>
      {
        for (n = 0; n < 4; n++)
 800158a:	2300      	movs	r3, #0
 800158c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001590:	e00b      	b.n	80015aa <SD_disk_ioctl+0x21e>
        {
          *ptr++ = SPI_RxByte();
 8001592:	6a3c      	ldr	r4, [r7, #32]
 8001594:	1c63      	adds	r3, r4, #1
 8001596:	623b      	str	r3, [r7, #32]
 8001598:	f7ff fb82 	bl	8000ca0 <SPI_RxByte>
 800159c:	4603      	mov	r3, r0
 800159e:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 80015a0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80015a4:	3301      	adds	r3, #1
 80015a6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80015aa:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80015ae:	2b03      	cmp	r3, #3
 80015b0:	d9ef      	bls.n	8001592 <SD_disk_ioctl+0x206>
        }

        res = RES_OK;
 80015b2:	2300      	movs	r3, #0
 80015b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      }

    default:
      res = RES_PARERR;
 80015b8:	2304      	movs	r3, #4
 80015ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80015be:	e006      	b.n	80015ce <SD_disk_ioctl+0x242>
      break;
 80015c0:	bf00      	nop
 80015c2:	e004      	b.n	80015ce <SD_disk_ioctl+0x242>
      break;
 80015c4:	bf00      	nop
 80015c6:	e002      	b.n	80015ce <SD_disk_ioctl+0x242>
      break;
 80015c8:	bf00      	nop
 80015ca:	e000      	b.n	80015ce <SD_disk_ioctl+0x242>
      break;
 80015cc:	bf00      	nop
    }

    DESELECT();
 80015ce:	f7ff fb41 	bl	8000c54 <DESELECT>
    SPI_RxByte();
 80015d2:	f7ff fb65 	bl	8000ca0 <SPI_RxByte>
  }

  return res;
 80015d6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80015da:	4618      	mov	r0, r3
 80015dc:	372c      	adds	r7, #44	; 0x2c
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd90      	pop	{r4, r7, pc}
 80015e2:	bf00      	nop
 80015e4:	2000006c 	.word	0x2000006c

080015e8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80015e8:	b480      	push	{r7}
 80015ea:	b085      	sub	sp, #20
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	60f8      	str	r0, [r7, #12]
 80015f0:	60b9      	str	r1, [r7, #8]
 80015f2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	4a07      	ldr	r2, [pc, #28]	; (8001614 <vApplicationGetIdleTaskMemory+0x2c>)
 80015f8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80015fa:	68bb      	ldr	r3, [r7, #8]
 80015fc:	4a06      	ldr	r2, [pc, #24]	; (8001618 <vApplicationGetIdleTaskMemory+0x30>)
 80015fe:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2280      	movs	r2, #128	; 0x80
 8001604:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001606:	bf00      	nop
 8001608:	3714      	adds	r7, #20
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr
 8001612:	bf00      	nop
 8001614:	200002b8 	.word	0x200002b8
 8001618:	2000030c 	.word	0x2000030c

0800161c <MX_FREERTOS_Init>:
/* USER CODE END GET_IDLE_TASK_MEMORY */

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void MX_FREERTOS_Init(void) {
 800161c:	b5b0      	push	{r4, r5, r7, lr}
 800161e:	b098      	sub	sp, #96	; 0x60
 8001620:	af00      	add	r7, sp, #0
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
	/* add queues, ... */

	osMessageQDef(xQueueControl, 1, xQueueControl_t);
 8001622:	4b2d      	ldr	r3, [pc, #180]	; (80016d8 <MX_FREERTOS_Init+0xbc>)
 8001624:	f107 0450 	add.w	r4, r7, #80	; 0x50
 8001628:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800162a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	xQueueControlHandle = osMessageCreate(osMessageQ(xQueueControl), NULL);
 800162e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001632:	2100      	movs	r1, #0
 8001634:	4618      	mov	r0, r3
 8001636:	f006 f924 	bl	8007882 <osMessageCreate>
 800163a:	4602      	mov	r2, r0
 800163c:	4b27      	ldr	r3, [pc, #156]	; (80016dc <MX_FREERTOS_Init+0xc0>)
 800163e:	601a      	str	r2, [r3, #0]

	osMessageQDef(xQueueMessage, 1, uint8_t);
 8001640:	4b27      	ldr	r3, [pc, #156]	; (80016e0 <MX_FREERTOS_Init+0xc4>)
 8001642:	f107 0440 	add.w	r4, r7, #64	; 0x40
 8001646:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001648:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	xQueueMessageHandle = osMessageCreate(osMessageQ(xQueueMessage), NULL);
 800164c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001650:	2100      	movs	r1, #0
 8001652:	4618      	mov	r0, r3
 8001654:	f006 f915 	bl	8007882 <osMessageCreate>
 8001658:	4602      	mov	r2, r0
 800165a:	4b22      	ldr	r3, [pc, #136]	; (80016e4 <MX_FREERTOS_Init+0xc8>)
 800165c:	601a      	str	r2, [r3, #0]

	osMessageQDef(xQueueDownlink, 1, xQueueMbMqtt_t);
 800165e:	4b22      	ldr	r3, [pc, #136]	; (80016e8 <MX_FREERTOS_Init+0xcc>)
 8001660:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8001664:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001666:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	xQueueDownlinkHandle = osMessageCreate(osMessageQ(xQueueDownlink), NULL);
 800166a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800166e:	2100      	movs	r1, #0
 8001670:	4618      	mov	r0, r3
 8001672:	f006 f906 	bl	8007882 <osMessageCreate>
 8001676:	4602      	mov	r2, r0
 8001678:	4b1c      	ldr	r3, [pc, #112]	; (80016ec <MX_FREERTOS_Init+0xd0>)
 800167a:	601a      	str	r2, [r3, #0]

	osMessageQDef(xQueueUplink, 1, xQueueMbMqtt_t);
 800167c:	4b1a      	ldr	r3, [pc, #104]	; (80016e8 <MX_FREERTOS_Init+0xcc>)
 800167e:	f107 0420 	add.w	r4, r7, #32
 8001682:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001684:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	xQueueUplinkHandle = osMessageCreate(osMessageQ(xQueueUplink), NULL);
 8001688:	f107 0320 	add.w	r3, r7, #32
 800168c:	2100      	movs	r1, #0
 800168e:	4618      	mov	r0, r3
 8001690:	f006 f8f7 	bl	8007882 <osMessageCreate>
 8001694:	4602      	mov	r2, r0
 8001696:	4b16      	ldr	r3, [pc, #88]	; (80016f0 <MX_FREERTOS_Init+0xd4>)
 8001698:	601a      	str	r2, [r3, #0]

	osMessageQDef(xQueueReset, 1, sizeof(uint32_t));
	xQueueResetHandle = osMessageCreate(osMessageQ(xQueueUplink), NULL);
 800169a:	f107 0320 	add.w	r3, r7, #32
 800169e:	2100      	movs	r1, #0
 80016a0:	4618      	mov	r0, r3
 80016a2:	f006 f8ee 	bl	8007882 <osMessageCreate>
 80016a6:	4602      	mov	r2, r0
 80016a8:	4b12      	ldr	r3, [pc, #72]	; (80016f4 <MX_FREERTOS_Init+0xd8>)
 80016aa:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 512);
 80016ac:	4b12      	ldr	r3, [pc, #72]	; (80016f8 <MX_FREERTOS_Init+0xdc>)
 80016ae:	1d3c      	adds	r4, r7, #4
 80016b0:	461d      	mov	r5, r3
 80016b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016b6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80016ba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80016be:	1d3b      	adds	r3, r7, #4
 80016c0:	2100      	movs	r1, #0
 80016c2:	4618      	mov	r0, r3
 80016c4:	f005 ffc6 	bl	8007654 <osThreadCreate>
 80016c8:	4602      	mov	r2, r0
 80016ca:	4b0c      	ldr	r3, [pc, #48]	; (80016fc <MX_FREERTOS_Init+0xe0>)
 80016cc:	601a      	str	r2, [r3, #0]
}
 80016ce:	bf00      	nop
 80016d0:	3760      	adds	r7, #96	; 0x60
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bdb0      	pop	{r4, r5, r7, pc}
 80016d6:	bf00      	nop
 80016d8:	0800b380 	.word	0x0800b380
 80016dc:	200044e0 	.word	0x200044e0
 80016e0:	0800b390 	.word	0x0800b390
 80016e4:	200044f4 	.word	0x200044f4
 80016e8:	0800b3a0 	.word	0x0800b3a0
 80016ec:	200044ec 	.word	0x200044ec
 80016f0:	200044f0 	.word	0x200044f0
 80016f4:	200044e8 	.word	0x200044e8
 80016f8:	0800b3bc 	.word	0x0800b3bc
 80016fc:	200044e4 	.word	0x200044e4

08001700 <StartDefaultTask>:
  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
 void StartDefaultTask(void const * argument)
  {
 8001700:	b580      	push	{r7, lr}
 8001702:	b088      	sub	sp, #32
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  	/*SIm serive*/

  	/*Controller*/
  	xQueueControl_t xQueueControl;
  	#define PORT_DEFAULT_DELAY	1000
  	uint8_t uiSysState = SYS_START;
 8001708:	2300      	movs	r3, #0
 800170a:	72fb      	strb	r3, [r7, #11]
  	uint8_t uiSysUpdate = FALSE;
 800170c:	2300      	movs	r3, #0
 800170e:	77fb      	strb	r3, [r7, #31]
  	BaseType_t sysError;
  	int ret;
  	char *Badcommand = "Bad Command\r\n>";
 8001710:	4b1c      	ldr	r3, [pc, #112]	; (8001784 <StartDefaultTask+0x84>)
 8001712:	61bb      	str	r3, [r7, #24]
  	/* Infinite loop */
  	for (;;) {
  		switch (uiSysState) {
 8001714:	7afb      	ldrb	r3, [r7, #11]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d002      	beq.n	8001720 <StartDefaultTask+0x20>
 800171a:	2b01      	cmp	r3, #1
 800171c:	d007      	beq.n	800172e <StartDefaultTask+0x2e>
 800171e:	e020      	b.n	8001762 <StartDefaultTask+0x62>
  		case SYS_START:
  			//printf("\r\n Task Controller: Implementing...  \r\n");
  			uiSysUpdate = TRUE;
 8001720:	2301      	movs	r3, #1
 8001722:	77fb      	strb	r3, [r7, #31]
  			uiSysState++;
 8001724:	7afb      	ldrb	r3, [r7, #11]
 8001726:	3301      	adds	r3, #1
 8001728:	b2db      	uxtb	r3, r3
 800172a:	72fb      	strb	r3, [r7, #11]
  			break;
 800172c:	e019      	b.n	8001762 <StartDefaultTask+0x62>
		case SYS_DEFAULT:
			if (gotCommandFlag == 1) {
 800172e:	4b16      	ldr	r3, [pc, #88]	; (8001788 <StartDefaultTask+0x88>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	2b01      	cmp	r3, #1
 8001734:	d114      	bne.n	8001760 <StartDefaultTask+0x60>
				gotCommandFlag = 0;
 8001736:	4b14      	ldr	r3, [pc, #80]	; (8001788 <StartDefaultTask+0x88>)
 8001738:	2200      	movs	r2, #0
 800173a:	601a      	str	r2, [r3, #0]
				ret = CmdLineProcess(commandBuffer);
 800173c:	4813      	ldr	r0, [pc, #76]	; (800178c <StartDefaultTask+0x8c>)
 800173e:	f7fe ff2f 	bl	80005a0 <CmdLineProcess>
 8001742:	6178      	str	r0, [r7, #20]
				if (ret == CMDLINE_BAD_CMD){
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	f1b3 3fff 	cmp.w	r3, #4294967295
 800174a:	d109      	bne.n	8001760 <StartDefaultTask+0x60>
					HAL_UART_Transmit(&huart6, Badcommand, strlen(Badcommand),100);
 800174c:	69b8      	ldr	r0, [r7, #24]
 800174e:	f7fe fd49 	bl	80001e4 <strlen>
 8001752:	4603      	mov	r3, r0
 8001754:	b29a      	uxth	r2, r3
 8001756:	2364      	movs	r3, #100	; 0x64
 8001758:	69b9      	ldr	r1, [r7, #24]
 800175a:	480d      	ldr	r0, [pc, #52]	; (8001790 <StartDefaultTask+0x90>)
 800175c:	f002 fc19 	bl	8003f92 <HAL_UART_Transmit>
				}
			}
			//osDelay(10);
			break;
 8001760:	bf00      	nop
		}
		if ((uiSysUpdate == TRUE) && (uiSysState != SYS_DEFAULT)) {
 8001762:	7ffb      	ldrb	r3, [r7, #31]
 8001764:	2b01      	cmp	r3, #1
 8001766:	d1d5      	bne.n	8001714 <StartDefaultTask+0x14>
 8001768:	7afb      	ldrb	r3, [r7, #11]
 800176a:	2b01      	cmp	r3, #1
 800176c:	d0d2      	beq.n	8001714 <StartDefaultTask+0x14>
			xQueueSend(xQueueMessageHandle, &uiSysState, 0);
 800176e:	4b09      	ldr	r3, [pc, #36]	; (8001794 <StartDefaultTask+0x94>)
 8001770:	6818      	ldr	r0, [r3, #0]
 8001772:	f107 010b 	add.w	r1, r7, #11
 8001776:	2300      	movs	r3, #0
 8001778:	2200      	movs	r2, #0
 800177a:	f006 fa93 	bl	8007ca4 <xQueueGenericSend>
			uiSysUpdate = FALSE;
 800177e:	2300      	movs	r3, #0
 8001780:	77fb      	strb	r3, [r7, #31]
  		switch (uiSysState) {
 8001782:	e7c7      	b.n	8001714 <StartDefaultTask+0x14>
 8001784:	0800b3d8 	.word	0x0800b3d8
 8001788:	200002b0 	.word	0x200002b0
 800178c:	200042a0 	.word	0x200042a0
 8001790:	2000449c 	.word	0x2000449c
 8001794:	200044f4 	.word	0x200044f4

08001798 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */


	HAL_Init();
 800179c:	f000 fcde 	bl	800215c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017a0:	f000 f826 	bl	80017f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */
  //   fresult = f_open(&fil, "file1.txt", FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017a4:	f000 f8ee 	bl	8001984 <MX_GPIO_Init>
  MX_SPI1_Init();
 80017a8:	f000 f88c 	bl	80018c4 <MX_SPI1_Init>
  MX_FATFS_Init();
 80017ac:	f003 f9c0 	bl	8004b30 <MX_FATFS_Init>
  MX_USART6_UART_Init();
 80017b0:	f000 f8be 	bl	8001930 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
	printf("\r\n ********* Access Controller Board **************** \r\n");
 80017b4:	480a      	ldr	r0, [pc, #40]	; (80017e0 <main+0x48>)
 80017b6:	f008 fbdd 	bl	8009f74 <puts>
	printf("\r\n NTT BK \r\n");
 80017ba:	480a      	ldr	r0, [pc, #40]	; (80017e4 <main+0x4c>)
 80017bc:	f008 fbda 	bl	8009f74 <puts>
	printf("\r\n System  starting \r\n");
 80017c0:	4809      	ldr	r0, [pc, #36]	; (80017e8 <main+0x50>)
 80017c2:	f008 fbd7 	bl	8009f74 <puts>
 __HAL_UART_ENABLE_IT(&huart6,UART_IT_RXNE);
 80017c6:	4b09      	ldr	r3, [pc, #36]	; (80017ec <main+0x54>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	68da      	ldr	r2, [r3, #12]
 80017cc:	4b07      	ldr	r3, [pc, #28]	; (80017ec <main+0x54>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f042 0220 	orr.w	r2, r2, #32
 80017d4:	60da      	str	r2, [r3, #12]
  MX_FREERTOS_Init();
 80017d6:	f7ff ff21 	bl	800161c <MX_FREERTOS_Init>

  /* USER CODE END 2 */
  /* Start scheduler */
  osKernelStart();
 80017da:	f005 ff34 	bl	8007646 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80017de:	e7fe      	b.n	80017de <main+0x46>
 80017e0:	0800b3e8 	.word	0x0800b3e8
 80017e4:	0800b420 	.word	0x0800b420
 80017e8:	0800b42c 	.word	0x0800b42c
 80017ec:	2000449c 	.word	0x2000449c

080017f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b094      	sub	sp, #80	; 0x50
 80017f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017f6:	f107 0320 	add.w	r3, r7, #32
 80017fa:	2230      	movs	r2, #48	; 0x30
 80017fc:	2100      	movs	r1, #0
 80017fe:	4618      	mov	r0, r3
 8001800:	f008 fad3 	bl	8009daa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001804:	f107 030c 	add.w	r3, r7, #12
 8001808:	2200      	movs	r2, #0
 800180a:	601a      	str	r2, [r3, #0]
 800180c:	605a      	str	r2, [r3, #4]
 800180e:	609a      	str	r2, [r3, #8]
 8001810:	60da      	str	r2, [r3, #12]
 8001812:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001814:	2300      	movs	r3, #0
 8001816:	60bb      	str	r3, [r7, #8]
 8001818:	4b28      	ldr	r3, [pc, #160]	; (80018bc <SystemClock_Config+0xcc>)
 800181a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800181c:	4a27      	ldr	r2, [pc, #156]	; (80018bc <SystemClock_Config+0xcc>)
 800181e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001822:	6413      	str	r3, [r2, #64]	; 0x40
 8001824:	4b25      	ldr	r3, [pc, #148]	; (80018bc <SystemClock_Config+0xcc>)
 8001826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001828:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800182c:	60bb      	str	r3, [r7, #8]
 800182e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001830:	2300      	movs	r3, #0
 8001832:	607b      	str	r3, [r7, #4]
 8001834:	4b22      	ldr	r3, [pc, #136]	; (80018c0 <SystemClock_Config+0xd0>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a21      	ldr	r2, [pc, #132]	; (80018c0 <SystemClock_Config+0xd0>)
 800183a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800183e:	6013      	str	r3, [r2, #0]
 8001840:	4b1f      	ldr	r3, [pc, #124]	; (80018c0 <SystemClock_Config+0xd0>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001848:	607b      	str	r3, [r7, #4]
 800184a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800184c:	2302      	movs	r3, #2
 800184e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001850:	2301      	movs	r3, #1
 8001852:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001854:	2310      	movs	r3, #16
 8001856:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001858:	2302      	movs	r3, #2
 800185a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800185c:	2300      	movs	r3, #0
 800185e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001860:	2308      	movs	r3, #8
 8001862:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001864:	23a8      	movs	r3, #168	; 0xa8
 8001866:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001868:	2302      	movs	r3, #2
 800186a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800186c:	2304      	movs	r3, #4
 800186e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001870:	f107 0320 	add.w	r3, r7, #32
 8001874:	4618      	mov	r0, r3
 8001876:	f000 ffdb 	bl	8002830 <HAL_RCC_OscConfig>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d001      	beq.n	8001884 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001880:	f000 f90a 	bl	8001a98 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001884:	230f      	movs	r3, #15
 8001886:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001888:	2302      	movs	r3, #2
 800188a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800188c:	2300      	movs	r3, #0
 800188e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001890:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001894:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001896:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800189a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800189c:	f107 030c 	add.w	r3, r7, #12
 80018a0:	2105      	movs	r1, #5
 80018a2:	4618      	mov	r0, r3
 80018a4:	f001 fa3c 	bl	8002d20 <HAL_RCC_ClockConfig>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d001      	beq.n	80018b2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80018ae:	f000 f8f3 	bl	8001a98 <Error_Handler>
  }
}
 80018b2:	bf00      	nop
 80018b4:	3750      	adds	r7, #80	; 0x50
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	40023800 	.word	0x40023800
 80018c0:	40007000 	.word	0x40007000

080018c4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi1.Instance = SPI1;
 80018c8:	4b17      	ldr	r3, [pc, #92]	; (8001928 <MX_SPI1_Init+0x64>)
 80018ca:	4a18      	ldr	r2, [pc, #96]	; (800192c <MX_SPI1_Init+0x68>)
 80018cc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80018ce:	4b16      	ldr	r3, [pc, #88]	; (8001928 <MX_SPI1_Init+0x64>)
 80018d0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80018d4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80018d6:	4b14      	ldr	r3, [pc, #80]	; (8001928 <MX_SPI1_Init+0x64>)
 80018d8:	2200      	movs	r2, #0
 80018da:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80018dc:	4b12      	ldr	r3, [pc, #72]	; (8001928 <MX_SPI1_Init+0x64>)
 80018de:	2200      	movs	r2, #0
 80018e0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018e2:	4b11      	ldr	r3, [pc, #68]	; (8001928 <MX_SPI1_Init+0x64>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018e8:	4b0f      	ldr	r3, [pc, #60]	; (8001928 <MX_SPI1_Init+0x64>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80018ee:	4b0e      	ldr	r3, [pc, #56]	; (8001928 <MX_SPI1_Init+0x64>)
 80018f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80018f4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80018f6:	4b0c      	ldr	r3, [pc, #48]	; (8001928 <MX_SPI1_Init+0x64>)
 80018f8:	2220      	movs	r2, #32
 80018fa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018fc:	4b0a      	ldr	r3, [pc, #40]	; (8001928 <MX_SPI1_Init+0x64>)
 80018fe:	2200      	movs	r2, #0
 8001900:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001902:	4b09      	ldr	r3, [pc, #36]	; (8001928 <MX_SPI1_Init+0x64>)
 8001904:	2200      	movs	r2, #0
 8001906:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001908:	4b07      	ldr	r3, [pc, #28]	; (8001928 <MX_SPI1_Init+0x64>)
 800190a:	2200      	movs	r2, #0
 800190c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800190e:	4b06      	ldr	r3, [pc, #24]	; (8001928 <MX_SPI1_Init+0x64>)
 8001910:	220a      	movs	r2, #10
 8001912:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(& hspi1) != HAL_OK)
 8001914:	4804      	ldr	r0, [pc, #16]	; (8001928 <MX_SPI1_Init+0x64>)
 8001916:	f001 fc01 	bl	800311c <HAL_SPI_Init>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001920:	f000 f8ba 	bl	8001a98 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001924:	bf00      	nop
 8001926:	bd80      	pop	{r7, pc}
 8001928:	20004730 	.word	0x20004730
 800192c:	40013000 	.word	0x40013000

08001930 <MX_USART6_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart6.Instance = USART6;
 8001934:	4b11      	ldr	r3, [pc, #68]	; (800197c <MX_USART6_UART_Init+0x4c>)
 8001936:	4a12      	ldr	r2, [pc, #72]	; (8001980 <MX_USART6_UART_Init+0x50>)
 8001938:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 800193a:	4b10      	ldr	r3, [pc, #64]	; (800197c <MX_USART6_UART_Init+0x4c>)
 800193c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001940:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001942:	4b0e      	ldr	r3, [pc, #56]	; (800197c <MX_USART6_UART_Init+0x4c>)
 8001944:	2200      	movs	r2, #0
 8001946:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001948:	4b0c      	ldr	r3, [pc, #48]	; (800197c <MX_USART6_UART_Init+0x4c>)
 800194a:	2200      	movs	r2, #0
 800194c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800194e:	4b0b      	ldr	r3, [pc, #44]	; (800197c <MX_USART6_UART_Init+0x4c>)
 8001950:	2200      	movs	r2, #0
 8001952:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001954:	4b09      	ldr	r3, [pc, #36]	; (800197c <MX_USART6_UART_Init+0x4c>)
 8001956:	220c      	movs	r2, #12
 8001958:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800195a:	4b08      	ldr	r3, [pc, #32]	; (800197c <MX_USART6_UART_Init+0x4c>)
 800195c:	2200      	movs	r2, #0
 800195e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001960:	4b06      	ldr	r3, [pc, #24]	; (800197c <MX_USART6_UART_Init+0x4c>)
 8001962:	2200      	movs	r2, #0
 8001964:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001966:	4805      	ldr	r0, [pc, #20]	; (800197c <MX_USART6_UART_Init+0x4c>)
 8001968:	f002 fac6 	bl	8003ef8 <HAL_UART_Init>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d001      	beq.n	8001976 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001972:	f000 f891 	bl	8001a98 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001976:	bf00      	nop
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	2000449c 	.word	0x2000449c
 8001980:	40011400 	.word	0x40011400

08001984 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b08a      	sub	sp, #40	; 0x28
 8001988:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800198a:	f107 0314 	add.w	r3, r7, #20
 800198e:	2200      	movs	r2, #0
 8001990:	601a      	str	r2, [r3, #0]
 8001992:	605a      	str	r2, [r3, #4]
 8001994:	609a      	str	r2, [r3, #8]
 8001996:	60da      	str	r2, [r3, #12]
 8001998:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800199a:	2300      	movs	r3, #0
 800199c:	613b      	str	r3, [r7, #16]
 800199e:	4b32      	ldr	r3, [pc, #200]	; (8001a68 <MX_GPIO_Init+0xe4>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a2:	4a31      	ldr	r2, [pc, #196]	; (8001a68 <MX_GPIO_Init+0xe4>)
 80019a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80019a8:	6313      	str	r3, [r2, #48]	; 0x30
 80019aa:	4b2f      	ldr	r3, [pc, #188]	; (8001a68 <MX_GPIO_Init+0xe4>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019b2:	613b      	str	r3, [r7, #16]
 80019b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019b6:	2300      	movs	r3, #0
 80019b8:	60fb      	str	r3, [r7, #12]
 80019ba:	4b2b      	ldr	r3, [pc, #172]	; (8001a68 <MX_GPIO_Init+0xe4>)
 80019bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019be:	4a2a      	ldr	r2, [pc, #168]	; (8001a68 <MX_GPIO_Init+0xe4>)
 80019c0:	f043 0301 	orr.w	r3, r3, #1
 80019c4:	6313      	str	r3, [r2, #48]	; 0x30
 80019c6:	4b28      	ldr	r3, [pc, #160]	; (8001a68 <MX_GPIO_Init+0xe4>)
 80019c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ca:	f003 0301 	and.w	r3, r3, #1
 80019ce:	60fb      	str	r3, [r7, #12]
 80019d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019d2:	2300      	movs	r3, #0
 80019d4:	60bb      	str	r3, [r7, #8]
 80019d6:	4b24      	ldr	r3, [pc, #144]	; (8001a68 <MX_GPIO_Init+0xe4>)
 80019d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019da:	4a23      	ldr	r2, [pc, #140]	; (8001a68 <MX_GPIO_Init+0xe4>)
 80019dc:	f043 0308 	orr.w	r3, r3, #8
 80019e0:	6313      	str	r3, [r2, #48]	; 0x30
 80019e2:	4b21      	ldr	r3, [pc, #132]	; (8001a68 <MX_GPIO_Init+0xe4>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e6:	f003 0308 	and.w	r3, r3, #8
 80019ea:	60bb      	str	r3, [r7, #8]
 80019ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019ee:	2300      	movs	r3, #0
 80019f0:	607b      	str	r3, [r7, #4]
 80019f2:	4b1d      	ldr	r3, [pc, #116]	; (8001a68 <MX_GPIO_Init+0xe4>)
 80019f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f6:	4a1c      	ldr	r2, [pc, #112]	; (8001a68 <MX_GPIO_Init+0xe4>)
 80019f8:	f043 0304 	orr.w	r3, r3, #4
 80019fc:	6313      	str	r3, [r2, #48]	; 0x30
 80019fe:	4b1a      	ldr	r3, [pc, #104]	; (8001a68 <MX_GPIO_Init+0xe4>)
 8001a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a02:	f003 0304 	and.w	r3, r3, #4
 8001a06:	607b      	str	r3, [r7, #4]
 8001a08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a10:	4816      	ldr	r0, [pc, #88]	; (8001a6c <MX_GPIO_Init+0xe8>)
 8001a12:	f000 fef3 	bl	80027fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001a16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001a1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a20:	2300      	movs	r3, #0
 8001a22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a24:	2300      	movs	r3, #0
 8001a26:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a28:	f107 0314 	add.w	r3, r7, #20
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	480f      	ldr	r0, [pc, #60]	; (8001a6c <MX_GPIO_Init+0xe8>)
 8001a30:	f000 fd4a 	bl	80024c8 <HAL_GPIO_Init>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 8001a34:	2200      	movs	r2, #0
 8001a36:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a3a:	480d      	ldr	r0, [pc, #52]	; (8001a70 <MX_GPIO_Init+0xec>)
 8001a3c:	f000 fede 	bl	80027fc <HAL_GPIO_WritePin>
  /*Configure GPIO pin : PD12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001a40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a46:	2301      	movs	r3, #1
 8001a48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a52:	f107 0314 	add.w	r3, r7, #20
 8001a56:	4619      	mov	r1, r3
 8001a58:	4804      	ldr	r0, [pc, #16]	; (8001a6c <MX_GPIO_Init+0xe8>)
 8001a5a:	f000 fd35 	bl	80024c8 <HAL_GPIO_Init>

}
 8001a5e:	bf00      	nop
 8001a60:	3728      	adds	r7, #40	; 0x28
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	40023800 	.word	0x40023800
 8001a6c:	40020000 	.word	0x40020000
 8001a70:	40020c00 	.word	0x40020c00

08001a74 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b082      	sub	sp, #8
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a04      	ldr	r2, [pc, #16]	; (8001a94 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d101      	bne.n	8001a8a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001a86:	f000 fb8b 	bl	80021a0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001a8a:	bf00      	nop
 8001a8c:	3708      	adds	r7, #8
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	bf00      	nop
 8001a94:	40010000 	.word	0x40010000

08001a98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a9c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a9e:	e7fe      	b.n	8001a9e <Error_Handler+0x6>

08001aa0 <__io_putchar>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
PUTCHAR_PROTOTYPE
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART */
//  USART_SendData(EVAL_COM1, (uint8_t) ch);
	HAL_UART_Transmit(&huart6, (uint8_t *)&ch, 1, 0xFFFF);
 8001aa8:	1d39      	adds	r1, r7, #4
 8001aaa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001aae:	2201      	movs	r2, #1
 8001ab0:	4803      	ldr	r0, [pc, #12]	; (8001ac0 <__io_putchar+0x20>)
 8001ab2:	f002 fa6e 	bl	8003f92 <HAL_UART_Transmit>

  /* Loop until the end of transmission */
//  while (USART_GetFlagStatus(EVAL_COM1, USART_FLAG_TC) == RESET)
//  {}

  return ch;
 8001ab6:	687b      	ldr	r3, [r7, #4]
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	3708      	adds	r7, #8
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	2000449c 	.word	0x2000449c

08001ac4 <SD_CREATE_FILE>:

extern char SDbuffer[200];

uint16_t lines = 0;
uint8_t  SD_CREATE_FILE(char *filename)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
	fresult = f_mount(&fs, "", 1);
 8001acc:	2201      	movs	r2, #1
 8001ace:	490e      	ldr	r1, [pc, #56]	; (8001b08 <SD_CREATE_FILE+0x44>)
 8001ad0:	480e      	ldr	r0, [pc, #56]	; (8001b0c <SD_CREATE_FILE+0x48>)
 8001ad2:	f004 fe25 	bl	8006720 <f_mount>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	461a      	mov	r2, r3
 8001ada:	4b0d      	ldr	r3, [pc, #52]	; (8001b10 <SD_CREATE_FILE+0x4c>)
 8001adc:	701a      	strb	r2, [r3, #0]
	fresult = f_open(&fil,filename, FA_CREATE_ALWAYS|FA_WRITE);
 8001ade:	220a      	movs	r2, #10
 8001ae0:	6879      	ldr	r1, [r7, #4]
 8001ae2:	480c      	ldr	r0, [pc, #48]	; (8001b14 <SD_CREATE_FILE+0x50>)
 8001ae4:	f004 fe80 	bl	80067e8 <f_open>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	461a      	mov	r2, r3
 8001aec:	4b08      	ldr	r3, [pc, #32]	; (8001b10 <SD_CREATE_FILE+0x4c>)
 8001aee:	701a      	strb	r2, [r3, #0]
	fresult = f_close(&fil);
 8001af0:	4808      	ldr	r0, [pc, #32]	; (8001b14 <SD_CREATE_FILE+0x50>)
 8001af2:	f005 fbd9 	bl	80072a8 <f_close>
 8001af6:	4603      	mov	r3, r0
 8001af8:	461a      	mov	r2, r3
 8001afa:	4b05      	ldr	r3, [pc, #20]	; (8001b10 <SD_CREATE_FILE+0x4c>)
 8001afc:	701a      	strb	r2, [r3, #0]
}
 8001afe:	bf00      	nop
 8001b00:	4618      	mov	r0, r3
 8001b02:	3708      	adds	r7, #8
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	0800b444 	.word	0x0800b444
 8001b0c:	200044f8 	.word	0x200044f8
 8001b10:	2000472c 	.word	0x2000472c
 8001b14:	20004788 	.word	0x20004788

08001b18 <SD_READ_LINE>:
/*-----------------------------------------------------------------------------------------*/
uint8_t  SD_READ_LINE(char *filename)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
	memset(SDbuffer,0, sizeof(SDbuffer));
 8001b20:	22c8      	movs	r2, #200	; 0xc8
 8001b22:	2100      	movs	r1, #0
 8001b24:	4812      	ldr	r0, [pc, #72]	; (8001b70 <SD_READ_LINE+0x58>)
 8001b26:	f008 f940 	bl	8009daa <memset>
	fresult = f_mount(&fs, "", 1);
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	4911      	ldr	r1, [pc, #68]	; (8001b74 <SD_READ_LINE+0x5c>)
 8001b2e:	4812      	ldr	r0, [pc, #72]	; (8001b78 <SD_READ_LINE+0x60>)
 8001b30:	f004 fdf6 	bl	8006720 <f_mount>
 8001b34:	4603      	mov	r3, r0
 8001b36:	461a      	mov	r2, r3
 8001b38:	4b10      	ldr	r3, [pc, #64]	; (8001b7c <SD_READ_LINE+0x64>)
 8001b3a:	701a      	strb	r2, [r3, #0]
	fresult = f_open(&fil,filename, FA_READ|FA_WRITE);
 8001b3c:	2203      	movs	r2, #3
 8001b3e:	6879      	ldr	r1, [r7, #4]
 8001b40:	480f      	ldr	r0, [pc, #60]	; (8001b80 <SD_READ_LINE+0x68>)
 8001b42:	f004 fe51 	bl	80067e8 <f_open>
 8001b46:	4603      	mov	r3, r0
 8001b48:	461a      	mov	r2, r3
 8001b4a:	4b0c      	ldr	r3, [pc, #48]	; (8001b7c <SD_READ_LINE+0x64>)
 8001b4c:	701a      	strb	r2, [r3, #0]
	f_gets(SDbuffer,sizeof(SDbuffer), &fil);
 8001b4e:	4a0c      	ldr	r2, [pc, #48]	; (8001b80 <SD_READ_LINE+0x68>)
 8001b50:	21c8      	movs	r1, #200	; 0xc8
 8001b52:	4807      	ldr	r0, [pc, #28]	; (8001b70 <SD_READ_LINE+0x58>)
 8001b54:	f005 fbd7 	bl	8007306 <f_gets>
	fresult = f_close(&fil);
 8001b58:	4809      	ldr	r0, [pc, #36]	; (8001b80 <SD_READ_LINE+0x68>)
 8001b5a:	f005 fba5 	bl	80072a8 <f_close>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	461a      	mov	r2, r3
 8001b62:	4b06      	ldr	r3, [pc, #24]	; (8001b7c <SD_READ_LINE+0x64>)
 8001b64:	701a      	strb	r2, [r3, #0]
}
 8001b66:	bf00      	nop
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3708      	adds	r7, #8
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	200043d4 	.word	0x200043d4
 8001b74:	0800b444 	.word	0x0800b444
 8001b78:	200044f8 	.word	0x200044f8
 8001b7c:	2000472c 	.word	0x2000472c
 8001b80:	20004788 	.word	0x20004788

08001b84 <SD_READ_ALL>:
/*-----------------------------------------------------------------------------------------*/
uint8_t  SD_READ_ALL(char *filename)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b084      	sub	sp, #16
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
	uint16_t lines = 0;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	81fb      	strh	r3, [r7, #14]
	memset(SDbuffer,0, sizeof(SDbuffer));
 8001b90:	22c8      	movs	r2, #200	; 0xc8
 8001b92:	2100      	movs	r1, #0
 8001b94:	481f      	ldr	r0, [pc, #124]	; (8001c14 <SD_READ_ALL+0x90>)
 8001b96:	f008 f908 	bl	8009daa <memset>
	fresult = f_mount(&fs, "", 1);
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	491e      	ldr	r1, [pc, #120]	; (8001c18 <SD_READ_ALL+0x94>)
 8001b9e:	481f      	ldr	r0, [pc, #124]	; (8001c1c <SD_READ_ALL+0x98>)
 8001ba0:	f004 fdbe 	bl	8006720 <f_mount>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	461a      	mov	r2, r3
 8001ba8:	4b1d      	ldr	r3, [pc, #116]	; (8001c20 <SD_READ_ALL+0x9c>)
 8001baa:	701a      	strb	r2, [r3, #0]
	fresult = f_open(&fil,filename, FA_READ|FA_WRITE);
 8001bac:	2203      	movs	r2, #3
 8001bae:	6879      	ldr	r1, [r7, #4]
 8001bb0:	481c      	ldr	r0, [pc, #112]	; (8001c24 <SD_READ_ALL+0xa0>)
 8001bb2:	f004 fe19 	bl	80067e8 <f_open>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	461a      	mov	r2, r3
 8001bba:	4b19      	ldr	r3, [pc, #100]	; (8001c20 <SD_READ_ALL+0x9c>)
 8001bbc:	701a      	strb	r2, [r3, #0]
	for (lines = 0; (f_eof(&fil) == 0); lines++)
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	81fb      	strh	r3, [r7, #14]
 8001bc2:	e010      	b.n	8001be6 <SD_READ_ALL+0x62>
	{
	   memset(SDbuffer,0, sizeof(SDbuffer));
 8001bc4:	22c8      	movs	r2, #200	; 0xc8
 8001bc6:	2100      	movs	r1, #0
 8001bc8:	4812      	ldr	r0, [pc, #72]	; (8001c14 <SD_READ_ALL+0x90>)
 8001bca:	f008 f8ee 	bl	8009daa <memset>
	   f_gets((char*)SDbuffer, sizeof(SDbuffer), &fil);
 8001bce:	4a15      	ldr	r2, [pc, #84]	; (8001c24 <SD_READ_ALL+0xa0>)
 8001bd0:	21c8      	movs	r1, #200	; 0xc8
 8001bd2:	4810      	ldr	r0, [pc, #64]	; (8001c14 <SD_READ_ALL+0x90>)
 8001bd4:	f005 fb97 	bl	8007306 <f_gets>
	   printf("%s\r",SDbuffer);
 8001bd8:	490e      	ldr	r1, [pc, #56]	; (8001c14 <SD_READ_ALL+0x90>)
 8001bda:	4813      	ldr	r0, [pc, #76]	; (8001c28 <SD_READ_ALL+0xa4>)
 8001bdc:	f008 f956 	bl	8009e8c <iprintf>
	for (lines = 0; (f_eof(&fil) == 0); lines++)
 8001be0:	89fb      	ldrh	r3, [r7, #14]
 8001be2:	3301      	adds	r3, #1
 8001be4:	81fb      	strh	r3, [r7, #14]
 8001be6:	4b0f      	ldr	r3, [pc, #60]	; (8001c24 <SD_READ_ALL+0xa0>)
 8001be8:	699a      	ldr	r2, [r3, #24]
 8001bea:	4b0e      	ldr	r3, [pc, #56]	; (8001c24 <SD_READ_ALL+0xa0>)
 8001bec:	68db      	ldr	r3, [r3, #12]
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	d1e8      	bne.n	8001bc4 <SD_READ_ALL+0x40>
	}
	printf("%d lines in file\r\n", lines);
 8001bf2:	89fb      	ldrh	r3, [r7, #14]
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	480d      	ldr	r0, [pc, #52]	; (8001c2c <SD_READ_ALL+0xa8>)
 8001bf8:	f008 f948 	bl	8009e8c <iprintf>
	fresult = f_close(&fil);
 8001bfc:	4809      	ldr	r0, [pc, #36]	; (8001c24 <SD_READ_ALL+0xa0>)
 8001bfe:	f005 fb53 	bl	80072a8 <f_close>
 8001c02:	4603      	mov	r3, r0
 8001c04:	461a      	mov	r2, r3
 8001c06:	4b06      	ldr	r3, [pc, #24]	; (8001c20 <SD_READ_ALL+0x9c>)
 8001c08:	701a      	strb	r2, [r3, #0]
}
 8001c0a:	bf00      	nop
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	3710      	adds	r7, #16
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	200043d4 	.word	0x200043d4
 8001c18:	0800b444 	.word	0x0800b444
 8001c1c:	200044f8 	.word	0x200044f8
 8001c20:	2000472c 	.word	0x2000472c
 8001c24:	20004788 	.word	0x20004788
 8001c28:	0800b448 	.word	0x0800b448
 8001c2c:	0800b44c 	.word	0x0800b44c

08001c30 <SD_LOAD_ALL>:
/*-----------------------------------------------------------------------------------------*/
uint8_t  SD_LOAD_ALL(char *filename)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
//	           (ptr)->channeltitle,(ptr)->valueType);
//	}
//	printf("\r\n%d lines in file\r\n", lines);
//	printf("\r\n----------------DEVICES VALUE WERE ADDED TO DYNAMIC ARRAY--------------------------------");
//	fresult = f_close(&fil);
}
 8001c38:	bf00      	nop
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	370c      	adds	r7, #12
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr
	...

08001c48 <SD_WRITE_LINE>:
/*-----------------------------------------------------------------------------------------*/
uint8_t  SD_WRITE_LINE(char *filename, const TCHAR* data)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
 8001c50:	6039      	str	r1, [r7, #0]
	f_mount(&fs,"/", 1);
 8001c52:	2201      	movs	r2, #1
 8001c54:	490a      	ldr	r1, [pc, #40]	; (8001c80 <SD_WRITE_LINE+0x38>)
 8001c56:	480b      	ldr	r0, [pc, #44]	; (8001c84 <SD_WRITE_LINE+0x3c>)
 8001c58:	f004 fd62 	bl	8006720 <f_mount>
	f_open(&fil,filename, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 8001c5c:	2213      	movs	r2, #19
 8001c5e:	6879      	ldr	r1, [r7, #4]
 8001c60:	4809      	ldr	r0, [pc, #36]	; (8001c88 <SD_WRITE_LINE+0x40>)
 8001c62:	f004 fdc1 	bl	80067e8 <f_open>
	f_puts(data, &fil);
 8001c66:	4908      	ldr	r1, [pc, #32]	; (8001c88 <SD_WRITE_LINE+0x40>)
 8001c68:	6838      	ldr	r0, [r7, #0]
 8001c6a:	f005 fbf6 	bl	800745a <f_puts>
	f_close(&fil);
 8001c6e:	4806      	ldr	r0, [pc, #24]	; (8001c88 <SD_WRITE_LINE+0x40>)
 8001c70:	f005 fb1a 	bl	80072a8 <f_close>
}
 8001c74:	bf00      	nop
 8001c76:	4618      	mov	r0, r3
 8001c78:	3708      	adds	r7, #8
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	0800b460 	.word	0x0800b460
 8001c84:	200044f8 	.word	0x200044f8
 8001c88:	20004788 	.word	0x20004788

08001c8c <SD_Json>:
	total = (uint32_t)((pfs->n_fatent - 2) * pfs->csize * 0.5);
	free_space = (uint32_t)(fre_clust * pfs->csize * 0.5);
	return free_space;
}
uint8_t SD_Json(char buffer[200],uint8_t port,uint8_t deviceID,uint8_t func,uint16_t deviceChannel,char *deviceType,char *deviceTitle,char *deviceName,char *valueType, uint8_t devicestatus)
{
 8001c8c:	b590      	push	{r4, r7, lr}
 8001c8e:	b08b      	sub	sp, #44	; 0x2c
 8001c90:	af08      	add	r7, sp, #32
 8001c92:	6078      	str	r0, [r7, #4]
 8001c94:	4608      	mov	r0, r1
 8001c96:	4611      	mov	r1, r2
 8001c98:	461a      	mov	r2, r3
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	70fb      	strb	r3, [r7, #3]
 8001c9e:	460b      	mov	r3, r1
 8001ca0:	70bb      	strb	r3, [r7, #2]
 8001ca2:	4613      	mov	r3, r2
 8001ca4:	707b      	strb	r3, [r7, #1]
    memset(buffer,0,200);
 8001ca6:	22c8      	movs	r2, #200	; 0xc8
 8001ca8:	2100      	movs	r1, #0
 8001caa:	6878      	ldr	r0, [r7, #4]
 8001cac:	f008 f87d 	bl	8009daa <memset>
    sprintf(buffer,"{\"PORT\":%d,\"ID\":%d,\"FC\":%d,\"CHANNEL\":%d,\"DEVICETYPE\":\"%s\",\"DEVICENAME\":\"%s\",\"CHANNELTITLE\":\"%s\",\"VALUETYPE\":\"%s\",\"DEVICESTATUS\":%d}\n",port,deviceID,func,deviceChannel,deviceType,deviceName,deviceTitle,valueType,devicestatus);
 8001cb0:	78f8      	ldrb	r0, [r7, #3]
 8001cb2:	78bc      	ldrb	r4, [r7, #2]
 8001cb4:	787b      	ldrb	r3, [r7, #1]
 8001cb6:	8b3a      	ldrh	r2, [r7, #24]
 8001cb8:	f897 102c 	ldrb.w	r1, [r7, #44]	; 0x2c
 8001cbc:	9106      	str	r1, [sp, #24]
 8001cbe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001cc0:	9105      	str	r1, [sp, #20]
 8001cc2:	6a39      	ldr	r1, [r7, #32]
 8001cc4:	9104      	str	r1, [sp, #16]
 8001cc6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001cc8:	9103      	str	r1, [sp, #12]
 8001cca:	69f9      	ldr	r1, [r7, #28]
 8001ccc:	9102      	str	r1, [sp, #8]
 8001cce:	9201      	str	r2, [sp, #4]
 8001cd0:	9300      	str	r3, [sp, #0]
 8001cd2:	4623      	mov	r3, r4
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	4904      	ldr	r1, [pc, #16]	; (8001ce8 <SD_Json+0x5c>)
 8001cd8:	6878      	ldr	r0, [r7, #4]
 8001cda:	f008 f963 	bl	8009fa4 <siprintf>
}
 8001cde:	bf00      	nop
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	370c      	adds	r7, #12
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd90      	pop	{r4, r7, pc}
 8001ce8:	0800b464 	.word	0x0800b464

08001cec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b082      	sub	sp, #8
 8001cf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	607b      	str	r3, [r7, #4]
 8001cf6:	4b12      	ldr	r3, [pc, #72]	; (8001d40 <HAL_MspInit+0x54>)
 8001cf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cfa:	4a11      	ldr	r2, [pc, #68]	; (8001d40 <HAL_MspInit+0x54>)
 8001cfc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d00:	6453      	str	r3, [r2, #68]	; 0x44
 8001d02:	4b0f      	ldr	r3, [pc, #60]	; (8001d40 <HAL_MspInit+0x54>)
 8001d04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d0a:	607b      	str	r3, [r7, #4]
 8001d0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d0e:	2300      	movs	r3, #0
 8001d10:	603b      	str	r3, [r7, #0]
 8001d12:	4b0b      	ldr	r3, [pc, #44]	; (8001d40 <HAL_MspInit+0x54>)
 8001d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d16:	4a0a      	ldr	r2, [pc, #40]	; (8001d40 <HAL_MspInit+0x54>)
 8001d18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d1c:	6413      	str	r3, [r2, #64]	; 0x40
 8001d1e:	4b08      	ldr	r3, [pc, #32]	; (8001d40 <HAL_MspInit+0x54>)
 8001d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d26:	603b      	str	r3, [r7, #0]
 8001d28:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	210f      	movs	r1, #15
 8001d2e:	f06f 0001 	mvn.w	r0, #1
 8001d32:	f000 fb0d 	bl	8002350 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d36:	bf00      	nop
 8001d38:	3708      	adds	r7, #8
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	40023800 	.word	0x40023800

08001d44 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b08a      	sub	sp, #40	; 0x28
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d4c:	f107 0314 	add.w	r3, r7, #20
 8001d50:	2200      	movs	r2, #0
 8001d52:	601a      	str	r2, [r3, #0]
 8001d54:	605a      	str	r2, [r3, #4]
 8001d56:	609a      	str	r2, [r3, #8]
 8001d58:	60da      	str	r2, [r3, #12]
 8001d5a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a19      	ldr	r2, [pc, #100]	; (8001dc8 <HAL_SPI_MspInit+0x84>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d12b      	bne.n	8001dbe <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d66:	2300      	movs	r3, #0
 8001d68:	613b      	str	r3, [r7, #16]
 8001d6a:	4b18      	ldr	r3, [pc, #96]	; (8001dcc <HAL_SPI_MspInit+0x88>)
 8001d6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d6e:	4a17      	ldr	r2, [pc, #92]	; (8001dcc <HAL_SPI_MspInit+0x88>)
 8001d70:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001d74:	6453      	str	r3, [r2, #68]	; 0x44
 8001d76:	4b15      	ldr	r3, [pc, #84]	; (8001dcc <HAL_SPI_MspInit+0x88>)
 8001d78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d7a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d7e:	613b      	str	r3, [r7, #16]
 8001d80:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d82:	2300      	movs	r3, #0
 8001d84:	60fb      	str	r3, [r7, #12]
 8001d86:	4b11      	ldr	r3, [pc, #68]	; (8001dcc <HAL_SPI_MspInit+0x88>)
 8001d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8a:	4a10      	ldr	r2, [pc, #64]	; (8001dcc <HAL_SPI_MspInit+0x88>)
 8001d8c:	f043 0301 	orr.w	r3, r3, #1
 8001d90:	6313      	str	r3, [r2, #48]	; 0x30
 8001d92:	4b0e      	ldr	r3, [pc, #56]	; (8001dcc <HAL_SPI_MspInit+0x88>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d96:	f003 0301 	and.w	r3, r3, #1
 8001d9a:	60fb      	str	r3, [r7, #12]
 8001d9c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001d9e:	23e0      	movs	r3, #224	; 0xe0
 8001da0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001da2:	2302      	movs	r3, #2
 8001da4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da6:	2300      	movs	r3, #0
 8001da8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001daa:	2303      	movs	r3, #3
 8001dac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001dae:	2305      	movs	r3, #5
 8001db0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001db2:	f107 0314 	add.w	r3, r7, #20
 8001db6:	4619      	mov	r1, r3
 8001db8:	4805      	ldr	r0, [pc, #20]	; (8001dd0 <HAL_SPI_MspInit+0x8c>)
 8001dba:	f000 fb85 	bl	80024c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001dbe:	bf00      	nop
 8001dc0:	3728      	adds	r7, #40	; 0x28
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	40013000 	.word	0x40013000
 8001dcc:	40023800 	.word	0x40023800
 8001dd0:	40020000 	.word	0x40020000

08001dd4 <HAL_UART_MspInit>:
  /* USER CODE END SPI1_MspDeInit 1 */
  }

}
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b08a      	sub	sp, #40	; 0x28
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ddc:	f107 0314 	add.w	r3, r7, #20
 8001de0:	2200      	movs	r2, #0
 8001de2:	601a      	str	r2, [r3, #0]
 8001de4:	605a      	str	r2, [r3, #4]
 8001de6:	609a      	str	r2, [r3, #8]
 8001de8:	60da      	str	r2, [r3, #12]
 8001dea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a1d      	ldr	r2, [pc, #116]	; (8001e68 <HAL_UART_MspInit+0x94>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d133      	bne.n	8001e5e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8001df6:	2300      	movs	r3, #0
 8001df8:	613b      	str	r3, [r7, #16]
 8001dfa:	4b1c      	ldr	r3, [pc, #112]	; (8001e6c <HAL_UART_MspInit+0x98>)
 8001dfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dfe:	4a1b      	ldr	r2, [pc, #108]	; (8001e6c <HAL_UART_MspInit+0x98>)
 8001e00:	f043 0320 	orr.w	r3, r3, #32
 8001e04:	6453      	str	r3, [r2, #68]	; 0x44
 8001e06:	4b19      	ldr	r3, [pc, #100]	; (8001e6c <HAL_UART_MspInit+0x98>)
 8001e08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e0a:	f003 0320 	and.w	r3, r3, #32
 8001e0e:	613b      	str	r3, [r7, #16]
 8001e10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e12:	2300      	movs	r3, #0
 8001e14:	60fb      	str	r3, [r7, #12]
 8001e16:	4b15      	ldr	r3, [pc, #84]	; (8001e6c <HAL_UART_MspInit+0x98>)
 8001e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e1a:	4a14      	ldr	r2, [pc, #80]	; (8001e6c <HAL_UART_MspInit+0x98>)
 8001e1c:	f043 0304 	orr.w	r3, r3, #4
 8001e20:	6313      	str	r3, [r2, #48]	; 0x30
 8001e22:	4b12      	ldr	r3, [pc, #72]	; (8001e6c <HAL_UART_MspInit+0x98>)
 8001e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e26:	f003 0304 	and.w	r3, r3, #4
 8001e2a:	60fb      	str	r3, [r7, #12]
 8001e2c:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e2e:	23c0      	movs	r3, #192	; 0xc0
 8001e30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e32:	2302      	movs	r3, #2
 8001e34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e36:	2300      	movs	r3, #0
 8001e38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e3a:	2303      	movs	r3, #3
 8001e3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001e3e:	2308      	movs	r3, #8
 8001e40:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e42:	f107 0314 	add.w	r3, r7, #20
 8001e46:	4619      	mov	r1, r3
 8001e48:	4809      	ldr	r0, [pc, #36]	; (8001e70 <HAL_UART_MspInit+0x9c>)
 8001e4a:	f000 fb3d 	bl	80024c8 <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8001e4e:	2200      	movs	r2, #0
 8001e50:	2100      	movs	r1, #0
 8001e52:	2047      	movs	r0, #71	; 0x47
 8001e54:	f000 fa7c 	bl	8002350 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001e58:	2047      	movs	r0, #71	; 0x47
 8001e5a:	f000 fa95 	bl	8002388 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001e5e:	bf00      	nop
 8001e60:	3728      	adds	r7, #40	; 0x28
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	40011400 	.word	0x40011400
 8001e6c:	40023800 	.word	0x40023800
 8001e70:	40020800 	.word	0x40020800

08001e74 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b08c      	sub	sp, #48	; 0x30
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001e80:	2300      	movs	r3, #0
 8001e82:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8001e84:	2200      	movs	r2, #0
 8001e86:	6879      	ldr	r1, [r7, #4]
 8001e88:	2019      	movs	r0, #25
 8001e8a:	f000 fa61 	bl	8002350 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001e8e:	2019      	movs	r0, #25
 8001e90:	f000 fa7a 	bl	8002388 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001e94:	2300      	movs	r3, #0
 8001e96:	60fb      	str	r3, [r7, #12]
 8001e98:	4b1f      	ldr	r3, [pc, #124]	; (8001f18 <HAL_InitTick+0xa4>)
 8001e9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e9c:	4a1e      	ldr	r2, [pc, #120]	; (8001f18 <HAL_InitTick+0xa4>)
 8001e9e:	f043 0301 	orr.w	r3, r3, #1
 8001ea2:	6453      	str	r3, [r2, #68]	; 0x44
 8001ea4:	4b1c      	ldr	r3, [pc, #112]	; (8001f18 <HAL_InitTick+0xa4>)
 8001ea6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ea8:	f003 0301 	and.w	r3, r3, #1
 8001eac:	60fb      	str	r3, [r7, #12]
 8001eae:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001eb0:	f107 0210 	add.w	r2, r7, #16
 8001eb4:	f107 0314 	add.w	r3, r7, #20
 8001eb8:	4611      	mov	r1, r2
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f001 f8fc 	bl	80030b8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001ec0:	f001 f8e6 	bl	8003090 <HAL_RCC_GetPCLK2Freq>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	005b      	lsls	r3, r3, #1
 8001ec8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001eca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ecc:	4a13      	ldr	r2, [pc, #76]	; (8001f1c <HAL_InitTick+0xa8>)
 8001ece:	fba2 2303 	umull	r2, r3, r2, r3
 8001ed2:	0c9b      	lsrs	r3, r3, #18
 8001ed4:	3b01      	subs	r3, #1
 8001ed6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001ed8:	4b11      	ldr	r3, [pc, #68]	; (8001f20 <HAL_InitTick+0xac>)
 8001eda:	4a12      	ldr	r2, [pc, #72]	; (8001f24 <HAL_InitTick+0xb0>)
 8001edc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001ede:	4b10      	ldr	r3, [pc, #64]	; (8001f20 <HAL_InitTick+0xac>)
 8001ee0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001ee4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001ee6:	4a0e      	ldr	r2, [pc, #56]	; (8001f20 <HAL_InitTick+0xac>)
 8001ee8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001eea:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001eec:	4b0c      	ldr	r3, [pc, #48]	; (8001f20 <HAL_InitTick+0xac>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ef2:	4b0b      	ldr	r3, [pc, #44]	; (8001f20 <HAL_InitTick+0xac>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001ef8:	4809      	ldr	r0, [pc, #36]	; (8001f20 <HAL_InitTick+0xac>)
 8001efa:	f001 fd4f 	bl	800399c <HAL_TIM_Base_Init>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d104      	bne.n	8001f0e <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001f04:	4806      	ldr	r0, [pc, #24]	; (8001f20 <HAL_InitTick+0xac>)
 8001f06:	f001 fda3 	bl	8003a50 <HAL_TIM_Base_Start_IT>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	e000      	b.n	8001f10 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	3730      	adds	r7, #48	; 0x30
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	40023800 	.word	0x40023800
 8001f1c:	431bde83 	.word	0x431bde83
 8001f20:	200049b8 	.word	0x200049b8
 8001f24:	40010000 	.word	0x40010000

08001f28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f2c:	e7fe      	b.n	8001f2c <NMI_Handler+0x4>

08001f2e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f2e:	b480      	push	{r7}
 8001f30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f32:	e7fe      	b.n	8001f32 <HardFault_Handler+0x4>

08001f34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f38:	e7fe      	b.n	8001f38 <MemManage_Handler+0x4>

08001f3a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f3a:	b480      	push	{r7}
 8001f3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f3e:	e7fe      	b.n	8001f3e <BusFault_Handler+0x4>

08001f40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f44:	e7fe      	b.n	8001f44 <UsageFault_Handler+0x4>

08001f46 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f46:	b480      	push	{r7}
 8001f48:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f4a:	bf00      	nop
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f52:	4770      	bx	lr

08001f54 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001f58:	4802      	ldr	r0, [pc, #8]	; (8001f64 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001f5a:	f001 fde9 	bl	8003b30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001f5e:	bf00      	nop
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	200049b8 	.word	0x200049b8

08001f68 <USART6_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
	UARTIntHandler();
 8001f6e:	f7fe fb71 	bl	8000654 <UARTIntHandler>
	/* USER CODE END USART1_IRQn 0 */
	HAL_UART_IRQHandler(&huart6);
 8001f72:	4809      	ldr	r0, [pc, #36]	; (8001f98 <USART6_IRQHandler+0x30>)
 8001f74:	f002 f8a0 	bl	80040b8 <HAL_UART_IRQHandler>
	/* USER CODE BEGIN USART1_IRQn 1 */
	__HAL_UART_CLEAR_PEFLAG(&huart6);
 8001f78:	2300      	movs	r3, #0
 8001f7a:	607b      	str	r3, [r7, #4]
 8001f7c:	4b06      	ldr	r3, [pc, #24]	; (8001f98 <USART6_IRQHandler+0x30>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	607b      	str	r3, [r7, #4]
 8001f84:	4b04      	ldr	r3, [pc, #16]	; (8001f98 <USART6_IRQHandler+0x30>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	607b      	str	r3, [r7, #4]
 8001f8c:	687b      	ldr	r3, [r7, #4]
	/* USER CODE END USART1_IRQn 1 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001f8e:	bf00      	nop
 8001f90:	3708      	adds	r7, #8
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	2000449c 	.word	0x2000449c

08001f9c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b086      	sub	sp, #24
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	60f8      	str	r0, [r7, #12]
 8001fa4:	60b9      	str	r1, [r7, #8]
 8001fa6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fa8:	2300      	movs	r3, #0
 8001faa:	617b      	str	r3, [r7, #20]
 8001fac:	e00a      	b.n	8001fc4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001fae:	f3af 8000 	nop.w
 8001fb2:	4601      	mov	r1, r0
 8001fb4:	68bb      	ldr	r3, [r7, #8]
 8001fb6:	1c5a      	adds	r2, r3, #1
 8001fb8:	60ba      	str	r2, [r7, #8]
 8001fba:	b2ca      	uxtb	r2, r1
 8001fbc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	3301      	adds	r3, #1
 8001fc2:	617b      	str	r3, [r7, #20]
 8001fc4:	697a      	ldr	r2, [r7, #20]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	dbf0      	blt.n	8001fae <_read+0x12>
	}

return len;
 8001fcc:	687b      	ldr	r3, [r7, #4]
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3718      	adds	r7, #24
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}

08001fd6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001fd6:	b580      	push	{r7, lr}
 8001fd8:	b086      	sub	sp, #24
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	60f8      	str	r0, [r7, #12]
 8001fde:	60b9      	str	r1, [r7, #8]
 8001fe0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	617b      	str	r3, [r7, #20]
 8001fe6:	e009      	b.n	8001ffc <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001fe8:	68bb      	ldr	r3, [r7, #8]
 8001fea:	1c5a      	adds	r2, r3, #1
 8001fec:	60ba      	str	r2, [r7, #8]
 8001fee:	781b      	ldrb	r3, [r3, #0]
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f7ff fd55 	bl	8001aa0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	3301      	adds	r3, #1
 8001ffa:	617b      	str	r3, [r7, #20]
 8001ffc:	697a      	ldr	r2, [r7, #20]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	429a      	cmp	r2, r3
 8002002:	dbf1      	blt.n	8001fe8 <_write+0x12>
	}
	return len;
 8002004:	687b      	ldr	r3, [r7, #4]
}
 8002006:	4618      	mov	r0, r3
 8002008:	3718      	adds	r7, #24
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}

0800200e <_close>:

int _close(int file)
{
 800200e:	b480      	push	{r7}
 8002010:	b083      	sub	sp, #12
 8002012:	af00      	add	r7, sp, #0
 8002014:	6078      	str	r0, [r7, #4]
	return -1;
 8002016:	f04f 33ff 	mov.w	r3, #4294967295
}
 800201a:	4618      	mov	r0, r3
 800201c:	370c      	adds	r7, #12
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr

08002026 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002026:	b480      	push	{r7}
 8002028:	b083      	sub	sp, #12
 800202a:	af00      	add	r7, sp, #0
 800202c:	6078      	str	r0, [r7, #4]
 800202e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002036:	605a      	str	r2, [r3, #4]
	return 0;
 8002038:	2300      	movs	r3, #0
}
 800203a:	4618      	mov	r0, r3
 800203c:	370c      	adds	r7, #12
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr

08002046 <_isatty>:

int _isatty(int file)
{
 8002046:	b480      	push	{r7}
 8002048:	b083      	sub	sp, #12
 800204a:	af00      	add	r7, sp, #0
 800204c:	6078      	str	r0, [r7, #4]
	return 1;
 800204e:	2301      	movs	r3, #1
}
 8002050:	4618      	mov	r0, r3
 8002052:	370c      	adds	r7, #12
 8002054:	46bd      	mov	sp, r7
 8002056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205a:	4770      	bx	lr

0800205c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800205c:	b480      	push	{r7}
 800205e:	b085      	sub	sp, #20
 8002060:	af00      	add	r7, sp, #0
 8002062:	60f8      	str	r0, [r7, #12]
 8002064:	60b9      	str	r1, [r7, #8]
 8002066:	607a      	str	r2, [r7, #4]
	return 0;
 8002068:	2300      	movs	r3, #0
}
 800206a:	4618      	mov	r0, r3
 800206c:	3714      	adds	r7, #20
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr
	...

08002078 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b086      	sub	sp, #24
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002080:	4a14      	ldr	r2, [pc, #80]	; (80020d4 <_sbrk+0x5c>)
 8002082:	4b15      	ldr	r3, [pc, #84]	; (80020d8 <_sbrk+0x60>)
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800208c:	4b13      	ldr	r3, [pc, #76]	; (80020dc <_sbrk+0x64>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d102      	bne.n	800209a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002094:	4b11      	ldr	r3, [pc, #68]	; (80020dc <_sbrk+0x64>)
 8002096:	4a12      	ldr	r2, [pc, #72]	; (80020e0 <_sbrk+0x68>)
 8002098:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800209a:	4b10      	ldr	r3, [pc, #64]	; (80020dc <_sbrk+0x64>)
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	4413      	add	r3, r2
 80020a2:	693a      	ldr	r2, [r7, #16]
 80020a4:	429a      	cmp	r2, r3
 80020a6:	d207      	bcs.n	80020b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020a8:	f007 fe4a 	bl	8009d40 <__errno>
 80020ac:	4602      	mov	r2, r0
 80020ae:	230c      	movs	r3, #12
 80020b0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80020b2:	f04f 33ff 	mov.w	r3, #4294967295
 80020b6:	e009      	b.n	80020cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020b8:	4b08      	ldr	r3, [pc, #32]	; (80020dc <_sbrk+0x64>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020be:	4b07      	ldr	r3, [pc, #28]	; (80020dc <_sbrk+0x64>)
 80020c0:	681a      	ldr	r2, [r3, #0]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	4413      	add	r3, r2
 80020c6:	4a05      	ldr	r2, [pc, #20]	; (80020dc <_sbrk+0x64>)
 80020c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020ca:	68fb      	ldr	r3, [r7, #12]
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	3718      	adds	r7, #24
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	20020000 	.word	0x20020000
 80020d8:	00000400 	.word	0x00000400
 80020dc:	2000050c 	.word	0x2000050c
 80020e0:	20004eb8 	.word	0x20004eb8

080020e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020e8:	4b06      	ldr	r3, [pc, #24]	; (8002104 <SystemInit+0x20>)
 80020ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020ee:	4a05      	ldr	r2, [pc, #20]	; (8002104 <SystemInit+0x20>)
 80020f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80020f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020f8:	bf00      	nop
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr
 8002102:	bf00      	nop
 8002104:	e000ed00 	.word	0xe000ed00

08002108 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002108:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002140 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800210c:	480d      	ldr	r0, [pc, #52]	; (8002144 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800210e:	490e      	ldr	r1, [pc, #56]	; (8002148 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002110:	4a0e      	ldr	r2, [pc, #56]	; (800214c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002112:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002114:	e002      	b.n	800211c <LoopCopyDataInit>

08002116 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002116:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002118:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800211a:	3304      	adds	r3, #4

0800211c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800211c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800211e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002120:	d3f9      	bcc.n	8002116 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002122:	4a0b      	ldr	r2, [pc, #44]	; (8002150 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002124:	4c0b      	ldr	r4, [pc, #44]	; (8002154 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002126:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002128:	e001      	b.n	800212e <LoopFillZerobss>

0800212a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800212a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800212c:	3204      	adds	r2, #4

0800212e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800212e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002130:	d3fb      	bcc.n	800212a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002132:	f7ff ffd7 	bl	80020e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002136:	f007 fe09 	bl	8009d4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800213a:	f7ff fb2d 	bl	8001798 <main>
  bx  lr    
 800213e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002140:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002144:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002148:	20000264 	.word	0x20000264
  ldr r2, =_sidata
 800214c:	0800b784 	.word	0x0800b784
  ldr r2, =_sbss
 8002150:	20000264 	.word	0x20000264
  ldr r4, =_ebss
 8002154:	20004eb8 	.word	0x20004eb8

08002158 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002158:	e7fe      	b.n	8002158 <ADC_IRQHandler>
	...

0800215c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002160:	4b0e      	ldr	r3, [pc, #56]	; (800219c <HAL_Init+0x40>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a0d      	ldr	r2, [pc, #52]	; (800219c <HAL_Init+0x40>)
 8002166:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800216a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800216c:	4b0b      	ldr	r3, [pc, #44]	; (800219c <HAL_Init+0x40>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a0a      	ldr	r2, [pc, #40]	; (800219c <HAL_Init+0x40>)
 8002172:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002176:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002178:	4b08      	ldr	r3, [pc, #32]	; (800219c <HAL_Init+0x40>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a07      	ldr	r2, [pc, #28]	; (800219c <HAL_Init+0x40>)
 800217e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002182:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002184:	2003      	movs	r0, #3
 8002186:	f000 f8d8 	bl	800233a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800218a:	2000      	movs	r0, #0
 800218c:	f7ff fe72 	bl	8001e74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002190:	f7ff fdac 	bl	8001cec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002194:	2300      	movs	r3, #0
}
 8002196:	4618      	mov	r0, r3
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	40023c00 	.word	0x40023c00

080021a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021a4:	4b06      	ldr	r3, [pc, #24]	; (80021c0 <HAL_IncTick+0x20>)
 80021a6:	781b      	ldrb	r3, [r3, #0]
 80021a8:	461a      	mov	r2, r3
 80021aa:	4b06      	ldr	r3, [pc, #24]	; (80021c4 <HAL_IncTick+0x24>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4413      	add	r3, r2
 80021b0:	4a04      	ldr	r2, [pc, #16]	; (80021c4 <HAL_IncTick+0x24>)
 80021b2:	6013      	str	r3, [r2, #0]
}
 80021b4:	bf00      	nop
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr
 80021be:	bf00      	nop
 80021c0:	20000078 	.word	0x20000078
 80021c4:	20004a04 	.word	0x20004a04

080021c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0
  return uwTick;
 80021cc:	4b03      	ldr	r3, [pc, #12]	; (80021dc <HAL_GetTick+0x14>)
 80021ce:	681b      	ldr	r3, [r3, #0]
}
 80021d0:	4618      	mov	r0, r3
 80021d2:	46bd      	mov	sp, r7
 80021d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d8:	4770      	bx	lr
 80021da:	bf00      	nop
 80021dc:	20004a04 	.word	0x20004a04

080021e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b085      	sub	sp, #20
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	f003 0307 	and.w	r3, r3, #7
 80021ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021f0:	4b0c      	ldr	r3, [pc, #48]	; (8002224 <__NVIC_SetPriorityGrouping+0x44>)
 80021f2:	68db      	ldr	r3, [r3, #12]
 80021f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021f6:	68ba      	ldr	r2, [r7, #8]
 80021f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80021fc:	4013      	ands	r3, r2
 80021fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002204:	68bb      	ldr	r3, [r7, #8]
 8002206:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002208:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800220c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002210:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002212:	4a04      	ldr	r2, [pc, #16]	; (8002224 <__NVIC_SetPriorityGrouping+0x44>)
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	60d3      	str	r3, [r2, #12]
}
 8002218:	bf00      	nop
 800221a:	3714      	adds	r7, #20
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr
 8002224:	e000ed00 	.word	0xe000ed00

08002228 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800222c:	4b04      	ldr	r3, [pc, #16]	; (8002240 <__NVIC_GetPriorityGrouping+0x18>)
 800222e:	68db      	ldr	r3, [r3, #12]
 8002230:	0a1b      	lsrs	r3, r3, #8
 8002232:	f003 0307 	and.w	r3, r3, #7
}
 8002236:	4618      	mov	r0, r3
 8002238:	46bd      	mov	sp, r7
 800223a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223e:	4770      	bx	lr
 8002240:	e000ed00 	.word	0xe000ed00

08002244 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002244:	b480      	push	{r7}
 8002246:	b083      	sub	sp, #12
 8002248:	af00      	add	r7, sp, #0
 800224a:	4603      	mov	r3, r0
 800224c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800224e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002252:	2b00      	cmp	r3, #0
 8002254:	db0b      	blt.n	800226e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002256:	79fb      	ldrb	r3, [r7, #7]
 8002258:	f003 021f 	and.w	r2, r3, #31
 800225c:	4907      	ldr	r1, [pc, #28]	; (800227c <__NVIC_EnableIRQ+0x38>)
 800225e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002262:	095b      	lsrs	r3, r3, #5
 8002264:	2001      	movs	r0, #1
 8002266:	fa00 f202 	lsl.w	r2, r0, r2
 800226a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800226e:	bf00      	nop
 8002270:	370c      	adds	r7, #12
 8002272:	46bd      	mov	sp, r7
 8002274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002278:	4770      	bx	lr
 800227a:	bf00      	nop
 800227c:	e000e100 	.word	0xe000e100

08002280 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002280:	b480      	push	{r7}
 8002282:	b083      	sub	sp, #12
 8002284:	af00      	add	r7, sp, #0
 8002286:	4603      	mov	r3, r0
 8002288:	6039      	str	r1, [r7, #0]
 800228a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800228c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002290:	2b00      	cmp	r3, #0
 8002292:	db0a      	blt.n	80022aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	b2da      	uxtb	r2, r3
 8002298:	490c      	ldr	r1, [pc, #48]	; (80022cc <__NVIC_SetPriority+0x4c>)
 800229a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800229e:	0112      	lsls	r2, r2, #4
 80022a0:	b2d2      	uxtb	r2, r2
 80022a2:	440b      	add	r3, r1
 80022a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022a8:	e00a      	b.n	80022c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	b2da      	uxtb	r2, r3
 80022ae:	4908      	ldr	r1, [pc, #32]	; (80022d0 <__NVIC_SetPriority+0x50>)
 80022b0:	79fb      	ldrb	r3, [r7, #7]
 80022b2:	f003 030f 	and.w	r3, r3, #15
 80022b6:	3b04      	subs	r3, #4
 80022b8:	0112      	lsls	r2, r2, #4
 80022ba:	b2d2      	uxtb	r2, r2
 80022bc:	440b      	add	r3, r1
 80022be:	761a      	strb	r2, [r3, #24]
}
 80022c0:	bf00      	nop
 80022c2:	370c      	adds	r7, #12
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr
 80022cc:	e000e100 	.word	0xe000e100
 80022d0:	e000ed00 	.word	0xe000ed00

080022d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b089      	sub	sp, #36	; 0x24
 80022d8:	af00      	add	r7, sp, #0
 80022da:	60f8      	str	r0, [r7, #12]
 80022dc:	60b9      	str	r1, [r7, #8]
 80022de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	f003 0307 	and.w	r3, r3, #7
 80022e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022e8:	69fb      	ldr	r3, [r7, #28]
 80022ea:	f1c3 0307 	rsb	r3, r3, #7
 80022ee:	2b04      	cmp	r3, #4
 80022f0:	bf28      	it	cs
 80022f2:	2304      	movcs	r3, #4
 80022f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	3304      	adds	r3, #4
 80022fa:	2b06      	cmp	r3, #6
 80022fc:	d902      	bls.n	8002304 <NVIC_EncodePriority+0x30>
 80022fe:	69fb      	ldr	r3, [r7, #28]
 8002300:	3b03      	subs	r3, #3
 8002302:	e000      	b.n	8002306 <NVIC_EncodePriority+0x32>
 8002304:	2300      	movs	r3, #0
 8002306:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002308:	f04f 32ff 	mov.w	r2, #4294967295
 800230c:	69bb      	ldr	r3, [r7, #24]
 800230e:	fa02 f303 	lsl.w	r3, r2, r3
 8002312:	43da      	mvns	r2, r3
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	401a      	ands	r2, r3
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800231c:	f04f 31ff 	mov.w	r1, #4294967295
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	fa01 f303 	lsl.w	r3, r1, r3
 8002326:	43d9      	mvns	r1, r3
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800232c:	4313      	orrs	r3, r2
         );
}
 800232e:	4618      	mov	r0, r3
 8002330:	3724      	adds	r7, #36	; 0x24
 8002332:	46bd      	mov	sp, r7
 8002334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002338:	4770      	bx	lr

0800233a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800233a:	b580      	push	{r7, lr}
 800233c:	b082      	sub	sp, #8
 800233e:	af00      	add	r7, sp, #0
 8002340:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002342:	6878      	ldr	r0, [r7, #4]
 8002344:	f7ff ff4c 	bl	80021e0 <__NVIC_SetPriorityGrouping>
}
 8002348:	bf00      	nop
 800234a:	3708      	adds	r7, #8
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}

08002350 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002350:	b580      	push	{r7, lr}
 8002352:	b086      	sub	sp, #24
 8002354:	af00      	add	r7, sp, #0
 8002356:	4603      	mov	r3, r0
 8002358:	60b9      	str	r1, [r7, #8]
 800235a:	607a      	str	r2, [r7, #4]
 800235c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800235e:	2300      	movs	r3, #0
 8002360:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002362:	f7ff ff61 	bl	8002228 <__NVIC_GetPriorityGrouping>
 8002366:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002368:	687a      	ldr	r2, [r7, #4]
 800236a:	68b9      	ldr	r1, [r7, #8]
 800236c:	6978      	ldr	r0, [r7, #20]
 800236e:	f7ff ffb1 	bl	80022d4 <NVIC_EncodePriority>
 8002372:	4602      	mov	r2, r0
 8002374:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002378:	4611      	mov	r1, r2
 800237a:	4618      	mov	r0, r3
 800237c:	f7ff ff80 	bl	8002280 <__NVIC_SetPriority>
}
 8002380:	bf00      	nop
 8002382:	3718      	adds	r7, #24
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}

08002388 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b082      	sub	sp, #8
 800238c:	af00      	add	r7, sp, #0
 800238e:	4603      	mov	r3, r0
 8002390:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002396:	4618      	mov	r0, r3
 8002398:	f7ff ff54 	bl	8002244 <__NVIC_EnableIRQ>
}
 800239c:	bf00      	nop
 800239e:	3708      	adds	r7, #8
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}

080023a4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b084      	sub	sp, #16
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023b0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80023b2:	f7ff ff09 	bl	80021c8 <HAL_GetTick>
 80023b6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80023be:	b2db      	uxtb	r3, r3
 80023c0:	2b02      	cmp	r3, #2
 80023c2:	d008      	beq.n	80023d6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2280      	movs	r2, #128	; 0x80
 80023c8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2200      	movs	r2, #0
 80023ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
 80023d4:	e052      	b.n	800247c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f022 0216 	bic.w	r2, r2, #22
 80023e4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	695a      	ldr	r2, [r3, #20]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80023f4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d103      	bne.n	8002406 <HAL_DMA_Abort+0x62>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002402:	2b00      	cmp	r3, #0
 8002404:	d007      	beq.n	8002416 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f022 0208 	bic.w	r2, r2, #8
 8002414:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f022 0201 	bic.w	r2, r2, #1
 8002424:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002426:	e013      	b.n	8002450 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002428:	f7ff fece 	bl	80021c8 <HAL_GetTick>
 800242c:	4602      	mov	r2, r0
 800242e:	68bb      	ldr	r3, [r7, #8]
 8002430:	1ad3      	subs	r3, r2, r3
 8002432:	2b05      	cmp	r3, #5
 8002434:	d90c      	bls.n	8002450 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2220      	movs	r2, #32
 800243a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2200      	movs	r2, #0
 8002440:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2203      	movs	r2, #3
 8002448:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 800244c:	2303      	movs	r3, #3
 800244e:	e015      	b.n	800247c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 0301 	and.w	r3, r3, #1
 800245a:	2b00      	cmp	r3, #0
 800245c:	d1e4      	bne.n	8002428 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002462:	223f      	movs	r2, #63	; 0x3f
 8002464:	409a      	lsls	r2, r3
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2200      	movs	r2, #0
 800246e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2201      	movs	r2, #1
 8002476:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 800247a:	2300      	movs	r3, #0
}
 800247c:	4618      	mov	r0, r3
 800247e:	3710      	adds	r7, #16
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}

08002484 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002492:	b2db      	uxtb	r3, r3
 8002494:	2b02      	cmp	r3, #2
 8002496:	d004      	beq.n	80024a2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2280      	movs	r2, #128	; 0x80
 800249c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e00c      	b.n	80024bc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2205      	movs	r2, #5
 80024a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f022 0201 	bic.w	r2, r2, #1
 80024b8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80024ba:	2300      	movs	r3, #0
}
 80024bc:	4618      	mov	r0, r3
 80024be:	370c      	adds	r7, #12
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr

080024c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b089      	sub	sp, #36	; 0x24
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
 80024d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80024d2:	2300      	movs	r3, #0
 80024d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80024d6:	2300      	movs	r3, #0
 80024d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80024da:	2300      	movs	r3, #0
 80024dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024de:	2300      	movs	r3, #0
 80024e0:	61fb      	str	r3, [r7, #28]
 80024e2:	e16b      	b.n	80027bc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80024e4:	2201      	movs	r2, #1
 80024e6:	69fb      	ldr	r3, [r7, #28]
 80024e8:	fa02 f303 	lsl.w	r3, r2, r3
 80024ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	697a      	ldr	r2, [r7, #20]
 80024f4:	4013      	ands	r3, r2
 80024f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80024f8:	693a      	ldr	r2, [r7, #16]
 80024fa:	697b      	ldr	r3, [r7, #20]
 80024fc:	429a      	cmp	r2, r3
 80024fe:	f040 815a 	bne.w	80027b6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	f003 0303 	and.w	r3, r3, #3
 800250a:	2b01      	cmp	r3, #1
 800250c:	d005      	beq.n	800251a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002516:	2b02      	cmp	r3, #2
 8002518:	d130      	bne.n	800257c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	689b      	ldr	r3, [r3, #8]
 800251e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002520:	69fb      	ldr	r3, [r7, #28]
 8002522:	005b      	lsls	r3, r3, #1
 8002524:	2203      	movs	r2, #3
 8002526:	fa02 f303 	lsl.w	r3, r2, r3
 800252a:	43db      	mvns	r3, r3
 800252c:	69ba      	ldr	r2, [r7, #24]
 800252e:	4013      	ands	r3, r2
 8002530:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	68da      	ldr	r2, [r3, #12]
 8002536:	69fb      	ldr	r3, [r7, #28]
 8002538:	005b      	lsls	r3, r3, #1
 800253a:	fa02 f303 	lsl.w	r3, r2, r3
 800253e:	69ba      	ldr	r2, [r7, #24]
 8002540:	4313      	orrs	r3, r2
 8002542:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	69ba      	ldr	r2, [r7, #24]
 8002548:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002550:	2201      	movs	r2, #1
 8002552:	69fb      	ldr	r3, [r7, #28]
 8002554:	fa02 f303 	lsl.w	r3, r2, r3
 8002558:	43db      	mvns	r3, r3
 800255a:	69ba      	ldr	r2, [r7, #24]
 800255c:	4013      	ands	r3, r2
 800255e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	091b      	lsrs	r3, r3, #4
 8002566:	f003 0201 	and.w	r2, r3, #1
 800256a:	69fb      	ldr	r3, [r7, #28]
 800256c:	fa02 f303 	lsl.w	r3, r2, r3
 8002570:	69ba      	ldr	r2, [r7, #24]
 8002572:	4313      	orrs	r3, r2
 8002574:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	69ba      	ldr	r2, [r7, #24]
 800257a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	f003 0303 	and.w	r3, r3, #3
 8002584:	2b03      	cmp	r3, #3
 8002586:	d017      	beq.n	80025b8 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	68db      	ldr	r3, [r3, #12]
 800258c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800258e:	69fb      	ldr	r3, [r7, #28]
 8002590:	005b      	lsls	r3, r3, #1
 8002592:	2203      	movs	r2, #3
 8002594:	fa02 f303 	lsl.w	r3, r2, r3
 8002598:	43db      	mvns	r3, r3
 800259a:	69ba      	ldr	r2, [r7, #24]
 800259c:	4013      	ands	r3, r2
 800259e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	689a      	ldr	r2, [r3, #8]
 80025a4:	69fb      	ldr	r3, [r7, #28]
 80025a6:	005b      	lsls	r3, r3, #1
 80025a8:	fa02 f303 	lsl.w	r3, r2, r3
 80025ac:	69ba      	ldr	r2, [r7, #24]
 80025ae:	4313      	orrs	r3, r2
 80025b0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	69ba      	ldr	r2, [r7, #24]
 80025b6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	f003 0303 	and.w	r3, r3, #3
 80025c0:	2b02      	cmp	r3, #2
 80025c2:	d123      	bne.n	800260c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80025c4:	69fb      	ldr	r3, [r7, #28]
 80025c6:	08da      	lsrs	r2, r3, #3
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	3208      	adds	r2, #8
 80025cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80025d2:	69fb      	ldr	r3, [r7, #28]
 80025d4:	f003 0307 	and.w	r3, r3, #7
 80025d8:	009b      	lsls	r3, r3, #2
 80025da:	220f      	movs	r2, #15
 80025dc:	fa02 f303 	lsl.w	r3, r2, r3
 80025e0:	43db      	mvns	r3, r3
 80025e2:	69ba      	ldr	r2, [r7, #24]
 80025e4:	4013      	ands	r3, r2
 80025e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	691a      	ldr	r2, [r3, #16]
 80025ec:	69fb      	ldr	r3, [r7, #28]
 80025ee:	f003 0307 	and.w	r3, r3, #7
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	fa02 f303 	lsl.w	r3, r2, r3
 80025f8:	69ba      	ldr	r2, [r7, #24]
 80025fa:	4313      	orrs	r3, r2
 80025fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	08da      	lsrs	r2, r3, #3
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	3208      	adds	r2, #8
 8002606:	69b9      	ldr	r1, [r7, #24]
 8002608:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002612:	69fb      	ldr	r3, [r7, #28]
 8002614:	005b      	lsls	r3, r3, #1
 8002616:	2203      	movs	r2, #3
 8002618:	fa02 f303 	lsl.w	r3, r2, r3
 800261c:	43db      	mvns	r3, r3
 800261e:	69ba      	ldr	r2, [r7, #24]
 8002620:	4013      	ands	r3, r2
 8002622:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	f003 0203 	and.w	r2, r3, #3
 800262c:	69fb      	ldr	r3, [r7, #28]
 800262e:	005b      	lsls	r3, r3, #1
 8002630:	fa02 f303 	lsl.w	r3, r2, r3
 8002634:	69ba      	ldr	r2, [r7, #24]
 8002636:	4313      	orrs	r3, r2
 8002638:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	69ba      	ldr	r2, [r7, #24]
 800263e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002648:	2b00      	cmp	r3, #0
 800264a:	f000 80b4 	beq.w	80027b6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800264e:	2300      	movs	r3, #0
 8002650:	60fb      	str	r3, [r7, #12]
 8002652:	4b5f      	ldr	r3, [pc, #380]	; (80027d0 <HAL_GPIO_Init+0x308>)
 8002654:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002656:	4a5e      	ldr	r2, [pc, #376]	; (80027d0 <HAL_GPIO_Init+0x308>)
 8002658:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800265c:	6453      	str	r3, [r2, #68]	; 0x44
 800265e:	4b5c      	ldr	r3, [pc, #368]	; (80027d0 <HAL_GPIO_Init+0x308>)
 8002660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002662:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002666:	60fb      	str	r3, [r7, #12]
 8002668:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800266a:	4a5a      	ldr	r2, [pc, #360]	; (80027d4 <HAL_GPIO_Init+0x30c>)
 800266c:	69fb      	ldr	r3, [r7, #28]
 800266e:	089b      	lsrs	r3, r3, #2
 8002670:	3302      	adds	r3, #2
 8002672:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002676:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002678:	69fb      	ldr	r3, [r7, #28]
 800267a:	f003 0303 	and.w	r3, r3, #3
 800267e:	009b      	lsls	r3, r3, #2
 8002680:	220f      	movs	r2, #15
 8002682:	fa02 f303 	lsl.w	r3, r2, r3
 8002686:	43db      	mvns	r3, r3
 8002688:	69ba      	ldr	r2, [r7, #24]
 800268a:	4013      	ands	r3, r2
 800268c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	4a51      	ldr	r2, [pc, #324]	; (80027d8 <HAL_GPIO_Init+0x310>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d02b      	beq.n	80026ee <HAL_GPIO_Init+0x226>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	4a50      	ldr	r2, [pc, #320]	; (80027dc <HAL_GPIO_Init+0x314>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d025      	beq.n	80026ea <HAL_GPIO_Init+0x222>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	4a4f      	ldr	r2, [pc, #316]	; (80027e0 <HAL_GPIO_Init+0x318>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d01f      	beq.n	80026e6 <HAL_GPIO_Init+0x21e>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	4a4e      	ldr	r2, [pc, #312]	; (80027e4 <HAL_GPIO_Init+0x31c>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d019      	beq.n	80026e2 <HAL_GPIO_Init+0x21a>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	4a4d      	ldr	r2, [pc, #308]	; (80027e8 <HAL_GPIO_Init+0x320>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d013      	beq.n	80026de <HAL_GPIO_Init+0x216>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	4a4c      	ldr	r2, [pc, #304]	; (80027ec <HAL_GPIO_Init+0x324>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d00d      	beq.n	80026da <HAL_GPIO_Init+0x212>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	4a4b      	ldr	r2, [pc, #300]	; (80027f0 <HAL_GPIO_Init+0x328>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d007      	beq.n	80026d6 <HAL_GPIO_Init+0x20e>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	4a4a      	ldr	r2, [pc, #296]	; (80027f4 <HAL_GPIO_Init+0x32c>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d101      	bne.n	80026d2 <HAL_GPIO_Init+0x20a>
 80026ce:	2307      	movs	r3, #7
 80026d0:	e00e      	b.n	80026f0 <HAL_GPIO_Init+0x228>
 80026d2:	2308      	movs	r3, #8
 80026d4:	e00c      	b.n	80026f0 <HAL_GPIO_Init+0x228>
 80026d6:	2306      	movs	r3, #6
 80026d8:	e00a      	b.n	80026f0 <HAL_GPIO_Init+0x228>
 80026da:	2305      	movs	r3, #5
 80026dc:	e008      	b.n	80026f0 <HAL_GPIO_Init+0x228>
 80026de:	2304      	movs	r3, #4
 80026e0:	e006      	b.n	80026f0 <HAL_GPIO_Init+0x228>
 80026e2:	2303      	movs	r3, #3
 80026e4:	e004      	b.n	80026f0 <HAL_GPIO_Init+0x228>
 80026e6:	2302      	movs	r3, #2
 80026e8:	e002      	b.n	80026f0 <HAL_GPIO_Init+0x228>
 80026ea:	2301      	movs	r3, #1
 80026ec:	e000      	b.n	80026f0 <HAL_GPIO_Init+0x228>
 80026ee:	2300      	movs	r3, #0
 80026f0:	69fa      	ldr	r2, [r7, #28]
 80026f2:	f002 0203 	and.w	r2, r2, #3
 80026f6:	0092      	lsls	r2, r2, #2
 80026f8:	4093      	lsls	r3, r2
 80026fa:	69ba      	ldr	r2, [r7, #24]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002700:	4934      	ldr	r1, [pc, #208]	; (80027d4 <HAL_GPIO_Init+0x30c>)
 8002702:	69fb      	ldr	r3, [r7, #28]
 8002704:	089b      	lsrs	r3, r3, #2
 8002706:	3302      	adds	r3, #2
 8002708:	69ba      	ldr	r2, [r7, #24]
 800270a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800270e:	4b3a      	ldr	r3, [pc, #232]	; (80027f8 <HAL_GPIO_Init+0x330>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	43db      	mvns	r3, r3
 8002718:	69ba      	ldr	r2, [r7, #24]
 800271a:	4013      	ands	r3, r2
 800271c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002726:	2b00      	cmp	r3, #0
 8002728:	d003      	beq.n	8002732 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800272a:	69ba      	ldr	r2, [r7, #24]
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	4313      	orrs	r3, r2
 8002730:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002732:	4a31      	ldr	r2, [pc, #196]	; (80027f8 <HAL_GPIO_Init+0x330>)
 8002734:	69bb      	ldr	r3, [r7, #24]
 8002736:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002738:	4b2f      	ldr	r3, [pc, #188]	; (80027f8 <HAL_GPIO_Init+0x330>)
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800273e:	693b      	ldr	r3, [r7, #16]
 8002740:	43db      	mvns	r3, r3
 8002742:	69ba      	ldr	r2, [r7, #24]
 8002744:	4013      	ands	r3, r2
 8002746:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002750:	2b00      	cmp	r3, #0
 8002752:	d003      	beq.n	800275c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002754:	69ba      	ldr	r2, [r7, #24]
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	4313      	orrs	r3, r2
 800275a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800275c:	4a26      	ldr	r2, [pc, #152]	; (80027f8 <HAL_GPIO_Init+0x330>)
 800275e:	69bb      	ldr	r3, [r7, #24]
 8002760:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002762:	4b25      	ldr	r3, [pc, #148]	; (80027f8 <HAL_GPIO_Init+0x330>)
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002768:	693b      	ldr	r3, [r7, #16]
 800276a:	43db      	mvns	r3, r3
 800276c:	69ba      	ldr	r2, [r7, #24]
 800276e:	4013      	ands	r3, r2
 8002770:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800277a:	2b00      	cmp	r3, #0
 800277c:	d003      	beq.n	8002786 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800277e:	69ba      	ldr	r2, [r7, #24]
 8002780:	693b      	ldr	r3, [r7, #16]
 8002782:	4313      	orrs	r3, r2
 8002784:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002786:	4a1c      	ldr	r2, [pc, #112]	; (80027f8 <HAL_GPIO_Init+0x330>)
 8002788:	69bb      	ldr	r3, [r7, #24]
 800278a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800278c:	4b1a      	ldr	r3, [pc, #104]	; (80027f8 <HAL_GPIO_Init+0x330>)
 800278e:	68db      	ldr	r3, [r3, #12]
 8002790:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	43db      	mvns	r3, r3
 8002796:	69ba      	ldr	r2, [r7, #24]
 8002798:	4013      	ands	r3, r2
 800279a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d003      	beq.n	80027b0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80027a8:	69ba      	ldr	r2, [r7, #24]
 80027aa:	693b      	ldr	r3, [r7, #16]
 80027ac:	4313      	orrs	r3, r2
 80027ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80027b0:	4a11      	ldr	r2, [pc, #68]	; (80027f8 <HAL_GPIO_Init+0x330>)
 80027b2:	69bb      	ldr	r3, [r7, #24]
 80027b4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027b6:	69fb      	ldr	r3, [r7, #28]
 80027b8:	3301      	adds	r3, #1
 80027ba:	61fb      	str	r3, [r7, #28]
 80027bc:	69fb      	ldr	r3, [r7, #28]
 80027be:	2b0f      	cmp	r3, #15
 80027c0:	f67f ae90 	bls.w	80024e4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80027c4:	bf00      	nop
 80027c6:	3724      	adds	r7, #36	; 0x24
 80027c8:	46bd      	mov	sp, r7
 80027ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ce:	4770      	bx	lr
 80027d0:	40023800 	.word	0x40023800
 80027d4:	40013800 	.word	0x40013800
 80027d8:	40020000 	.word	0x40020000
 80027dc:	40020400 	.word	0x40020400
 80027e0:	40020800 	.word	0x40020800
 80027e4:	40020c00 	.word	0x40020c00
 80027e8:	40021000 	.word	0x40021000
 80027ec:	40021400 	.word	0x40021400
 80027f0:	40021800 	.word	0x40021800
 80027f4:	40021c00 	.word	0x40021c00
 80027f8:	40013c00 	.word	0x40013c00

080027fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b083      	sub	sp, #12
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
 8002804:	460b      	mov	r3, r1
 8002806:	807b      	strh	r3, [r7, #2]
 8002808:	4613      	mov	r3, r2
 800280a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800280c:	787b      	ldrb	r3, [r7, #1]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d003      	beq.n	800281a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002812:	887a      	ldrh	r2, [r7, #2]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002818:	e003      	b.n	8002822 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800281a:	887b      	ldrh	r3, [r7, #2]
 800281c:	041a      	lsls	r2, r3, #16
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	619a      	str	r2, [r3, #24]
}
 8002822:	bf00      	nop
 8002824:	370c      	adds	r7, #12
 8002826:	46bd      	mov	sp, r7
 8002828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282c:	4770      	bx	lr
	...

08002830 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b086      	sub	sp, #24
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d101      	bne.n	8002842 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	e264      	b.n	8002d0c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 0301 	and.w	r3, r3, #1
 800284a:	2b00      	cmp	r3, #0
 800284c:	d075      	beq.n	800293a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800284e:	4ba3      	ldr	r3, [pc, #652]	; (8002adc <HAL_RCC_OscConfig+0x2ac>)
 8002850:	689b      	ldr	r3, [r3, #8]
 8002852:	f003 030c 	and.w	r3, r3, #12
 8002856:	2b04      	cmp	r3, #4
 8002858:	d00c      	beq.n	8002874 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800285a:	4ba0      	ldr	r3, [pc, #640]	; (8002adc <HAL_RCC_OscConfig+0x2ac>)
 800285c:	689b      	ldr	r3, [r3, #8]
 800285e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002862:	2b08      	cmp	r3, #8
 8002864:	d112      	bne.n	800288c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002866:	4b9d      	ldr	r3, [pc, #628]	; (8002adc <HAL_RCC_OscConfig+0x2ac>)
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800286e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002872:	d10b      	bne.n	800288c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002874:	4b99      	ldr	r3, [pc, #612]	; (8002adc <HAL_RCC_OscConfig+0x2ac>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800287c:	2b00      	cmp	r3, #0
 800287e:	d05b      	beq.n	8002938 <HAL_RCC_OscConfig+0x108>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d157      	bne.n	8002938 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	e23f      	b.n	8002d0c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002894:	d106      	bne.n	80028a4 <HAL_RCC_OscConfig+0x74>
 8002896:	4b91      	ldr	r3, [pc, #580]	; (8002adc <HAL_RCC_OscConfig+0x2ac>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a90      	ldr	r2, [pc, #576]	; (8002adc <HAL_RCC_OscConfig+0x2ac>)
 800289c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028a0:	6013      	str	r3, [r2, #0]
 80028a2:	e01d      	b.n	80028e0 <HAL_RCC_OscConfig+0xb0>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80028ac:	d10c      	bne.n	80028c8 <HAL_RCC_OscConfig+0x98>
 80028ae:	4b8b      	ldr	r3, [pc, #556]	; (8002adc <HAL_RCC_OscConfig+0x2ac>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a8a      	ldr	r2, [pc, #552]	; (8002adc <HAL_RCC_OscConfig+0x2ac>)
 80028b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028b8:	6013      	str	r3, [r2, #0]
 80028ba:	4b88      	ldr	r3, [pc, #544]	; (8002adc <HAL_RCC_OscConfig+0x2ac>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a87      	ldr	r2, [pc, #540]	; (8002adc <HAL_RCC_OscConfig+0x2ac>)
 80028c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028c4:	6013      	str	r3, [r2, #0]
 80028c6:	e00b      	b.n	80028e0 <HAL_RCC_OscConfig+0xb0>
 80028c8:	4b84      	ldr	r3, [pc, #528]	; (8002adc <HAL_RCC_OscConfig+0x2ac>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a83      	ldr	r2, [pc, #524]	; (8002adc <HAL_RCC_OscConfig+0x2ac>)
 80028ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028d2:	6013      	str	r3, [r2, #0]
 80028d4:	4b81      	ldr	r3, [pc, #516]	; (8002adc <HAL_RCC_OscConfig+0x2ac>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a80      	ldr	r2, [pc, #512]	; (8002adc <HAL_RCC_OscConfig+0x2ac>)
 80028da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d013      	beq.n	8002910 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028e8:	f7ff fc6e 	bl	80021c8 <HAL_GetTick>
 80028ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028ee:	e008      	b.n	8002902 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028f0:	f7ff fc6a 	bl	80021c8 <HAL_GetTick>
 80028f4:	4602      	mov	r2, r0
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	1ad3      	subs	r3, r2, r3
 80028fa:	2b64      	cmp	r3, #100	; 0x64
 80028fc:	d901      	bls.n	8002902 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80028fe:	2303      	movs	r3, #3
 8002900:	e204      	b.n	8002d0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002902:	4b76      	ldr	r3, [pc, #472]	; (8002adc <HAL_RCC_OscConfig+0x2ac>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800290a:	2b00      	cmp	r3, #0
 800290c:	d0f0      	beq.n	80028f0 <HAL_RCC_OscConfig+0xc0>
 800290e:	e014      	b.n	800293a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002910:	f7ff fc5a 	bl	80021c8 <HAL_GetTick>
 8002914:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002916:	e008      	b.n	800292a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002918:	f7ff fc56 	bl	80021c8 <HAL_GetTick>
 800291c:	4602      	mov	r2, r0
 800291e:	693b      	ldr	r3, [r7, #16]
 8002920:	1ad3      	subs	r3, r2, r3
 8002922:	2b64      	cmp	r3, #100	; 0x64
 8002924:	d901      	bls.n	800292a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002926:	2303      	movs	r3, #3
 8002928:	e1f0      	b.n	8002d0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800292a:	4b6c      	ldr	r3, [pc, #432]	; (8002adc <HAL_RCC_OscConfig+0x2ac>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002932:	2b00      	cmp	r3, #0
 8002934:	d1f0      	bne.n	8002918 <HAL_RCC_OscConfig+0xe8>
 8002936:	e000      	b.n	800293a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002938:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f003 0302 	and.w	r3, r3, #2
 8002942:	2b00      	cmp	r3, #0
 8002944:	d063      	beq.n	8002a0e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002946:	4b65      	ldr	r3, [pc, #404]	; (8002adc <HAL_RCC_OscConfig+0x2ac>)
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	f003 030c 	and.w	r3, r3, #12
 800294e:	2b00      	cmp	r3, #0
 8002950:	d00b      	beq.n	800296a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002952:	4b62      	ldr	r3, [pc, #392]	; (8002adc <HAL_RCC_OscConfig+0x2ac>)
 8002954:	689b      	ldr	r3, [r3, #8]
 8002956:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800295a:	2b08      	cmp	r3, #8
 800295c:	d11c      	bne.n	8002998 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800295e:	4b5f      	ldr	r3, [pc, #380]	; (8002adc <HAL_RCC_OscConfig+0x2ac>)
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002966:	2b00      	cmp	r3, #0
 8002968:	d116      	bne.n	8002998 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800296a:	4b5c      	ldr	r3, [pc, #368]	; (8002adc <HAL_RCC_OscConfig+0x2ac>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 0302 	and.w	r3, r3, #2
 8002972:	2b00      	cmp	r3, #0
 8002974:	d005      	beq.n	8002982 <HAL_RCC_OscConfig+0x152>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	68db      	ldr	r3, [r3, #12]
 800297a:	2b01      	cmp	r3, #1
 800297c:	d001      	beq.n	8002982 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	e1c4      	b.n	8002d0c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002982:	4b56      	ldr	r3, [pc, #344]	; (8002adc <HAL_RCC_OscConfig+0x2ac>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	691b      	ldr	r3, [r3, #16]
 800298e:	00db      	lsls	r3, r3, #3
 8002990:	4952      	ldr	r1, [pc, #328]	; (8002adc <HAL_RCC_OscConfig+0x2ac>)
 8002992:	4313      	orrs	r3, r2
 8002994:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002996:	e03a      	b.n	8002a0e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d020      	beq.n	80029e2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029a0:	4b4f      	ldr	r3, [pc, #316]	; (8002ae0 <HAL_RCC_OscConfig+0x2b0>)
 80029a2:	2201      	movs	r2, #1
 80029a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029a6:	f7ff fc0f 	bl	80021c8 <HAL_GetTick>
 80029aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029ac:	e008      	b.n	80029c0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029ae:	f7ff fc0b 	bl	80021c8 <HAL_GetTick>
 80029b2:	4602      	mov	r2, r0
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	1ad3      	subs	r3, r2, r3
 80029b8:	2b02      	cmp	r3, #2
 80029ba:	d901      	bls.n	80029c0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80029bc:	2303      	movs	r3, #3
 80029be:	e1a5      	b.n	8002d0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029c0:	4b46      	ldr	r3, [pc, #280]	; (8002adc <HAL_RCC_OscConfig+0x2ac>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f003 0302 	and.w	r3, r3, #2
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d0f0      	beq.n	80029ae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029cc:	4b43      	ldr	r3, [pc, #268]	; (8002adc <HAL_RCC_OscConfig+0x2ac>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	691b      	ldr	r3, [r3, #16]
 80029d8:	00db      	lsls	r3, r3, #3
 80029da:	4940      	ldr	r1, [pc, #256]	; (8002adc <HAL_RCC_OscConfig+0x2ac>)
 80029dc:	4313      	orrs	r3, r2
 80029de:	600b      	str	r3, [r1, #0]
 80029e0:	e015      	b.n	8002a0e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029e2:	4b3f      	ldr	r3, [pc, #252]	; (8002ae0 <HAL_RCC_OscConfig+0x2b0>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029e8:	f7ff fbee 	bl	80021c8 <HAL_GetTick>
 80029ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029ee:	e008      	b.n	8002a02 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029f0:	f7ff fbea 	bl	80021c8 <HAL_GetTick>
 80029f4:	4602      	mov	r2, r0
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	1ad3      	subs	r3, r2, r3
 80029fa:	2b02      	cmp	r3, #2
 80029fc:	d901      	bls.n	8002a02 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80029fe:	2303      	movs	r3, #3
 8002a00:	e184      	b.n	8002d0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a02:	4b36      	ldr	r3, [pc, #216]	; (8002adc <HAL_RCC_OscConfig+0x2ac>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f003 0302 	and.w	r3, r3, #2
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d1f0      	bne.n	80029f0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 0308 	and.w	r3, r3, #8
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d030      	beq.n	8002a7c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	695b      	ldr	r3, [r3, #20]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d016      	beq.n	8002a50 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a22:	4b30      	ldr	r3, [pc, #192]	; (8002ae4 <HAL_RCC_OscConfig+0x2b4>)
 8002a24:	2201      	movs	r2, #1
 8002a26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a28:	f7ff fbce 	bl	80021c8 <HAL_GetTick>
 8002a2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a2e:	e008      	b.n	8002a42 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a30:	f7ff fbca 	bl	80021c8 <HAL_GetTick>
 8002a34:	4602      	mov	r2, r0
 8002a36:	693b      	ldr	r3, [r7, #16]
 8002a38:	1ad3      	subs	r3, r2, r3
 8002a3a:	2b02      	cmp	r3, #2
 8002a3c:	d901      	bls.n	8002a42 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002a3e:	2303      	movs	r3, #3
 8002a40:	e164      	b.n	8002d0c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a42:	4b26      	ldr	r3, [pc, #152]	; (8002adc <HAL_RCC_OscConfig+0x2ac>)
 8002a44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a46:	f003 0302 	and.w	r3, r3, #2
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d0f0      	beq.n	8002a30 <HAL_RCC_OscConfig+0x200>
 8002a4e:	e015      	b.n	8002a7c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a50:	4b24      	ldr	r3, [pc, #144]	; (8002ae4 <HAL_RCC_OscConfig+0x2b4>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a56:	f7ff fbb7 	bl	80021c8 <HAL_GetTick>
 8002a5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a5c:	e008      	b.n	8002a70 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a5e:	f7ff fbb3 	bl	80021c8 <HAL_GetTick>
 8002a62:	4602      	mov	r2, r0
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	1ad3      	subs	r3, r2, r3
 8002a68:	2b02      	cmp	r3, #2
 8002a6a:	d901      	bls.n	8002a70 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002a6c:	2303      	movs	r3, #3
 8002a6e:	e14d      	b.n	8002d0c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a70:	4b1a      	ldr	r3, [pc, #104]	; (8002adc <HAL_RCC_OscConfig+0x2ac>)
 8002a72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a74:	f003 0302 	and.w	r3, r3, #2
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d1f0      	bne.n	8002a5e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f003 0304 	and.w	r3, r3, #4
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	f000 80a0 	beq.w	8002bca <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a8e:	4b13      	ldr	r3, [pc, #76]	; (8002adc <HAL_RCC_OscConfig+0x2ac>)
 8002a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d10f      	bne.n	8002aba <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	60bb      	str	r3, [r7, #8]
 8002a9e:	4b0f      	ldr	r3, [pc, #60]	; (8002adc <HAL_RCC_OscConfig+0x2ac>)
 8002aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa2:	4a0e      	ldr	r2, [pc, #56]	; (8002adc <HAL_RCC_OscConfig+0x2ac>)
 8002aa4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002aa8:	6413      	str	r3, [r2, #64]	; 0x40
 8002aaa:	4b0c      	ldr	r3, [pc, #48]	; (8002adc <HAL_RCC_OscConfig+0x2ac>)
 8002aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ab2:	60bb      	str	r3, [r7, #8]
 8002ab4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aba:	4b0b      	ldr	r3, [pc, #44]	; (8002ae8 <HAL_RCC_OscConfig+0x2b8>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d121      	bne.n	8002b0a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ac6:	4b08      	ldr	r3, [pc, #32]	; (8002ae8 <HAL_RCC_OscConfig+0x2b8>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a07      	ldr	r2, [pc, #28]	; (8002ae8 <HAL_RCC_OscConfig+0x2b8>)
 8002acc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ad0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ad2:	f7ff fb79 	bl	80021c8 <HAL_GetTick>
 8002ad6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ad8:	e011      	b.n	8002afe <HAL_RCC_OscConfig+0x2ce>
 8002ada:	bf00      	nop
 8002adc:	40023800 	.word	0x40023800
 8002ae0:	42470000 	.word	0x42470000
 8002ae4:	42470e80 	.word	0x42470e80
 8002ae8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002aec:	f7ff fb6c 	bl	80021c8 <HAL_GetTick>
 8002af0:	4602      	mov	r2, r0
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	2b02      	cmp	r3, #2
 8002af8:	d901      	bls.n	8002afe <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002afa:	2303      	movs	r3, #3
 8002afc:	e106      	b.n	8002d0c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002afe:	4b85      	ldr	r3, [pc, #532]	; (8002d14 <HAL_RCC_OscConfig+0x4e4>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d0f0      	beq.n	8002aec <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	2b01      	cmp	r3, #1
 8002b10:	d106      	bne.n	8002b20 <HAL_RCC_OscConfig+0x2f0>
 8002b12:	4b81      	ldr	r3, [pc, #516]	; (8002d18 <HAL_RCC_OscConfig+0x4e8>)
 8002b14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b16:	4a80      	ldr	r2, [pc, #512]	; (8002d18 <HAL_RCC_OscConfig+0x4e8>)
 8002b18:	f043 0301 	orr.w	r3, r3, #1
 8002b1c:	6713      	str	r3, [r2, #112]	; 0x70
 8002b1e:	e01c      	b.n	8002b5a <HAL_RCC_OscConfig+0x32a>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	2b05      	cmp	r3, #5
 8002b26:	d10c      	bne.n	8002b42 <HAL_RCC_OscConfig+0x312>
 8002b28:	4b7b      	ldr	r3, [pc, #492]	; (8002d18 <HAL_RCC_OscConfig+0x4e8>)
 8002b2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b2c:	4a7a      	ldr	r2, [pc, #488]	; (8002d18 <HAL_RCC_OscConfig+0x4e8>)
 8002b2e:	f043 0304 	orr.w	r3, r3, #4
 8002b32:	6713      	str	r3, [r2, #112]	; 0x70
 8002b34:	4b78      	ldr	r3, [pc, #480]	; (8002d18 <HAL_RCC_OscConfig+0x4e8>)
 8002b36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b38:	4a77      	ldr	r2, [pc, #476]	; (8002d18 <HAL_RCC_OscConfig+0x4e8>)
 8002b3a:	f043 0301 	orr.w	r3, r3, #1
 8002b3e:	6713      	str	r3, [r2, #112]	; 0x70
 8002b40:	e00b      	b.n	8002b5a <HAL_RCC_OscConfig+0x32a>
 8002b42:	4b75      	ldr	r3, [pc, #468]	; (8002d18 <HAL_RCC_OscConfig+0x4e8>)
 8002b44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b46:	4a74      	ldr	r2, [pc, #464]	; (8002d18 <HAL_RCC_OscConfig+0x4e8>)
 8002b48:	f023 0301 	bic.w	r3, r3, #1
 8002b4c:	6713      	str	r3, [r2, #112]	; 0x70
 8002b4e:	4b72      	ldr	r3, [pc, #456]	; (8002d18 <HAL_RCC_OscConfig+0x4e8>)
 8002b50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b52:	4a71      	ldr	r2, [pc, #452]	; (8002d18 <HAL_RCC_OscConfig+0x4e8>)
 8002b54:	f023 0304 	bic.w	r3, r3, #4
 8002b58:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d015      	beq.n	8002b8e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b62:	f7ff fb31 	bl	80021c8 <HAL_GetTick>
 8002b66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b68:	e00a      	b.n	8002b80 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b6a:	f7ff fb2d 	bl	80021c8 <HAL_GetTick>
 8002b6e:	4602      	mov	r2, r0
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	1ad3      	subs	r3, r2, r3
 8002b74:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d901      	bls.n	8002b80 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002b7c:	2303      	movs	r3, #3
 8002b7e:	e0c5      	b.n	8002d0c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b80:	4b65      	ldr	r3, [pc, #404]	; (8002d18 <HAL_RCC_OscConfig+0x4e8>)
 8002b82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b84:	f003 0302 	and.w	r3, r3, #2
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d0ee      	beq.n	8002b6a <HAL_RCC_OscConfig+0x33a>
 8002b8c:	e014      	b.n	8002bb8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b8e:	f7ff fb1b 	bl	80021c8 <HAL_GetTick>
 8002b92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b94:	e00a      	b.n	8002bac <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b96:	f7ff fb17 	bl	80021c8 <HAL_GetTick>
 8002b9a:	4602      	mov	r2, r0
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	1ad3      	subs	r3, r2, r3
 8002ba0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d901      	bls.n	8002bac <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002ba8:	2303      	movs	r3, #3
 8002baa:	e0af      	b.n	8002d0c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bac:	4b5a      	ldr	r3, [pc, #360]	; (8002d18 <HAL_RCC_OscConfig+0x4e8>)
 8002bae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bb0:	f003 0302 	and.w	r3, r3, #2
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d1ee      	bne.n	8002b96 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002bb8:	7dfb      	ldrb	r3, [r7, #23]
 8002bba:	2b01      	cmp	r3, #1
 8002bbc:	d105      	bne.n	8002bca <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bbe:	4b56      	ldr	r3, [pc, #344]	; (8002d18 <HAL_RCC_OscConfig+0x4e8>)
 8002bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc2:	4a55      	ldr	r2, [pc, #340]	; (8002d18 <HAL_RCC_OscConfig+0x4e8>)
 8002bc4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bc8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	699b      	ldr	r3, [r3, #24]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	f000 809b 	beq.w	8002d0a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002bd4:	4b50      	ldr	r3, [pc, #320]	; (8002d18 <HAL_RCC_OscConfig+0x4e8>)
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	f003 030c 	and.w	r3, r3, #12
 8002bdc:	2b08      	cmp	r3, #8
 8002bde:	d05c      	beq.n	8002c9a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	699b      	ldr	r3, [r3, #24]
 8002be4:	2b02      	cmp	r3, #2
 8002be6:	d141      	bne.n	8002c6c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002be8:	4b4c      	ldr	r3, [pc, #304]	; (8002d1c <HAL_RCC_OscConfig+0x4ec>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bee:	f7ff faeb 	bl	80021c8 <HAL_GetTick>
 8002bf2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bf4:	e008      	b.n	8002c08 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002bf6:	f7ff fae7 	bl	80021c8 <HAL_GetTick>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	1ad3      	subs	r3, r2, r3
 8002c00:	2b02      	cmp	r3, #2
 8002c02:	d901      	bls.n	8002c08 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002c04:	2303      	movs	r3, #3
 8002c06:	e081      	b.n	8002d0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c08:	4b43      	ldr	r3, [pc, #268]	; (8002d18 <HAL_RCC_OscConfig+0x4e8>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d1f0      	bne.n	8002bf6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	69da      	ldr	r2, [r3, #28]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6a1b      	ldr	r3, [r3, #32]
 8002c1c:	431a      	orrs	r2, r3
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c22:	019b      	lsls	r3, r3, #6
 8002c24:	431a      	orrs	r2, r3
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c2a:	085b      	lsrs	r3, r3, #1
 8002c2c:	3b01      	subs	r3, #1
 8002c2e:	041b      	lsls	r3, r3, #16
 8002c30:	431a      	orrs	r2, r3
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c36:	061b      	lsls	r3, r3, #24
 8002c38:	4937      	ldr	r1, [pc, #220]	; (8002d18 <HAL_RCC_OscConfig+0x4e8>)
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c3e:	4b37      	ldr	r3, [pc, #220]	; (8002d1c <HAL_RCC_OscConfig+0x4ec>)
 8002c40:	2201      	movs	r2, #1
 8002c42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c44:	f7ff fac0 	bl	80021c8 <HAL_GetTick>
 8002c48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c4a:	e008      	b.n	8002c5e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c4c:	f7ff fabc 	bl	80021c8 <HAL_GetTick>
 8002c50:	4602      	mov	r2, r0
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	1ad3      	subs	r3, r2, r3
 8002c56:	2b02      	cmp	r3, #2
 8002c58:	d901      	bls.n	8002c5e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8002c5a:	2303      	movs	r3, #3
 8002c5c:	e056      	b.n	8002d0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c5e:	4b2e      	ldr	r3, [pc, #184]	; (8002d18 <HAL_RCC_OscConfig+0x4e8>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d0f0      	beq.n	8002c4c <HAL_RCC_OscConfig+0x41c>
 8002c6a:	e04e      	b.n	8002d0a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c6c:	4b2b      	ldr	r3, [pc, #172]	; (8002d1c <HAL_RCC_OscConfig+0x4ec>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c72:	f7ff faa9 	bl	80021c8 <HAL_GetTick>
 8002c76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c78:	e008      	b.n	8002c8c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c7a:	f7ff faa5 	bl	80021c8 <HAL_GetTick>
 8002c7e:	4602      	mov	r2, r0
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	1ad3      	subs	r3, r2, r3
 8002c84:	2b02      	cmp	r3, #2
 8002c86:	d901      	bls.n	8002c8c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002c88:	2303      	movs	r3, #3
 8002c8a:	e03f      	b.n	8002d0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c8c:	4b22      	ldr	r3, [pc, #136]	; (8002d18 <HAL_RCC_OscConfig+0x4e8>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d1f0      	bne.n	8002c7a <HAL_RCC_OscConfig+0x44a>
 8002c98:	e037      	b.n	8002d0a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	699b      	ldr	r3, [r3, #24]
 8002c9e:	2b01      	cmp	r3, #1
 8002ca0:	d101      	bne.n	8002ca6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	e032      	b.n	8002d0c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002ca6:	4b1c      	ldr	r3, [pc, #112]	; (8002d18 <HAL_RCC_OscConfig+0x4e8>)
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	699b      	ldr	r3, [r3, #24]
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d028      	beq.n	8002d06 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cbe:	429a      	cmp	r2, r3
 8002cc0:	d121      	bne.n	8002d06 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d11a      	bne.n	8002d06 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002cd0:	68fa      	ldr	r2, [r7, #12]
 8002cd2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002cd6:	4013      	ands	r3, r2
 8002cd8:	687a      	ldr	r2, [r7, #4]
 8002cda:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002cdc:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d111      	bne.n	8002d06 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cec:	085b      	lsrs	r3, r3, #1
 8002cee:	3b01      	subs	r3, #1
 8002cf0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d107      	bne.n	8002d06 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d00:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d02:	429a      	cmp	r2, r3
 8002d04:	d001      	beq.n	8002d0a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
 8002d08:	e000      	b.n	8002d0c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8002d0a:	2300      	movs	r3, #0
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	3718      	adds	r7, #24
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}
 8002d14:	40007000 	.word	0x40007000
 8002d18:	40023800 	.word	0x40023800
 8002d1c:	42470060 	.word	0x42470060

08002d20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b084      	sub	sp, #16
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
 8002d28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d101      	bne.n	8002d34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	e0cc      	b.n	8002ece <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d34:	4b68      	ldr	r3, [pc, #416]	; (8002ed8 <HAL_RCC_ClockConfig+0x1b8>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f003 0307 	and.w	r3, r3, #7
 8002d3c:	683a      	ldr	r2, [r7, #0]
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	d90c      	bls.n	8002d5c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d42:	4b65      	ldr	r3, [pc, #404]	; (8002ed8 <HAL_RCC_ClockConfig+0x1b8>)
 8002d44:	683a      	ldr	r2, [r7, #0]
 8002d46:	b2d2      	uxtb	r2, r2
 8002d48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d4a:	4b63      	ldr	r3, [pc, #396]	; (8002ed8 <HAL_RCC_ClockConfig+0x1b8>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f003 0307 	and.w	r3, r3, #7
 8002d52:	683a      	ldr	r2, [r7, #0]
 8002d54:	429a      	cmp	r2, r3
 8002d56:	d001      	beq.n	8002d5c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	e0b8      	b.n	8002ece <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 0302 	and.w	r3, r3, #2
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d020      	beq.n	8002daa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f003 0304 	and.w	r3, r3, #4
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d005      	beq.n	8002d80 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d74:	4b59      	ldr	r3, [pc, #356]	; (8002edc <HAL_RCC_ClockConfig+0x1bc>)
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	4a58      	ldr	r2, [pc, #352]	; (8002edc <HAL_RCC_ClockConfig+0x1bc>)
 8002d7a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002d7e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f003 0308 	and.w	r3, r3, #8
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d005      	beq.n	8002d98 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d8c:	4b53      	ldr	r3, [pc, #332]	; (8002edc <HAL_RCC_ClockConfig+0x1bc>)
 8002d8e:	689b      	ldr	r3, [r3, #8]
 8002d90:	4a52      	ldr	r2, [pc, #328]	; (8002edc <HAL_RCC_ClockConfig+0x1bc>)
 8002d92:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002d96:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d98:	4b50      	ldr	r3, [pc, #320]	; (8002edc <HAL_RCC_ClockConfig+0x1bc>)
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	689b      	ldr	r3, [r3, #8]
 8002da4:	494d      	ldr	r1, [pc, #308]	; (8002edc <HAL_RCC_ClockConfig+0x1bc>)
 8002da6:	4313      	orrs	r3, r2
 8002da8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f003 0301 	and.w	r3, r3, #1
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d044      	beq.n	8002e40 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	2b01      	cmp	r3, #1
 8002dbc:	d107      	bne.n	8002dce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dbe:	4b47      	ldr	r3, [pc, #284]	; (8002edc <HAL_RCC_ClockConfig+0x1bc>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d119      	bne.n	8002dfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e07f      	b.n	8002ece <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	2b02      	cmp	r3, #2
 8002dd4:	d003      	beq.n	8002dde <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002dda:	2b03      	cmp	r3, #3
 8002ddc:	d107      	bne.n	8002dee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002dde:	4b3f      	ldr	r3, [pc, #252]	; (8002edc <HAL_RCC_ClockConfig+0x1bc>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d109      	bne.n	8002dfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e06f      	b.n	8002ece <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dee:	4b3b      	ldr	r3, [pc, #236]	; (8002edc <HAL_RCC_ClockConfig+0x1bc>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f003 0302 	and.w	r3, r3, #2
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d101      	bne.n	8002dfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e067      	b.n	8002ece <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002dfe:	4b37      	ldr	r3, [pc, #220]	; (8002edc <HAL_RCC_ClockConfig+0x1bc>)
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	f023 0203 	bic.w	r2, r3, #3
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	4934      	ldr	r1, [pc, #208]	; (8002edc <HAL_RCC_ClockConfig+0x1bc>)
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e10:	f7ff f9da 	bl	80021c8 <HAL_GetTick>
 8002e14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e16:	e00a      	b.n	8002e2e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e18:	f7ff f9d6 	bl	80021c8 <HAL_GetTick>
 8002e1c:	4602      	mov	r2, r0
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	1ad3      	subs	r3, r2, r3
 8002e22:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d901      	bls.n	8002e2e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	e04f      	b.n	8002ece <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e2e:	4b2b      	ldr	r3, [pc, #172]	; (8002edc <HAL_RCC_ClockConfig+0x1bc>)
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	f003 020c 	and.w	r2, r3, #12
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	009b      	lsls	r3, r3, #2
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d1eb      	bne.n	8002e18 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e40:	4b25      	ldr	r3, [pc, #148]	; (8002ed8 <HAL_RCC_ClockConfig+0x1b8>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f003 0307 	and.w	r3, r3, #7
 8002e48:	683a      	ldr	r2, [r7, #0]
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d20c      	bcs.n	8002e68 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e4e:	4b22      	ldr	r3, [pc, #136]	; (8002ed8 <HAL_RCC_ClockConfig+0x1b8>)
 8002e50:	683a      	ldr	r2, [r7, #0]
 8002e52:	b2d2      	uxtb	r2, r2
 8002e54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e56:	4b20      	ldr	r3, [pc, #128]	; (8002ed8 <HAL_RCC_ClockConfig+0x1b8>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f003 0307 	and.w	r3, r3, #7
 8002e5e:	683a      	ldr	r2, [r7, #0]
 8002e60:	429a      	cmp	r2, r3
 8002e62:	d001      	beq.n	8002e68 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	e032      	b.n	8002ece <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 0304 	and.w	r3, r3, #4
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d008      	beq.n	8002e86 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e74:	4b19      	ldr	r3, [pc, #100]	; (8002edc <HAL_RCC_ClockConfig+0x1bc>)
 8002e76:	689b      	ldr	r3, [r3, #8]
 8002e78:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	68db      	ldr	r3, [r3, #12]
 8002e80:	4916      	ldr	r1, [pc, #88]	; (8002edc <HAL_RCC_ClockConfig+0x1bc>)
 8002e82:	4313      	orrs	r3, r2
 8002e84:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 0308 	and.w	r3, r3, #8
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d009      	beq.n	8002ea6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e92:	4b12      	ldr	r3, [pc, #72]	; (8002edc <HAL_RCC_ClockConfig+0x1bc>)
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	691b      	ldr	r3, [r3, #16]
 8002e9e:	00db      	lsls	r3, r3, #3
 8002ea0:	490e      	ldr	r1, [pc, #56]	; (8002edc <HAL_RCC_ClockConfig+0x1bc>)
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002ea6:	f000 f821 	bl	8002eec <HAL_RCC_GetSysClockFreq>
 8002eaa:	4601      	mov	r1, r0
 8002eac:	4b0b      	ldr	r3, [pc, #44]	; (8002edc <HAL_RCC_ClockConfig+0x1bc>)
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	091b      	lsrs	r3, r3, #4
 8002eb2:	f003 030f 	and.w	r3, r3, #15
 8002eb6:	4a0a      	ldr	r2, [pc, #40]	; (8002ee0 <HAL_RCC_ClockConfig+0x1c0>)
 8002eb8:	5cd3      	ldrb	r3, [r2, r3]
 8002eba:	fa21 f303 	lsr.w	r3, r1, r3
 8002ebe:	4a09      	ldr	r2, [pc, #36]	; (8002ee4 <HAL_RCC_ClockConfig+0x1c4>)
 8002ec0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002ec2:	4b09      	ldr	r3, [pc, #36]	; (8002ee8 <HAL_RCC_ClockConfig+0x1c8>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f7fe ffd4 	bl	8001e74 <HAL_InitTick>

  return HAL_OK;
 8002ecc:	2300      	movs	r3, #0
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	3710      	adds	r7, #16
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	bf00      	nop
 8002ed8:	40023c00 	.word	0x40023c00
 8002edc:	40023800 	.word	0x40023800
 8002ee0:	0800b538 	.word	0x0800b538
 8002ee4:	20000070 	.word	0x20000070
 8002ee8:	20000074 	.word	0x20000074

08002eec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002eec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002eee:	b085      	sub	sp, #20
 8002ef0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	607b      	str	r3, [r7, #4]
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	60fb      	str	r3, [r7, #12]
 8002efa:	2300      	movs	r3, #0
 8002efc:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002efe:	2300      	movs	r3, #0
 8002f00:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002f02:	4b50      	ldr	r3, [pc, #320]	; (8003044 <HAL_RCC_GetSysClockFreq+0x158>)
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	f003 030c 	and.w	r3, r3, #12
 8002f0a:	2b04      	cmp	r3, #4
 8002f0c:	d007      	beq.n	8002f1e <HAL_RCC_GetSysClockFreq+0x32>
 8002f0e:	2b08      	cmp	r3, #8
 8002f10:	d008      	beq.n	8002f24 <HAL_RCC_GetSysClockFreq+0x38>
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	f040 808d 	bne.w	8003032 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002f18:	4b4b      	ldr	r3, [pc, #300]	; (8003048 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002f1a:	60bb      	str	r3, [r7, #8]
       break;
 8002f1c:	e08c      	b.n	8003038 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002f1e:	4b4b      	ldr	r3, [pc, #300]	; (800304c <HAL_RCC_GetSysClockFreq+0x160>)
 8002f20:	60bb      	str	r3, [r7, #8]
      break;
 8002f22:	e089      	b.n	8003038 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f24:	4b47      	ldr	r3, [pc, #284]	; (8003044 <HAL_RCC_GetSysClockFreq+0x158>)
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002f2c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002f2e:	4b45      	ldr	r3, [pc, #276]	; (8003044 <HAL_RCC_GetSysClockFreq+0x158>)
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d023      	beq.n	8002f82 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f3a:	4b42      	ldr	r3, [pc, #264]	; (8003044 <HAL_RCC_GetSysClockFreq+0x158>)
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	099b      	lsrs	r3, r3, #6
 8002f40:	f04f 0400 	mov.w	r4, #0
 8002f44:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002f48:	f04f 0200 	mov.w	r2, #0
 8002f4c:	ea03 0501 	and.w	r5, r3, r1
 8002f50:	ea04 0602 	and.w	r6, r4, r2
 8002f54:	4a3d      	ldr	r2, [pc, #244]	; (800304c <HAL_RCC_GetSysClockFreq+0x160>)
 8002f56:	fb02 f106 	mul.w	r1, r2, r6
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	fb02 f205 	mul.w	r2, r2, r5
 8002f60:	440a      	add	r2, r1
 8002f62:	493a      	ldr	r1, [pc, #232]	; (800304c <HAL_RCC_GetSysClockFreq+0x160>)
 8002f64:	fba5 0101 	umull	r0, r1, r5, r1
 8002f68:	1853      	adds	r3, r2, r1
 8002f6a:	4619      	mov	r1, r3
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	f04f 0400 	mov.w	r4, #0
 8002f72:	461a      	mov	r2, r3
 8002f74:	4623      	mov	r3, r4
 8002f76:	f7fd f993 	bl	80002a0 <__aeabi_uldivmod>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	460c      	mov	r4, r1
 8002f7e:	60fb      	str	r3, [r7, #12]
 8002f80:	e049      	b.n	8003016 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f82:	4b30      	ldr	r3, [pc, #192]	; (8003044 <HAL_RCC_GetSysClockFreq+0x158>)
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	099b      	lsrs	r3, r3, #6
 8002f88:	f04f 0400 	mov.w	r4, #0
 8002f8c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002f90:	f04f 0200 	mov.w	r2, #0
 8002f94:	ea03 0501 	and.w	r5, r3, r1
 8002f98:	ea04 0602 	and.w	r6, r4, r2
 8002f9c:	4629      	mov	r1, r5
 8002f9e:	4632      	mov	r2, r6
 8002fa0:	f04f 0300 	mov.w	r3, #0
 8002fa4:	f04f 0400 	mov.w	r4, #0
 8002fa8:	0154      	lsls	r4, r2, #5
 8002faa:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002fae:	014b      	lsls	r3, r1, #5
 8002fb0:	4619      	mov	r1, r3
 8002fb2:	4622      	mov	r2, r4
 8002fb4:	1b49      	subs	r1, r1, r5
 8002fb6:	eb62 0206 	sbc.w	r2, r2, r6
 8002fba:	f04f 0300 	mov.w	r3, #0
 8002fbe:	f04f 0400 	mov.w	r4, #0
 8002fc2:	0194      	lsls	r4, r2, #6
 8002fc4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002fc8:	018b      	lsls	r3, r1, #6
 8002fca:	1a5b      	subs	r3, r3, r1
 8002fcc:	eb64 0402 	sbc.w	r4, r4, r2
 8002fd0:	f04f 0100 	mov.w	r1, #0
 8002fd4:	f04f 0200 	mov.w	r2, #0
 8002fd8:	00e2      	lsls	r2, r4, #3
 8002fda:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002fde:	00d9      	lsls	r1, r3, #3
 8002fe0:	460b      	mov	r3, r1
 8002fe2:	4614      	mov	r4, r2
 8002fe4:	195b      	adds	r3, r3, r5
 8002fe6:	eb44 0406 	adc.w	r4, r4, r6
 8002fea:	f04f 0100 	mov.w	r1, #0
 8002fee:	f04f 0200 	mov.w	r2, #0
 8002ff2:	02a2      	lsls	r2, r4, #10
 8002ff4:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002ff8:	0299      	lsls	r1, r3, #10
 8002ffa:	460b      	mov	r3, r1
 8002ffc:	4614      	mov	r4, r2
 8002ffe:	4618      	mov	r0, r3
 8003000:	4621      	mov	r1, r4
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	f04f 0400 	mov.w	r4, #0
 8003008:	461a      	mov	r2, r3
 800300a:	4623      	mov	r3, r4
 800300c:	f7fd f948 	bl	80002a0 <__aeabi_uldivmod>
 8003010:	4603      	mov	r3, r0
 8003012:	460c      	mov	r4, r1
 8003014:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003016:	4b0b      	ldr	r3, [pc, #44]	; (8003044 <HAL_RCC_GetSysClockFreq+0x158>)
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	0c1b      	lsrs	r3, r3, #16
 800301c:	f003 0303 	and.w	r3, r3, #3
 8003020:	3301      	adds	r3, #1
 8003022:	005b      	lsls	r3, r3, #1
 8003024:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003026:	68fa      	ldr	r2, [r7, #12]
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	fbb2 f3f3 	udiv	r3, r2, r3
 800302e:	60bb      	str	r3, [r7, #8]
      break;
 8003030:	e002      	b.n	8003038 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003032:	4b05      	ldr	r3, [pc, #20]	; (8003048 <HAL_RCC_GetSysClockFreq+0x15c>)
 8003034:	60bb      	str	r3, [r7, #8]
      break;
 8003036:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003038:	68bb      	ldr	r3, [r7, #8]
}
 800303a:	4618      	mov	r0, r3
 800303c:	3714      	adds	r7, #20
 800303e:	46bd      	mov	sp, r7
 8003040:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003042:	bf00      	nop
 8003044:	40023800 	.word	0x40023800
 8003048:	00f42400 	.word	0x00f42400
 800304c:	017d7840 	.word	0x017d7840

08003050 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003050:	b480      	push	{r7}
 8003052:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003054:	4b03      	ldr	r3, [pc, #12]	; (8003064 <HAL_RCC_GetHCLKFreq+0x14>)
 8003056:	681b      	ldr	r3, [r3, #0]
}
 8003058:	4618      	mov	r0, r3
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr
 8003062:	bf00      	nop
 8003064:	20000070 	.word	0x20000070

08003068 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800306c:	f7ff fff0 	bl	8003050 <HAL_RCC_GetHCLKFreq>
 8003070:	4601      	mov	r1, r0
 8003072:	4b05      	ldr	r3, [pc, #20]	; (8003088 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003074:	689b      	ldr	r3, [r3, #8]
 8003076:	0a9b      	lsrs	r3, r3, #10
 8003078:	f003 0307 	and.w	r3, r3, #7
 800307c:	4a03      	ldr	r2, [pc, #12]	; (800308c <HAL_RCC_GetPCLK1Freq+0x24>)
 800307e:	5cd3      	ldrb	r3, [r2, r3]
 8003080:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003084:	4618      	mov	r0, r3
 8003086:	bd80      	pop	{r7, pc}
 8003088:	40023800 	.word	0x40023800
 800308c:	0800b548 	.word	0x0800b548

08003090 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003094:	f7ff ffdc 	bl	8003050 <HAL_RCC_GetHCLKFreq>
 8003098:	4601      	mov	r1, r0
 800309a:	4b05      	ldr	r3, [pc, #20]	; (80030b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	0b5b      	lsrs	r3, r3, #13
 80030a0:	f003 0307 	and.w	r3, r3, #7
 80030a4:	4a03      	ldr	r2, [pc, #12]	; (80030b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80030a6:	5cd3      	ldrb	r3, [r2, r3]
 80030a8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	bd80      	pop	{r7, pc}
 80030b0:	40023800 	.word	0x40023800
 80030b4:	0800b548 	.word	0x0800b548

080030b8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b083      	sub	sp, #12
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
 80030c0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	220f      	movs	r2, #15
 80030c6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80030c8:	4b12      	ldr	r3, [pc, #72]	; (8003114 <HAL_RCC_GetClockConfig+0x5c>)
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	f003 0203 	and.w	r2, r3, #3
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80030d4:	4b0f      	ldr	r3, [pc, #60]	; (8003114 <HAL_RCC_GetClockConfig+0x5c>)
 80030d6:	689b      	ldr	r3, [r3, #8]
 80030d8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80030e0:	4b0c      	ldr	r3, [pc, #48]	; (8003114 <HAL_RCC_GetClockConfig+0x5c>)
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80030ec:	4b09      	ldr	r3, [pc, #36]	; (8003114 <HAL_RCC_GetClockConfig+0x5c>)
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	08db      	lsrs	r3, r3, #3
 80030f2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80030fa:	4b07      	ldr	r3, [pc, #28]	; (8003118 <HAL_RCC_GetClockConfig+0x60>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f003 0207 	and.w	r2, r3, #7
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	601a      	str	r2, [r3, #0]
}
 8003106:	bf00      	nop
 8003108:	370c      	adds	r7, #12
 800310a:	46bd      	mov	sp, r7
 800310c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003110:	4770      	bx	lr
 8003112:	bf00      	nop
 8003114:	40023800 	.word	0x40023800
 8003118:	40023c00 	.word	0x40023c00

0800311c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b082      	sub	sp, #8
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d101      	bne.n	800312e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800312a:	2301      	movs	r3, #1
 800312c:	e07b      	b.n	8003226 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003132:	2b00      	cmp	r3, #0
 8003134:	d108      	bne.n	8003148 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800313e:	d009      	beq.n	8003154 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2200      	movs	r2, #0
 8003144:	61da      	str	r2, [r3, #28]
 8003146:	e005      	b.n	8003154 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2200      	movs	r2, #0
 800314c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2200      	movs	r2, #0
 8003152:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2200      	movs	r2, #0
 8003158:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003160:	b2db      	uxtb	r3, r3
 8003162:	2b00      	cmp	r3, #0
 8003164:	d106      	bne.n	8003174 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2200      	movs	r2, #0
 800316a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800316e:	6878      	ldr	r0, [r7, #4]
 8003170:	f7fe fde8 	bl	8001d44 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2202      	movs	r2, #2
 8003178:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800318a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	689b      	ldr	r3, [r3, #8]
 8003198:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800319c:	431a      	orrs	r2, r3
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	68db      	ldr	r3, [r3, #12]
 80031a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80031a6:	431a      	orrs	r2, r3
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	691b      	ldr	r3, [r3, #16]
 80031ac:	f003 0302 	and.w	r3, r3, #2
 80031b0:	431a      	orrs	r2, r3
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	695b      	ldr	r3, [r3, #20]
 80031b6:	f003 0301 	and.w	r3, r3, #1
 80031ba:	431a      	orrs	r2, r3
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	699b      	ldr	r3, [r3, #24]
 80031c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031c4:	431a      	orrs	r2, r3
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	69db      	ldr	r3, [r3, #28]
 80031ca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80031ce:	431a      	orrs	r2, r3
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6a1b      	ldr	r3, [r3, #32]
 80031d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031d8:	ea42 0103 	orr.w	r1, r2, r3
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031e0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	430a      	orrs	r2, r1
 80031ea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	699b      	ldr	r3, [r3, #24]
 80031f0:	0c1b      	lsrs	r3, r3, #16
 80031f2:	f003 0104 	and.w	r1, r3, #4
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031fa:	f003 0210 	and.w	r2, r3, #16
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	430a      	orrs	r2, r1
 8003204:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	69da      	ldr	r2, [r3, #28]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003214:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2200      	movs	r2, #0
 800321a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2201      	movs	r2, #1
 8003220:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003224:	2300      	movs	r3, #0
}
 8003226:	4618      	mov	r0, r3
 8003228:	3708      	adds	r7, #8
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}

0800322e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800322e:	b580      	push	{r7, lr}
 8003230:	b088      	sub	sp, #32
 8003232:	af00      	add	r7, sp, #0
 8003234:	60f8      	str	r0, [r7, #12]
 8003236:	60b9      	str	r1, [r7, #8]
 8003238:	603b      	str	r3, [r7, #0]
 800323a:	4613      	mov	r3, r2
 800323c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800323e:	2300      	movs	r3, #0
 8003240:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003248:	2b01      	cmp	r3, #1
 800324a:	d101      	bne.n	8003250 <HAL_SPI_Transmit+0x22>
 800324c:	2302      	movs	r3, #2
 800324e:	e126      	b.n	800349e <HAL_SPI_Transmit+0x270>
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	2201      	movs	r2, #1
 8003254:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003258:	f7fe ffb6 	bl	80021c8 <HAL_GetTick>
 800325c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800325e:	88fb      	ldrh	r3, [r7, #6]
 8003260:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003268:	b2db      	uxtb	r3, r3
 800326a:	2b01      	cmp	r3, #1
 800326c:	d002      	beq.n	8003274 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800326e:	2302      	movs	r3, #2
 8003270:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003272:	e10b      	b.n	800348c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d002      	beq.n	8003280 <HAL_SPI_Transmit+0x52>
 800327a:	88fb      	ldrh	r3, [r7, #6]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d102      	bne.n	8003286 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003284:	e102      	b.n	800348c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2203      	movs	r2, #3
 800328a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2200      	movs	r2, #0
 8003292:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	68ba      	ldr	r2, [r7, #8]
 8003298:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	88fa      	ldrh	r2, [r7, #6]
 800329e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	88fa      	ldrh	r2, [r7, #6]
 80032a4:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	2200      	movs	r2, #0
 80032aa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2200      	movs	r2, #0
 80032b0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2200      	movs	r2, #0
 80032b6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	2200      	movs	r2, #0
 80032bc:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	2200      	movs	r2, #0
 80032c2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80032cc:	d10f      	bne.n	80032ee <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80032dc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80032ec:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032f8:	2b40      	cmp	r3, #64	; 0x40
 80032fa:	d007      	beq.n	800330c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800330a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	68db      	ldr	r3, [r3, #12]
 8003310:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003314:	d14b      	bne.n	80033ae <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d002      	beq.n	8003324 <HAL_SPI_Transmit+0xf6>
 800331e:	8afb      	ldrh	r3, [r7, #22]
 8003320:	2b01      	cmp	r3, #1
 8003322:	d13e      	bne.n	80033a2 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003328:	881a      	ldrh	r2, [r3, #0]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003334:	1c9a      	adds	r2, r3, #2
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800333e:	b29b      	uxth	r3, r3
 8003340:	3b01      	subs	r3, #1
 8003342:	b29a      	uxth	r2, r3
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003348:	e02b      	b.n	80033a2 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	689b      	ldr	r3, [r3, #8]
 8003350:	f003 0302 	and.w	r3, r3, #2
 8003354:	2b02      	cmp	r3, #2
 8003356:	d112      	bne.n	800337e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800335c:	881a      	ldrh	r2, [r3, #0]
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003368:	1c9a      	adds	r2, r3, #2
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003372:	b29b      	uxth	r3, r3
 8003374:	3b01      	subs	r3, #1
 8003376:	b29a      	uxth	r2, r3
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	86da      	strh	r2, [r3, #54]	; 0x36
 800337c:	e011      	b.n	80033a2 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800337e:	f7fe ff23 	bl	80021c8 <HAL_GetTick>
 8003382:	4602      	mov	r2, r0
 8003384:	69bb      	ldr	r3, [r7, #24]
 8003386:	1ad3      	subs	r3, r2, r3
 8003388:	683a      	ldr	r2, [r7, #0]
 800338a:	429a      	cmp	r2, r3
 800338c:	d803      	bhi.n	8003396 <HAL_SPI_Transmit+0x168>
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003394:	d102      	bne.n	800339c <HAL_SPI_Transmit+0x16e>
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d102      	bne.n	80033a2 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800339c:	2303      	movs	r3, #3
 800339e:	77fb      	strb	r3, [r7, #31]
          goto error;
 80033a0:	e074      	b.n	800348c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80033a6:	b29b      	uxth	r3, r3
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d1ce      	bne.n	800334a <HAL_SPI_Transmit+0x11c>
 80033ac:	e04c      	b.n	8003448 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d002      	beq.n	80033bc <HAL_SPI_Transmit+0x18e>
 80033b6:	8afb      	ldrh	r3, [r7, #22]
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	d140      	bne.n	800343e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	330c      	adds	r3, #12
 80033c6:	7812      	ldrb	r2, [r2, #0]
 80033c8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ce:	1c5a      	adds	r2, r3, #1
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80033d8:	b29b      	uxth	r3, r3
 80033da:	3b01      	subs	r3, #1
 80033dc:	b29a      	uxth	r2, r3
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80033e2:	e02c      	b.n	800343e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	f003 0302 	and.w	r3, r3, #2
 80033ee:	2b02      	cmp	r3, #2
 80033f0:	d113      	bne.n	800341a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	330c      	adds	r3, #12
 80033fc:	7812      	ldrb	r2, [r2, #0]
 80033fe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003404:	1c5a      	adds	r2, r3, #1
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800340e:	b29b      	uxth	r3, r3
 8003410:	3b01      	subs	r3, #1
 8003412:	b29a      	uxth	r2, r3
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	86da      	strh	r2, [r3, #54]	; 0x36
 8003418:	e011      	b.n	800343e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800341a:	f7fe fed5 	bl	80021c8 <HAL_GetTick>
 800341e:	4602      	mov	r2, r0
 8003420:	69bb      	ldr	r3, [r7, #24]
 8003422:	1ad3      	subs	r3, r2, r3
 8003424:	683a      	ldr	r2, [r7, #0]
 8003426:	429a      	cmp	r2, r3
 8003428:	d803      	bhi.n	8003432 <HAL_SPI_Transmit+0x204>
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003430:	d102      	bne.n	8003438 <HAL_SPI_Transmit+0x20a>
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d102      	bne.n	800343e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8003438:	2303      	movs	r3, #3
 800343a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800343c:	e026      	b.n	800348c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003442:	b29b      	uxth	r3, r3
 8003444:	2b00      	cmp	r3, #0
 8003446:	d1cd      	bne.n	80033e4 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003448:	69ba      	ldr	r2, [r7, #24]
 800344a:	6839      	ldr	r1, [r7, #0]
 800344c:	68f8      	ldr	r0, [r7, #12]
 800344e:	f000 fa63 	bl	8003918 <SPI_EndRxTxTransaction>
 8003452:	4603      	mov	r3, r0
 8003454:	2b00      	cmp	r3, #0
 8003456:	d002      	beq.n	800345e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2220      	movs	r2, #32
 800345c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	689b      	ldr	r3, [r3, #8]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d10a      	bne.n	800347c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003466:	2300      	movs	r3, #0
 8003468:	613b      	str	r3, [r7, #16]
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	68db      	ldr	r3, [r3, #12]
 8003470:	613b      	str	r3, [r7, #16]
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	613b      	str	r3, [r7, #16]
 800347a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003480:	2b00      	cmp	r3, #0
 8003482:	d002      	beq.n	800348a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8003484:	2301      	movs	r3, #1
 8003486:	77fb      	strb	r3, [r7, #31]
 8003488:	e000      	b.n	800348c <HAL_SPI_Transmit+0x25e>
  }

error:
 800348a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2201      	movs	r2, #1
 8003490:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	2200      	movs	r2, #0
 8003498:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800349c:	7ffb      	ldrb	r3, [r7, #31]
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3720      	adds	r7, #32
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}

080034a6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80034a6:	b580      	push	{r7, lr}
 80034a8:	b08c      	sub	sp, #48	; 0x30
 80034aa:	af00      	add	r7, sp, #0
 80034ac:	60f8      	str	r0, [r7, #12]
 80034ae:	60b9      	str	r1, [r7, #8]
 80034b0:	607a      	str	r2, [r7, #4]
 80034b2:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80034b4:	2301      	movs	r3, #1
 80034b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80034b8:	2300      	movs	r3, #0
 80034ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80034c4:	2b01      	cmp	r3, #1
 80034c6:	d101      	bne.n	80034cc <HAL_SPI_TransmitReceive+0x26>
 80034c8:	2302      	movs	r3, #2
 80034ca:	e18a      	b.n	80037e2 <HAL_SPI_TransmitReceive+0x33c>
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2201      	movs	r2, #1
 80034d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80034d4:	f7fe fe78 	bl	80021c8 <HAL_GetTick>
 80034d8:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80034e0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80034ea:	887b      	ldrh	r3, [r7, #2]
 80034ec:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80034ee:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d00f      	beq.n	8003516 <HAL_SPI_TransmitReceive+0x70>
 80034f6:	69fb      	ldr	r3, [r7, #28]
 80034f8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80034fc:	d107      	bne.n	800350e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d103      	bne.n	800350e <HAL_SPI_TransmitReceive+0x68>
 8003506:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800350a:	2b04      	cmp	r3, #4
 800350c:	d003      	beq.n	8003516 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800350e:	2302      	movs	r3, #2
 8003510:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003514:	e15b      	b.n	80037ce <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d005      	beq.n	8003528 <HAL_SPI_TransmitReceive+0x82>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d002      	beq.n	8003528 <HAL_SPI_TransmitReceive+0x82>
 8003522:	887b      	ldrh	r3, [r7, #2]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d103      	bne.n	8003530 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003528:	2301      	movs	r3, #1
 800352a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800352e:	e14e      	b.n	80037ce <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003536:	b2db      	uxtb	r3, r3
 8003538:	2b04      	cmp	r3, #4
 800353a:	d003      	beq.n	8003544 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	2205      	movs	r2, #5
 8003540:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2200      	movs	r2, #0
 8003548:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	687a      	ldr	r2, [r7, #4]
 800354e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	887a      	ldrh	r2, [r7, #2]
 8003554:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	887a      	ldrh	r2, [r7, #2]
 800355a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	68ba      	ldr	r2, [r7, #8]
 8003560:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	887a      	ldrh	r2, [r7, #2]
 8003566:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	887a      	ldrh	r2, [r7, #2]
 800356c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2200      	movs	r2, #0
 8003572:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2200      	movs	r2, #0
 8003578:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003584:	2b40      	cmp	r3, #64	; 0x40
 8003586:	d007      	beq.n	8003598 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003596:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	68db      	ldr	r3, [r3, #12]
 800359c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80035a0:	d178      	bne.n	8003694 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d002      	beq.n	80035b0 <HAL_SPI_TransmitReceive+0x10a>
 80035aa:	8b7b      	ldrh	r3, [r7, #26]
 80035ac:	2b01      	cmp	r3, #1
 80035ae:	d166      	bne.n	800367e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035b4:	881a      	ldrh	r2, [r3, #0]
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035c0:	1c9a      	adds	r2, r3, #2
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80035ca:	b29b      	uxth	r3, r3
 80035cc:	3b01      	subs	r3, #1
 80035ce:	b29a      	uxth	r2, r3
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80035d4:	e053      	b.n	800367e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	f003 0302 	and.w	r3, r3, #2
 80035e0:	2b02      	cmp	r3, #2
 80035e2:	d11b      	bne.n	800361c <HAL_SPI_TransmitReceive+0x176>
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80035e8:	b29b      	uxth	r3, r3
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d016      	beq.n	800361c <HAL_SPI_TransmitReceive+0x176>
 80035ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035f0:	2b01      	cmp	r3, #1
 80035f2:	d113      	bne.n	800361c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035f8:	881a      	ldrh	r2, [r3, #0]
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003604:	1c9a      	adds	r2, r3, #2
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800360e:	b29b      	uxth	r3, r3
 8003610:	3b01      	subs	r3, #1
 8003612:	b29a      	uxth	r2, r3
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003618:	2300      	movs	r3, #0
 800361a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	689b      	ldr	r3, [r3, #8]
 8003622:	f003 0301 	and.w	r3, r3, #1
 8003626:	2b01      	cmp	r3, #1
 8003628:	d119      	bne.n	800365e <HAL_SPI_TransmitReceive+0x1b8>
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800362e:	b29b      	uxth	r3, r3
 8003630:	2b00      	cmp	r3, #0
 8003632:	d014      	beq.n	800365e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	68da      	ldr	r2, [r3, #12]
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800363e:	b292      	uxth	r2, r2
 8003640:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003646:	1c9a      	adds	r2, r3, #2
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003650:	b29b      	uxth	r3, r3
 8003652:	3b01      	subs	r3, #1
 8003654:	b29a      	uxth	r2, r3
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800365a:	2301      	movs	r3, #1
 800365c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800365e:	f7fe fdb3 	bl	80021c8 <HAL_GetTick>
 8003662:	4602      	mov	r2, r0
 8003664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003666:	1ad3      	subs	r3, r2, r3
 8003668:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800366a:	429a      	cmp	r2, r3
 800366c:	d807      	bhi.n	800367e <HAL_SPI_TransmitReceive+0x1d8>
 800366e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003670:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003674:	d003      	beq.n	800367e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8003676:	2303      	movs	r3, #3
 8003678:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800367c:	e0a7      	b.n	80037ce <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003682:	b29b      	uxth	r3, r3
 8003684:	2b00      	cmp	r3, #0
 8003686:	d1a6      	bne.n	80035d6 <HAL_SPI_TransmitReceive+0x130>
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800368c:	b29b      	uxth	r3, r3
 800368e:	2b00      	cmp	r3, #0
 8003690:	d1a1      	bne.n	80035d6 <HAL_SPI_TransmitReceive+0x130>
 8003692:	e07c      	b.n	800378e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d002      	beq.n	80036a2 <HAL_SPI_TransmitReceive+0x1fc>
 800369c:	8b7b      	ldrh	r3, [r7, #26]
 800369e:	2b01      	cmp	r3, #1
 80036a0:	d16b      	bne.n	800377a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	330c      	adds	r3, #12
 80036ac:	7812      	ldrb	r2, [r2, #0]
 80036ae:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036b4:	1c5a      	adds	r2, r3, #1
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80036be:	b29b      	uxth	r3, r3
 80036c0:	3b01      	subs	r3, #1
 80036c2:	b29a      	uxth	r2, r3
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80036c8:	e057      	b.n	800377a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	f003 0302 	and.w	r3, r3, #2
 80036d4:	2b02      	cmp	r3, #2
 80036d6:	d11c      	bne.n	8003712 <HAL_SPI_TransmitReceive+0x26c>
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80036dc:	b29b      	uxth	r3, r3
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d017      	beq.n	8003712 <HAL_SPI_TransmitReceive+0x26c>
 80036e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d114      	bne.n	8003712 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	330c      	adds	r3, #12
 80036f2:	7812      	ldrb	r2, [r2, #0]
 80036f4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036fa:	1c5a      	adds	r2, r3, #1
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003704:	b29b      	uxth	r3, r3
 8003706:	3b01      	subs	r3, #1
 8003708:	b29a      	uxth	r2, r3
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800370e:	2300      	movs	r3, #0
 8003710:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	f003 0301 	and.w	r3, r3, #1
 800371c:	2b01      	cmp	r3, #1
 800371e:	d119      	bne.n	8003754 <HAL_SPI_TransmitReceive+0x2ae>
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003724:	b29b      	uxth	r3, r3
 8003726:	2b00      	cmp	r3, #0
 8003728:	d014      	beq.n	8003754 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	68da      	ldr	r2, [r3, #12]
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003734:	b2d2      	uxtb	r2, r2
 8003736:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800373c:	1c5a      	adds	r2, r3, #1
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003746:	b29b      	uxth	r3, r3
 8003748:	3b01      	subs	r3, #1
 800374a:	b29a      	uxth	r2, r3
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003750:	2301      	movs	r3, #1
 8003752:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003754:	f7fe fd38 	bl	80021c8 <HAL_GetTick>
 8003758:	4602      	mov	r2, r0
 800375a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800375c:	1ad3      	subs	r3, r2, r3
 800375e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003760:	429a      	cmp	r2, r3
 8003762:	d803      	bhi.n	800376c <HAL_SPI_TransmitReceive+0x2c6>
 8003764:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003766:	f1b3 3fff 	cmp.w	r3, #4294967295
 800376a:	d102      	bne.n	8003772 <HAL_SPI_TransmitReceive+0x2cc>
 800376c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800376e:	2b00      	cmp	r3, #0
 8003770:	d103      	bne.n	800377a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8003772:	2303      	movs	r3, #3
 8003774:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003778:	e029      	b.n	80037ce <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800377e:	b29b      	uxth	r3, r3
 8003780:	2b00      	cmp	r3, #0
 8003782:	d1a2      	bne.n	80036ca <HAL_SPI_TransmitReceive+0x224>
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003788:	b29b      	uxth	r3, r3
 800378a:	2b00      	cmp	r3, #0
 800378c:	d19d      	bne.n	80036ca <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800378e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003790:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003792:	68f8      	ldr	r0, [r7, #12]
 8003794:	f000 f8c0 	bl	8003918 <SPI_EndRxTxTransaction>
 8003798:	4603      	mov	r3, r0
 800379a:	2b00      	cmp	r3, #0
 800379c:	d006      	beq.n	80037ac <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800379e:	2301      	movs	r3, #1
 80037a0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	2220      	movs	r2, #32
 80037a8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80037aa:	e010      	b.n	80037ce <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	689b      	ldr	r3, [r3, #8]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d10b      	bne.n	80037cc <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80037b4:	2300      	movs	r3, #0
 80037b6:	617b      	str	r3, [r7, #20]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	68db      	ldr	r3, [r3, #12]
 80037be:	617b      	str	r3, [r7, #20]
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	617b      	str	r3, [r7, #20]
 80037c8:	697b      	ldr	r3, [r7, #20]
 80037ca:	e000      	b.n	80037ce <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80037cc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2201      	movs	r2, #1
 80037d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2200      	movs	r2, #0
 80037da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80037de:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3730      	adds	r7, #48	; 0x30
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}

080037ea <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80037ea:	b480      	push	{r7}
 80037ec:	b083      	sub	sp, #12
 80037ee:	af00      	add	r7, sp, #0
 80037f0:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80037f8:	b2db      	uxtb	r3, r3
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	370c      	adds	r7, #12
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr
	...

08003808 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b088      	sub	sp, #32
 800380c:	af00      	add	r7, sp, #0
 800380e:	60f8      	str	r0, [r7, #12]
 8003810:	60b9      	str	r1, [r7, #8]
 8003812:	603b      	str	r3, [r7, #0]
 8003814:	4613      	mov	r3, r2
 8003816:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003818:	f7fe fcd6 	bl	80021c8 <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003820:	1a9b      	subs	r3, r3, r2
 8003822:	683a      	ldr	r2, [r7, #0]
 8003824:	4413      	add	r3, r2
 8003826:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003828:	f7fe fcce 	bl	80021c8 <HAL_GetTick>
 800382c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800382e:	4b39      	ldr	r3, [pc, #228]	; (8003914 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	015b      	lsls	r3, r3, #5
 8003834:	0d1b      	lsrs	r3, r3, #20
 8003836:	69fa      	ldr	r2, [r7, #28]
 8003838:	fb02 f303 	mul.w	r3, r2, r3
 800383c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800383e:	e054      	b.n	80038ea <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003846:	d050      	beq.n	80038ea <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003848:	f7fe fcbe 	bl	80021c8 <HAL_GetTick>
 800384c:	4602      	mov	r2, r0
 800384e:	69bb      	ldr	r3, [r7, #24]
 8003850:	1ad3      	subs	r3, r2, r3
 8003852:	69fa      	ldr	r2, [r7, #28]
 8003854:	429a      	cmp	r2, r3
 8003856:	d902      	bls.n	800385e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003858:	69fb      	ldr	r3, [r7, #28]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d13d      	bne.n	80038da <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	685a      	ldr	r2, [r3, #4]
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800386c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003876:	d111      	bne.n	800389c <SPI_WaitFlagStateUntilTimeout+0x94>
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	689b      	ldr	r3, [r3, #8]
 800387c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003880:	d004      	beq.n	800388c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	689b      	ldr	r3, [r3, #8]
 8003886:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800388a:	d107      	bne.n	800389c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	681a      	ldr	r2, [r3, #0]
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800389a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80038a4:	d10f      	bne.n	80038c6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80038b4:	601a      	str	r2, [r3, #0]
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80038c4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2201      	movs	r2, #1
 80038ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2200      	movs	r2, #0
 80038d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80038d6:	2303      	movs	r3, #3
 80038d8:	e017      	b.n	800390a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d101      	bne.n	80038e4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80038e0:	2300      	movs	r3, #0
 80038e2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80038e4:	697b      	ldr	r3, [r7, #20]
 80038e6:	3b01      	subs	r3, #1
 80038e8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	689a      	ldr	r2, [r3, #8]
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	4013      	ands	r3, r2
 80038f4:	68ba      	ldr	r2, [r7, #8]
 80038f6:	429a      	cmp	r2, r3
 80038f8:	bf0c      	ite	eq
 80038fa:	2301      	moveq	r3, #1
 80038fc:	2300      	movne	r3, #0
 80038fe:	b2db      	uxtb	r3, r3
 8003900:	461a      	mov	r2, r3
 8003902:	79fb      	ldrb	r3, [r7, #7]
 8003904:	429a      	cmp	r2, r3
 8003906:	d19b      	bne.n	8003840 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003908:	2300      	movs	r3, #0
}
 800390a:	4618      	mov	r0, r3
 800390c:	3720      	adds	r7, #32
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}
 8003912:	bf00      	nop
 8003914:	20000070 	.word	0x20000070

08003918 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b088      	sub	sp, #32
 800391c:	af02      	add	r7, sp, #8
 800391e:	60f8      	str	r0, [r7, #12]
 8003920:	60b9      	str	r1, [r7, #8]
 8003922:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003924:	4b1b      	ldr	r3, [pc, #108]	; (8003994 <SPI_EndRxTxTransaction+0x7c>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4a1b      	ldr	r2, [pc, #108]	; (8003998 <SPI_EndRxTxTransaction+0x80>)
 800392a:	fba2 2303 	umull	r2, r3, r2, r3
 800392e:	0d5b      	lsrs	r3, r3, #21
 8003930:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003934:	fb02 f303 	mul.w	r3, r2, r3
 8003938:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003942:	d112      	bne.n	800396a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	9300      	str	r3, [sp, #0]
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	2200      	movs	r2, #0
 800394c:	2180      	movs	r1, #128	; 0x80
 800394e:	68f8      	ldr	r0, [r7, #12]
 8003950:	f7ff ff5a 	bl	8003808 <SPI_WaitFlagStateUntilTimeout>
 8003954:	4603      	mov	r3, r0
 8003956:	2b00      	cmp	r3, #0
 8003958:	d016      	beq.n	8003988 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800395e:	f043 0220 	orr.w	r2, r3, #32
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003966:	2303      	movs	r3, #3
 8003968:	e00f      	b.n	800398a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d00a      	beq.n	8003986 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	3b01      	subs	r3, #1
 8003974:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	689b      	ldr	r3, [r3, #8]
 800397c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003980:	2b80      	cmp	r3, #128	; 0x80
 8003982:	d0f2      	beq.n	800396a <SPI_EndRxTxTransaction+0x52>
 8003984:	e000      	b.n	8003988 <SPI_EndRxTxTransaction+0x70>
        break;
 8003986:	bf00      	nop
  }

  return HAL_OK;
 8003988:	2300      	movs	r3, #0
}
 800398a:	4618      	mov	r0, r3
 800398c:	3718      	adds	r7, #24
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
 8003992:	bf00      	nop
 8003994:	20000070 	.word	0x20000070
 8003998:	165e9f81 	.word	0x165e9f81

0800399c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b082      	sub	sp, #8
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d101      	bne.n	80039ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	e041      	b.n	8003a32 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d106      	bne.n	80039c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2200      	movs	r2, #0
 80039be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f000 f839 	bl	8003a3a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2202      	movs	r2, #2
 80039cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	3304      	adds	r3, #4
 80039d8:	4619      	mov	r1, r3
 80039da:	4610      	mov	r0, r2
 80039dc:	f000 f9d8 	bl	8003d90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2201      	movs	r2, #1
 80039e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2201      	movs	r2, #1
 80039ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2201      	movs	r2, #1
 80039f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2201      	movs	r2, #1
 80039fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2201      	movs	r2, #1
 8003a04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2201      	movs	r2, #1
 8003a14:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2201      	movs	r2, #1
 8003a24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003a30:	2300      	movs	r3, #0
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	3708      	adds	r7, #8
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}

08003a3a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003a3a:	b480      	push	{r7}
 8003a3c:	b083      	sub	sp, #12
 8003a3e:	af00      	add	r7, sp, #0
 8003a40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003a42:	bf00      	nop
 8003a44:	370c      	adds	r7, #12
 8003a46:	46bd      	mov	sp, r7
 8003a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4c:	4770      	bx	lr
	...

08003a50 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b085      	sub	sp, #20
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a5e:	b2db      	uxtb	r3, r3
 8003a60:	2b01      	cmp	r3, #1
 8003a62:	d001      	beq.n	8003a68 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	e04e      	b.n	8003b06 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2202      	movs	r2, #2
 8003a6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	68da      	ldr	r2, [r3, #12]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f042 0201 	orr.w	r2, r2, #1
 8003a7e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a23      	ldr	r2, [pc, #140]	; (8003b14 <HAL_TIM_Base_Start_IT+0xc4>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d022      	beq.n	8003ad0 <HAL_TIM_Base_Start_IT+0x80>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a92:	d01d      	beq.n	8003ad0 <HAL_TIM_Base_Start_IT+0x80>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4a1f      	ldr	r2, [pc, #124]	; (8003b18 <HAL_TIM_Base_Start_IT+0xc8>)
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	d018      	beq.n	8003ad0 <HAL_TIM_Base_Start_IT+0x80>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4a1e      	ldr	r2, [pc, #120]	; (8003b1c <HAL_TIM_Base_Start_IT+0xcc>)
 8003aa4:	4293      	cmp	r3, r2
 8003aa6:	d013      	beq.n	8003ad0 <HAL_TIM_Base_Start_IT+0x80>
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a1c      	ldr	r2, [pc, #112]	; (8003b20 <HAL_TIM_Base_Start_IT+0xd0>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d00e      	beq.n	8003ad0 <HAL_TIM_Base_Start_IT+0x80>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4a1b      	ldr	r2, [pc, #108]	; (8003b24 <HAL_TIM_Base_Start_IT+0xd4>)
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d009      	beq.n	8003ad0 <HAL_TIM_Base_Start_IT+0x80>
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a19      	ldr	r2, [pc, #100]	; (8003b28 <HAL_TIM_Base_Start_IT+0xd8>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d004      	beq.n	8003ad0 <HAL_TIM_Base_Start_IT+0x80>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	4a18      	ldr	r2, [pc, #96]	; (8003b2c <HAL_TIM_Base_Start_IT+0xdc>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d111      	bne.n	8003af4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	f003 0307 	and.w	r3, r3, #7
 8003ada:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	2b06      	cmp	r3, #6
 8003ae0:	d010      	beq.n	8003b04 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	681a      	ldr	r2, [r3, #0]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f042 0201 	orr.w	r2, r2, #1
 8003af0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003af2:	e007      	b.n	8003b04 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	681a      	ldr	r2, [r3, #0]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f042 0201 	orr.w	r2, r2, #1
 8003b02:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003b04:	2300      	movs	r3, #0
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	3714      	adds	r7, #20
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b10:	4770      	bx	lr
 8003b12:	bf00      	nop
 8003b14:	40010000 	.word	0x40010000
 8003b18:	40000400 	.word	0x40000400
 8003b1c:	40000800 	.word	0x40000800
 8003b20:	40000c00 	.word	0x40000c00
 8003b24:	40010400 	.word	0x40010400
 8003b28:	40014000 	.word	0x40014000
 8003b2c:	40001800 	.word	0x40001800

08003b30 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b082      	sub	sp, #8
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	691b      	ldr	r3, [r3, #16]
 8003b3e:	f003 0302 	and.w	r3, r3, #2
 8003b42:	2b02      	cmp	r3, #2
 8003b44:	d122      	bne.n	8003b8c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	68db      	ldr	r3, [r3, #12]
 8003b4c:	f003 0302 	and.w	r3, r3, #2
 8003b50:	2b02      	cmp	r3, #2
 8003b52:	d11b      	bne.n	8003b8c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f06f 0202 	mvn.w	r2, #2
 8003b5c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2201      	movs	r2, #1
 8003b62:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	699b      	ldr	r3, [r3, #24]
 8003b6a:	f003 0303 	and.w	r3, r3, #3
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d003      	beq.n	8003b7a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f000 f8ee 	bl	8003d54 <HAL_TIM_IC_CaptureCallback>
 8003b78:	e005      	b.n	8003b86 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b7a:	6878      	ldr	r0, [r7, #4]
 8003b7c:	f000 f8e0 	bl	8003d40 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b80:	6878      	ldr	r0, [r7, #4]
 8003b82:	f000 f8f1 	bl	8003d68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	691b      	ldr	r3, [r3, #16]
 8003b92:	f003 0304 	and.w	r3, r3, #4
 8003b96:	2b04      	cmp	r3, #4
 8003b98:	d122      	bne.n	8003be0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	68db      	ldr	r3, [r3, #12]
 8003ba0:	f003 0304 	and.w	r3, r3, #4
 8003ba4:	2b04      	cmp	r3, #4
 8003ba6:	d11b      	bne.n	8003be0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f06f 0204 	mvn.w	r2, #4
 8003bb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2202      	movs	r2, #2
 8003bb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	699b      	ldr	r3, [r3, #24]
 8003bbe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d003      	beq.n	8003bce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bc6:	6878      	ldr	r0, [r7, #4]
 8003bc8:	f000 f8c4 	bl	8003d54 <HAL_TIM_IC_CaptureCallback>
 8003bcc:	e005      	b.n	8003bda <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	f000 f8b6 	bl	8003d40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bd4:	6878      	ldr	r0, [r7, #4]
 8003bd6:	f000 f8c7 	bl	8003d68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	691b      	ldr	r3, [r3, #16]
 8003be6:	f003 0308 	and.w	r3, r3, #8
 8003bea:	2b08      	cmp	r3, #8
 8003bec:	d122      	bne.n	8003c34 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	68db      	ldr	r3, [r3, #12]
 8003bf4:	f003 0308 	and.w	r3, r3, #8
 8003bf8:	2b08      	cmp	r3, #8
 8003bfa:	d11b      	bne.n	8003c34 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f06f 0208 	mvn.w	r2, #8
 8003c04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2204      	movs	r2, #4
 8003c0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	69db      	ldr	r3, [r3, #28]
 8003c12:	f003 0303 	and.w	r3, r3, #3
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d003      	beq.n	8003c22 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c1a:	6878      	ldr	r0, [r7, #4]
 8003c1c:	f000 f89a 	bl	8003d54 <HAL_TIM_IC_CaptureCallback>
 8003c20:	e005      	b.n	8003c2e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c22:	6878      	ldr	r0, [r7, #4]
 8003c24:	f000 f88c 	bl	8003d40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c28:	6878      	ldr	r0, [r7, #4]
 8003c2a:	f000 f89d 	bl	8003d68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2200      	movs	r2, #0
 8003c32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	691b      	ldr	r3, [r3, #16]
 8003c3a:	f003 0310 	and.w	r3, r3, #16
 8003c3e:	2b10      	cmp	r3, #16
 8003c40:	d122      	bne.n	8003c88 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	68db      	ldr	r3, [r3, #12]
 8003c48:	f003 0310 	and.w	r3, r3, #16
 8003c4c:	2b10      	cmp	r3, #16
 8003c4e:	d11b      	bne.n	8003c88 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f06f 0210 	mvn.w	r2, #16
 8003c58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2208      	movs	r2, #8
 8003c5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	69db      	ldr	r3, [r3, #28]
 8003c66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d003      	beq.n	8003c76 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c6e:	6878      	ldr	r0, [r7, #4]
 8003c70:	f000 f870 	bl	8003d54 <HAL_TIM_IC_CaptureCallback>
 8003c74:	e005      	b.n	8003c82 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c76:	6878      	ldr	r0, [r7, #4]
 8003c78:	f000 f862 	bl	8003d40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c7c:	6878      	ldr	r0, [r7, #4]
 8003c7e:	f000 f873 	bl	8003d68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2200      	movs	r2, #0
 8003c86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	691b      	ldr	r3, [r3, #16]
 8003c8e:	f003 0301 	and.w	r3, r3, #1
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	d10e      	bne.n	8003cb4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	68db      	ldr	r3, [r3, #12]
 8003c9c:	f003 0301 	and.w	r3, r3, #1
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	d107      	bne.n	8003cb4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f06f 0201 	mvn.w	r2, #1
 8003cac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	f7fd fee0 	bl	8001a74 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	691b      	ldr	r3, [r3, #16]
 8003cba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cbe:	2b80      	cmp	r3, #128	; 0x80
 8003cc0:	d10e      	bne.n	8003ce0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	68db      	ldr	r3, [r3, #12]
 8003cc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ccc:	2b80      	cmp	r3, #128	; 0x80
 8003cce:	d107      	bne.n	8003ce0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003cd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003cda:	6878      	ldr	r0, [r7, #4]
 8003cdc:	f000 f902 	bl	8003ee4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	691b      	ldr	r3, [r3, #16]
 8003ce6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cea:	2b40      	cmp	r3, #64	; 0x40
 8003cec:	d10e      	bne.n	8003d0c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	68db      	ldr	r3, [r3, #12]
 8003cf4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cf8:	2b40      	cmp	r3, #64	; 0x40
 8003cfa:	d107      	bne.n	8003d0c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003d04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003d06:	6878      	ldr	r0, [r7, #4]
 8003d08:	f000 f838 	bl	8003d7c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	691b      	ldr	r3, [r3, #16]
 8003d12:	f003 0320 	and.w	r3, r3, #32
 8003d16:	2b20      	cmp	r3, #32
 8003d18:	d10e      	bne.n	8003d38 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	68db      	ldr	r3, [r3, #12]
 8003d20:	f003 0320 	and.w	r3, r3, #32
 8003d24:	2b20      	cmp	r3, #32
 8003d26:	d107      	bne.n	8003d38 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f06f 0220 	mvn.w	r2, #32
 8003d30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003d32:	6878      	ldr	r0, [r7, #4]
 8003d34:	f000 f8cc 	bl	8003ed0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003d38:	bf00      	nop
 8003d3a:	3708      	adds	r7, #8
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}

08003d40 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b083      	sub	sp, #12
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003d48:	bf00      	nop
 8003d4a:	370c      	adds	r7, #12
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d52:	4770      	bx	lr

08003d54 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b083      	sub	sp, #12
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003d5c:	bf00      	nop
 8003d5e:	370c      	adds	r7, #12
 8003d60:	46bd      	mov	sp, r7
 8003d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d66:	4770      	bx	lr

08003d68 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b083      	sub	sp, #12
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003d70:	bf00      	nop
 8003d72:	370c      	adds	r7, #12
 8003d74:	46bd      	mov	sp, r7
 8003d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7a:	4770      	bx	lr

08003d7c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b083      	sub	sp, #12
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003d84:	bf00      	nop
 8003d86:	370c      	adds	r7, #12
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8e:	4770      	bx	lr

08003d90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003d90:	b480      	push	{r7}
 8003d92:	b085      	sub	sp, #20
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
 8003d98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	4a40      	ldr	r2, [pc, #256]	; (8003ea4 <TIM_Base_SetConfig+0x114>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d013      	beq.n	8003dd0 <TIM_Base_SetConfig+0x40>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dae:	d00f      	beq.n	8003dd0 <TIM_Base_SetConfig+0x40>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	4a3d      	ldr	r2, [pc, #244]	; (8003ea8 <TIM_Base_SetConfig+0x118>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d00b      	beq.n	8003dd0 <TIM_Base_SetConfig+0x40>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	4a3c      	ldr	r2, [pc, #240]	; (8003eac <TIM_Base_SetConfig+0x11c>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d007      	beq.n	8003dd0 <TIM_Base_SetConfig+0x40>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	4a3b      	ldr	r2, [pc, #236]	; (8003eb0 <TIM_Base_SetConfig+0x120>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d003      	beq.n	8003dd0 <TIM_Base_SetConfig+0x40>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	4a3a      	ldr	r2, [pc, #232]	; (8003eb4 <TIM_Base_SetConfig+0x124>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d108      	bne.n	8003de2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dd6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	68fa      	ldr	r2, [r7, #12]
 8003dde:	4313      	orrs	r3, r2
 8003de0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	4a2f      	ldr	r2, [pc, #188]	; (8003ea4 <TIM_Base_SetConfig+0x114>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d02b      	beq.n	8003e42 <TIM_Base_SetConfig+0xb2>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003df0:	d027      	beq.n	8003e42 <TIM_Base_SetConfig+0xb2>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	4a2c      	ldr	r2, [pc, #176]	; (8003ea8 <TIM_Base_SetConfig+0x118>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d023      	beq.n	8003e42 <TIM_Base_SetConfig+0xb2>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	4a2b      	ldr	r2, [pc, #172]	; (8003eac <TIM_Base_SetConfig+0x11c>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d01f      	beq.n	8003e42 <TIM_Base_SetConfig+0xb2>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	4a2a      	ldr	r2, [pc, #168]	; (8003eb0 <TIM_Base_SetConfig+0x120>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d01b      	beq.n	8003e42 <TIM_Base_SetConfig+0xb2>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	4a29      	ldr	r2, [pc, #164]	; (8003eb4 <TIM_Base_SetConfig+0x124>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d017      	beq.n	8003e42 <TIM_Base_SetConfig+0xb2>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	4a28      	ldr	r2, [pc, #160]	; (8003eb8 <TIM_Base_SetConfig+0x128>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d013      	beq.n	8003e42 <TIM_Base_SetConfig+0xb2>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	4a27      	ldr	r2, [pc, #156]	; (8003ebc <TIM_Base_SetConfig+0x12c>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d00f      	beq.n	8003e42 <TIM_Base_SetConfig+0xb2>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	4a26      	ldr	r2, [pc, #152]	; (8003ec0 <TIM_Base_SetConfig+0x130>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d00b      	beq.n	8003e42 <TIM_Base_SetConfig+0xb2>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	4a25      	ldr	r2, [pc, #148]	; (8003ec4 <TIM_Base_SetConfig+0x134>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d007      	beq.n	8003e42 <TIM_Base_SetConfig+0xb2>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	4a24      	ldr	r2, [pc, #144]	; (8003ec8 <TIM_Base_SetConfig+0x138>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d003      	beq.n	8003e42 <TIM_Base_SetConfig+0xb2>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	4a23      	ldr	r2, [pc, #140]	; (8003ecc <TIM_Base_SetConfig+0x13c>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d108      	bne.n	8003e54 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	68db      	ldr	r3, [r3, #12]
 8003e4e:	68fa      	ldr	r2, [r7, #12]
 8003e50:	4313      	orrs	r3, r2
 8003e52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	695b      	ldr	r3, [r3, #20]
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	68fa      	ldr	r2, [r7, #12]
 8003e66:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	689a      	ldr	r2, [r3, #8]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	681a      	ldr	r2, [r3, #0]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	4a0a      	ldr	r2, [pc, #40]	; (8003ea4 <TIM_Base_SetConfig+0x114>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d003      	beq.n	8003e88 <TIM_Base_SetConfig+0xf8>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	4a0c      	ldr	r2, [pc, #48]	; (8003eb4 <TIM_Base_SetConfig+0x124>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d103      	bne.n	8003e90 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	691a      	ldr	r2, [r3, #16]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2201      	movs	r2, #1
 8003e94:	615a      	str	r2, [r3, #20]
}
 8003e96:	bf00      	nop
 8003e98:	3714      	adds	r7, #20
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea0:	4770      	bx	lr
 8003ea2:	bf00      	nop
 8003ea4:	40010000 	.word	0x40010000
 8003ea8:	40000400 	.word	0x40000400
 8003eac:	40000800 	.word	0x40000800
 8003eb0:	40000c00 	.word	0x40000c00
 8003eb4:	40010400 	.word	0x40010400
 8003eb8:	40014000 	.word	0x40014000
 8003ebc:	40014400 	.word	0x40014400
 8003ec0:	40014800 	.word	0x40014800
 8003ec4:	40001800 	.word	0x40001800
 8003ec8:	40001c00 	.word	0x40001c00
 8003ecc:	40002000 	.word	0x40002000

08003ed0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b083      	sub	sp, #12
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003ed8:	bf00      	nop
 8003eda:	370c      	adds	r7, #12
 8003edc:	46bd      	mov	sp, r7
 8003ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee2:	4770      	bx	lr

08003ee4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b083      	sub	sp, #12
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003eec:	bf00      	nop
 8003eee:	370c      	adds	r7, #12
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef6:	4770      	bx	lr

08003ef8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b082      	sub	sp, #8
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d101      	bne.n	8003f0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	e03f      	b.n	8003f8a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f10:	b2db      	uxtb	r3, r3
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d106      	bne.n	8003f24 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f1e:	6878      	ldr	r0, [r7, #4]
 8003f20:	f7fd ff58 	bl	8001dd4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2224      	movs	r2, #36	; 0x24
 8003f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	68da      	ldr	r2, [r3, #12]
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003f3a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003f3c:	6878      	ldr	r0, [r7, #4]
 8003f3e:	f000 fc1b 	bl	8004778 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	691a      	ldr	r2, [r3, #16]
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003f50:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	695a      	ldr	r2, [r3, #20]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003f60:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	68da      	ldr	r2, [r3, #12]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003f70:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2200      	movs	r2, #0
 8003f76:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2220      	movs	r2, #32
 8003f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2220      	movs	r2, #32
 8003f84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003f88:	2300      	movs	r3, #0
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3708      	adds	r7, #8
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}

08003f92 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f92:	b580      	push	{r7, lr}
 8003f94:	b08a      	sub	sp, #40	; 0x28
 8003f96:	af02      	add	r7, sp, #8
 8003f98:	60f8      	str	r0, [r7, #12]
 8003f9a:	60b9      	str	r1, [r7, #8]
 8003f9c:	603b      	str	r3, [r7, #0]
 8003f9e:	4613      	mov	r3, r2
 8003fa0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fac:	b2db      	uxtb	r3, r3
 8003fae:	2b20      	cmp	r3, #32
 8003fb0:	d17c      	bne.n	80040ac <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d002      	beq.n	8003fbe <HAL_UART_Transmit+0x2c>
 8003fb8:	88fb      	ldrh	r3, [r7, #6]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d101      	bne.n	8003fc2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	e075      	b.n	80040ae <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d101      	bne.n	8003fd0 <HAL_UART_Transmit+0x3e>
 8003fcc:	2302      	movs	r3, #2
 8003fce:	e06e      	b.n	80040ae <HAL_UART_Transmit+0x11c>
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	2221      	movs	r2, #33	; 0x21
 8003fe2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003fe6:	f7fe f8ef 	bl	80021c8 <HAL_GetTick>
 8003fea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	88fa      	ldrh	r2, [r7, #6]
 8003ff0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	88fa      	ldrh	r2, [r7, #6]
 8003ff6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004000:	d108      	bne.n	8004014 <HAL_UART_Transmit+0x82>
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	691b      	ldr	r3, [r3, #16]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d104      	bne.n	8004014 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800400a:	2300      	movs	r3, #0
 800400c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800400e:	68bb      	ldr	r3, [r7, #8]
 8004010:	61bb      	str	r3, [r7, #24]
 8004012:	e003      	b.n	800401c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004014:	68bb      	ldr	r3, [r7, #8]
 8004016:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004018:	2300      	movs	r3, #0
 800401a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2200      	movs	r2, #0
 8004020:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004024:	e02a      	b.n	800407c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	9300      	str	r3, [sp, #0]
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	2200      	movs	r2, #0
 800402e:	2180      	movs	r1, #128	; 0x80
 8004030:	68f8      	ldr	r0, [r7, #12]
 8004032:	f000 fa17 	bl	8004464 <UART_WaitOnFlagUntilTimeout>
 8004036:	4603      	mov	r3, r0
 8004038:	2b00      	cmp	r3, #0
 800403a:	d001      	beq.n	8004040 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800403c:	2303      	movs	r3, #3
 800403e:	e036      	b.n	80040ae <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004040:	69fb      	ldr	r3, [r7, #28]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d10b      	bne.n	800405e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004046:	69bb      	ldr	r3, [r7, #24]
 8004048:	881b      	ldrh	r3, [r3, #0]
 800404a:	461a      	mov	r2, r3
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004054:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004056:	69bb      	ldr	r3, [r7, #24]
 8004058:	3302      	adds	r3, #2
 800405a:	61bb      	str	r3, [r7, #24]
 800405c:	e007      	b.n	800406e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800405e:	69fb      	ldr	r3, [r7, #28]
 8004060:	781a      	ldrb	r2, [r3, #0]
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004068:	69fb      	ldr	r3, [r7, #28]
 800406a:	3301      	adds	r3, #1
 800406c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004072:	b29b      	uxth	r3, r3
 8004074:	3b01      	subs	r3, #1
 8004076:	b29a      	uxth	r2, r3
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004080:	b29b      	uxth	r3, r3
 8004082:	2b00      	cmp	r3, #0
 8004084:	d1cf      	bne.n	8004026 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	9300      	str	r3, [sp, #0]
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	2200      	movs	r2, #0
 800408e:	2140      	movs	r1, #64	; 0x40
 8004090:	68f8      	ldr	r0, [r7, #12]
 8004092:	f000 f9e7 	bl	8004464 <UART_WaitOnFlagUntilTimeout>
 8004096:	4603      	mov	r3, r0
 8004098:	2b00      	cmp	r3, #0
 800409a:	d001      	beq.n	80040a0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800409c:	2303      	movs	r3, #3
 800409e:	e006      	b.n	80040ae <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2220      	movs	r2, #32
 80040a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80040a8:	2300      	movs	r3, #0
 80040aa:	e000      	b.n	80040ae <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80040ac:	2302      	movs	r3, #2
  }
}
 80040ae:	4618      	mov	r0, r3
 80040b0:	3720      	adds	r7, #32
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}
	...

080040b8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b08a      	sub	sp, #40	; 0x28
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	68db      	ldr	r3, [r3, #12]
 80040ce:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	695b      	ldr	r3, [r3, #20]
 80040d6:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80040d8:	2300      	movs	r3, #0
 80040da:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80040dc:	2300      	movs	r3, #0
 80040de:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80040e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e2:	f003 030f 	and.w	r3, r3, #15
 80040e6:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80040e8:	69bb      	ldr	r3, [r7, #24]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d10d      	bne.n	800410a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80040ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040f0:	f003 0320 	and.w	r3, r3, #32
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d008      	beq.n	800410a <HAL_UART_IRQHandler+0x52>
 80040f8:	6a3b      	ldr	r3, [r7, #32]
 80040fa:	f003 0320 	and.w	r3, r3, #32
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d003      	beq.n	800410a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004102:	6878      	ldr	r0, [r7, #4]
 8004104:	f000 faa1 	bl	800464a <UART_Receive_IT>
      return;
 8004108:	e17d      	b.n	8004406 <HAL_UART_IRQHandler+0x34e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800410a:	69bb      	ldr	r3, [r7, #24]
 800410c:	2b00      	cmp	r3, #0
 800410e:	f000 80b1 	beq.w	8004274 <HAL_UART_IRQHandler+0x1bc>
 8004112:	69fb      	ldr	r3, [r7, #28]
 8004114:	f003 0301 	and.w	r3, r3, #1
 8004118:	2b00      	cmp	r3, #0
 800411a:	d105      	bne.n	8004128 <HAL_UART_IRQHandler+0x70>
 800411c:	6a3b      	ldr	r3, [r7, #32]
 800411e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004122:	2b00      	cmp	r3, #0
 8004124:	f000 80a6 	beq.w	8004274 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800412a:	f003 0301 	and.w	r3, r3, #1
 800412e:	2b00      	cmp	r3, #0
 8004130:	d00a      	beq.n	8004148 <HAL_UART_IRQHandler+0x90>
 8004132:	6a3b      	ldr	r3, [r7, #32]
 8004134:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004138:	2b00      	cmp	r3, #0
 800413a:	d005      	beq.n	8004148 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004140:	f043 0201 	orr.w	r2, r3, #1
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800414a:	f003 0304 	and.w	r3, r3, #4
 800414e:	2b00      	cmp	r3, #0
 8004150:	d00a      	beq.n	8004168 <HAL_UART_IRQHandler+0xb0>
 8004152:	69fb      	ldr	r3, [r7, #28]
 8004154:	f003 0301 	and.w	r3, r3, #1
 8004158:	2b00      	cmp	r3, #0
 800415a:	d005      	beq.n	8004168 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004160:	f043 0202 	orr.w	r2, r3, #2
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800416a:	f003 0302 	and.w	r3, r3, #2
 800416e:	2b00      	cmp	r3, #0
 8004170:	d00a      	beq.n	8004188 <HAL_UART_IRQHandler+0xd0>
 8004172:	69fb      	ldr	r3, [r7, #28]
 8004174:	f003 0301 	and.w	r3, r3, #1
 8004178:	2b00      	cmp	r3, #0
 800417a:	d005      	beq.n	8004188 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004180:	f043 0204 	orr.w	r2, r3, #4
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800418a:	f003 0308 	and.w	r3, r3, #8
 800418e:	2b00      	cmp	r3, #0
 8004190:	d00f      	beq.n	80041b2 <HAL_UART_IRQHandler+0xfa>
 8004192:	6a3b      	ldr	r3, [r7, #32]
 8004194:	f003 0320 	and.w	r3, r3, #32
 8004198:	2b00      	cmp	r3, #0
 800419a:	d104      	bne.n	80041a6 <HAL_UART_IRQHandler+0xee>
 800419c:	69fb      	ldr	r3, [r7, #28]
 800419e:	f003 0301 	and.w	r3, r3, #1
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d005      	beq.n	80041b2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041aa:	f043 0208 	orr.w	r2, r3, #8
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	f000 8120 	beq.w	80043fc <HAL_UART_IRQHandler+0x344>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80041bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041be:	f003 0320 	and.w	r3, r3, #32
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d007      	beq.n	80041d6 <HAL_UART_IRQHandler+0x11e>
 80041c6:	6a3b      	ldr	r3, [r7, #32]
 80041c8:	f003 0320 	and.w	r3, r3, #32
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d002      	beq.n	80041d6 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	f000 fa3a 	bl	800464a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	695b      	ldr	r3, [r3, #20]
 80041dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041e0:	2b40      	cmp	r3, #64	; 0x40
 80041e2:	bf0c      	ite	eq
 80041e4:	2301      	moveq	r3, #1
 80041e6:	2300      	movne	r3, #0
 80041e8:	b2db      	uxtb	r3, r3
 80041ea:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041f0:	f003 0308 	and.w	r3, r3, #8
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d102      	bne.n	80041fe <HAL_UART_IRQHandler+0x146>
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d031      	beq.n	8004262 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80041fe:	6878      	ldr	r0, [r7, #4]
 8004200:	f000 f97a 	bl	80044f8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	695b      	ldr	r3, [r3, #20]
 800420a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800420e:	2b40      	cmp	r3, #64	; 0x40
 8004210:	d123      	bne.n	800425a <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	695a      	ldr	r2, [r3, #20]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004220:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004226:	2b00      	cmp	r3, #0
 8004228:	d013      	beq.n	8004252 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800422e:	4a77      	ldr	r2, [pc, #476]	; (800440c <HAL_UART_IRQHandler+0x354>)
 8004230:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004236:	4618      	mov	r0, r3
 8004238:	f7fe f924 	bl	8002484 <HAL_DMA_Abort_IT>
 800423c:	4603      	mov	r3, r0
 800423e:	2b00      	cmp	r3, #0
 8004240:	d016      	beq.n	8004270 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004246:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004248:	687a      	ldr	r2, [r7, #4]
 800424a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800424c:	4610      	mov	r0, r2
 800424e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004250:	e00e      	b.n	8004270 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004252:	6878      	ldr	r0, [r7, #4]
 8004254:	f000 f8f0 	bl	8004438 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004258:	e00a      	b.n	8004270 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800425a:	6878      	ldr	r0, [r7, #4]
 800425c:	f000 f8ec 	bl	8004438 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004260:	e006      	b.n	8004270 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004262:	6878      	ldr	r0, [r7, #4]
 8004264:	f000 f8e8 	bl	8004438 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2200      	movs	r2, #0
 800426c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800426e:	e0c5      	b.n	80043fc <HAL_UART_IRQHandler+0x344>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004270:	bf00      	nop
    return;
 8004272:	e0c3      	b.n	80043fc <HAL_UART_IRQHandler+0x344>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004278:	2b01      	cmp	r3, #1
 800427a:	f040 80a2 	bne.w	80043c2 <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800427e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004280:	f003 0310 	and.w	r3, r3, #16
 8004284:	2b00      	cmp	r3, #0
 8004286:	f000 809c 	beq.w	80043c2 <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800428a:	6a3b      	ldr	r3, [r7, #32]
 800428c:	f003 0310 	and.w	r3, r3, #16
 8004290:	2b00      	cmp	r3, #0
 8004292:	f000 8096 	beq.w	80043c2 <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004296:	2300      	movs	r3, #0
 8004298:	60fb      	str	r3, [r7, #12]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	60fb      	str	r3, [r7, #12]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	60fb      	str	r3, [r7, #12]
 80042aa:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	695b      	ldr	r3, [r3, #20]
 80042b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042b6:	2b40      	cmp	r3, #64	; 0x40
 80042b8:	d14f      	bne.n	800435a <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80042c4:	8a3b      	ldrh	r3, [r7, #16]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	f000 809a 	beq.w	8004400 <HAL_UART_IRQHandler+0x348>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80042d0:	8a3a      	ldrh	r2, [r7, #16]
 80042d2:	429a      	cmp	r2, r3
 80042d4:	f080 8094 	bcs.w	8004400 <HAL_UART_IRQHandler+0x348>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	8a3a      	ldrh	r2, [r7, #16]
 80042dc:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042e2:	69db      	ldr	r3, [r3, #28]
 80042e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80042e8:	d02b      	beq.n	8004342 <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	68da      	ldr	r2, [r3, #12]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80042f8:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	695a      	ldr	r2, [r3, #20]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f022 0201 	bic.w	r2, r2, #1
 8004308:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	695a      	ldr	r2, [r3, #20]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004318:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2220      	movs	r2, #32
 800431e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2200      	movs	r2, #0
 8004326:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	68da      	ldr	r2, [r3, #12]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f022 0210 	bic.w	r2, r2, #16
 8004336:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800433c:	4618      	mov	r0, r3
 800433e:	f7fe f831 	bl	80023a4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800434a:	b29b      	uxth	r3, r3
 800434c:	1ad3      	subs	r3, r2, r3
 800434e:	b29b      	uxth	r3, r3
 8004350:	4619      	mov	r1, r3
 8004352:	6878      	ldr	r0, [r7, #4]
 8004354:	f000 f87a 	bl	800444c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004358:	e052      	b.n	8004400 <HAL_UART_IRQHandler+0x348>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004362:	b29b      	uxth	r3, r3
 8004364:	1ad3      	subs	r3, r2, r3
 8004366:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800436c:	b29b      	uxth	r3, r3
 800436e:	2b00      	cmp	r3, #0
 8004370:	d048      	beq.n	8004404 <HAL_UART_IRQHandler+0x34c>
          &&(nb_rx_data > 0U) )
 8004372:	8a7b      	ldrh	r3, [r7, #18]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d045      	beq.n	8004404 <HAL_UART_IRQHandler+0x34c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	68da      	ldr	r2, [r3, #12]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004386:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	695a      	ldr	r2, [r3, #20]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f022 0201 	bic.w	r2, r2, #1
 8004396:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2220      	movs	r2, #32
 800439c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2200      	movs	r2, #0
 80043a4:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	68da      	ldr	r2, [r3, #12]
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f022 0210 	bic.w	r2, r2, #16
 80043b4:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80043b6:	8a7b      	ldrh	r3, [r7, #18]
 80043b8:	4619      	mov	r1, r3
 80043ba:	6878      	ldr	r0, [r7, #4]
 80043bc:	f000 f846 	bl	800444c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80043c0:	e020      	b.n	8004404 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80043c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d008      	beq.n	80043de <HAL_UART_IRQHandler+0x326>
 80043cc:	6a3b      	ldr	r3, [r7, #32]
 80043ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d003      	beq.n	80043de <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	f000 f8cf 	bl	800457a <UART_Transmit_IT>
    return;
 80043dc:	e013      	b.n	8004406 <HAL_UART_IRQHandler+0x34e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80043de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d00e      	beq.n	8004406 <HAL_UART_IRQHandler+0x34e>
 80043e8:	6a3b      	ldr	r3, [r7, #32]
 80043ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d009      	beq.n	8004406 <HAL_UART_IRQHandler+0x34e>
  {
    UART_EndTransmit_IT(huart);
 80043f2:	6878      	ldr	r0, [r7, #4]
 80043f4:	f000 f911 	bl	800461a <UART_EndTransmit_IT>
    return;
 80043f8:	bf00      	nop
 80043fa:	e004      	b.n	8004406 <HAL_UART_IRQHandler+0x34e>
    return;
 80043fc:	bf00      	nop
 80043fe:	e002      	b.n	8004406 <HAL_UART_IRQHandler+0x34e>
      return;
 8004400:	bf00      	nop
 8004402:	e000      	b.n	8004406 <HAL_UART_IRQHandler+0x34e>
      return;
 8004404:	bf00      	nop
  }
}
 8004406:	3728      	adds	r7, #40	; 0x28
 8004408:	46bd      	mov	sp, r7
 800440a:	bd80      	pop	{r7, pc}
 800440c:	08004553 	.word	0x08004553

08004410 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004410:	b480      	push	{r7}
 8004412:	b083      	sub	sp, #12
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004418:	bf00      	nop
 800441a:	370c      	adds	r7, #12
 800441c:	46bd      	mov	sp, r7
 800441e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004422:	4770      	bx	lr

08004424 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004424:	b480      	push	{r7}
 8004426:	b083      	sub	sp, #12
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800442c:	bf00      	nop
 800442e:	370c      	adds	r7, #12
 8004430:	46bd      	mov	sp, r7
 8004432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004436:	4770      	bx	lr

08004438 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004438:	b480      	push	{r7}
 800443a:	b083      	sub	sp, #12
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004440:	bf00      	nop
 8004442:	370c      	adds	r7, #12
 8004444:	46bd      	mov	sp, r7
 8004446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444a:	4770      	bx	lr

0800444c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800444c:	b480      	push	{r7}
 800444e:	b083      	sub	sp, #12
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
 8004454:	460b      	mov	r3, r1
 8004456:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004458:	bf00      	nop
 800445a:	370c      	adds	r7, #12
 800445c:	46bd      	mov	sp, r7
 800445e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004462:	4770      	bx	lr

08004464 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b084      	sub	sp, #16
 8004468:	af00      	add	r7, sp, #0
 800446a:	60f8      	str	r0, [r7, #12]
 800446c:	60b9      	str	r1, [r7, #8]
 800446e:	603b      	str	r3, [r7, #0]
 8004470:	4613      	mov	r3, r2
 8004472:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004474:	e02c      	b.n	80044d0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004476:	69bb      	ldr	r3, [r7, #24]
 8004478:	f1b3 3fff 	cmp.w	r3, #4294967295
 800447c:	d028      	beq.n	80044d0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800447e:	69bb      	ldr	r3, [r7, #24]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d007      	beq.n	8004494 <UART_WaitOnFlagUntilTimeout+0x30>
 8004484:	f7fd fea0 	bl	80021c8 <HAL_GetTick>
 8004488:	4602      	mov	r2, r0
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	1ad3      	subs	r3, r2, r3
 800448e:	69ba      	ldr	r2, [r7, #24]
 8004490:	429a      	cmp	r2, r3
 8004492:	d21d      	bcs.n	80044d0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	68da      	ldr	r2, [r3, #12]
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80044a2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	695a      	ldr	r2, [r3, #20]
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f022 0201 	bic.w	r2, r2, #1
 80044b2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	2220      	movs	r2, #32
 80044b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2220      	movs	r2, #32
 80044c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2200      	movs	r2, #0
 80044c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80044cc:	2303      	movs	r3, #3
 80044ce:	e00f      	b.n	80044f0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	681a      	ldr	r2, [r3, #0]
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	4013      	ands	r3, r2
 80044da:	68ba      	ldr	r2, [r7, #8]
 80044dc:	429a      	cmp	r2, r3
 80044de:	bf0c      	ite	eq
 80044e0:	2301      	moveq	r3, #1
 80044e2:	2300      	movne	r3, #0
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	461a      	mov	r2, r3
 80044e8:	79fb      	ldrb	r3, [r7, #7]
 80044ea:	429a      	cmp	r2, r3
 80044ec:	d0c3      	beq.n	8004476 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80044ee:	2300      	movs	r3, #0
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	3710      	adds	r7, #16
 80044f4:	46bd      	mov	sp, r7
 80044f6:	bd80      	pop	{r7, pc}

080044f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80044f8:	b480      	push	{r7}
 80044fa:	b083      	sub	sp, #12
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	68da      	ldr	r2, [r3, #12]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800450e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	695a      	ldr	r2, [r3, #20]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f022 0201 	bic.w	r2, r2, #1
 800451e:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004524:	2b01      	cmp	r3, #1
 8004526:	d107      	bne.n	8004538 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	68da      	ldr	r2, [r3, #12]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f022 0210 	bic.w	r2, r2, #16
 8004536:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2220      	movs	r2, #32
 800453c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2200      	movs	r2, #0
 8004544:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004546:	bf00      	nop
 8004548:	370c      	adds	r7, #12
 800454a:	46bd      	mov	sp, r7
 800454c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004550:	4770      	bx	lr

08004552 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004552:	b580      	push	{r7, lr}
 8004554:	b084      	sub	sp, #16
 8004556:	af00      	add	r7, sp, #0
 8004558:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800455e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	2200      	movs	r2, #0
 8004564:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	2200      	movs	r2, #0
 800456a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800456c:	68f8      	ldr	r0, [r7, #12]
 800456e:	f7ff ff63 	bl	8004438 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004572:	bf00      	nop
 8004574:	3710      	adds	r7, #16
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}

0800457a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800457a:	b480      	push	{r7}
 800457c:	b085      	sub	sp, #20
 800457e:	af00      	add	r7, sp, #0
 8004580:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004588:	b2db      	uxtb	r3, r3
 800458a:	2b21      	cmp	r3, #33	; 0x21
 800458c:	d13e      	bne.n	800460c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004596:	d114      	bne.n	80045c2 <UART_Transmit_IT+0x48>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	691b      	ldr	r3, [r3, #16]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d110      	bne.n	80045c2 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6a1b      	ldr	r3, [r3, #32]
 80045a4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	881b      	ldrh	r3, [r3, #0]
 80045aa:	461a      	mov	r2, r3
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80045b4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6a1b      	ldr	r3, [r3, #32]
 80045ba:	1c9a      	adds	r2, r3, #2
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	621a      	str	r2, [r3, #32]
 80045c0:	e008      	b.n	80045d4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6a1b      	ldr	r3, [r3, #32]
 80045c6:	1c59      	adds	r1, r3, #1
 80045c8:	687a      	ldr	r2, [r7, #4]
 80045ca:	6211      	str	r1, [r2, #32]
 80045cc:	781a      	ldrb	r2, [r3, #0]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80045d8:	b29b      	uxth	r3, r3
 80045da:	3b01      	subs	r3, #1
 80045dc:	b29b      	uxth	r3, r3
 80045de:	687a      	ldr	r2, [r7, #4]
 80045e0:	4619      	mov	r1, r3
 80045e2:	84d1      	strh	r1, [r2, #38]	; 0x26
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d10f      	bne.n	8004608 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	68da      	ldr	r2, [r3, #12]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80045f6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	68da      	ldr	r2, [r3, #12]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004606:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004608:	2300      	movs	r3, #0
 800460a:	e000      	b.n	800460e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800460c:	2302      	movs	r3, #2
  }
}
 800460e:	4618      	mov	r0, r3
 8004610:	3714      	adds	r7, #20
 8004612:	46bd      	mov	sp, r7
 8004614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004618:	4770      	bx	lr

0800461a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800461a:	b580      	push	{r7, lr}
 800461c:	b082      	sub	sp, #8
 800461e:	af00      	add	r7, sp, #0
 8004620:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	68da      	ldr	r2, [r3, #12]
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004630:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2220      	movs	r2, #32
 8004636:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	f7ff fee8 	bl	8004410 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004640:	2300      	movs	r3, #0
}
 8004642:	4618      	mov	r0, r3
 8004644:	3708      	adds	r7, #8
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}

0800464a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800464a:	b580      	push	{r7, lr}
 800464c:	b084      	sub	sp, #16
 800464e:	af00      	add	r7, sp, #0
 8004650:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004658:	b2db      	uxtb	r3, r3
 800465a:	2b22      	cmp	r3, #34	; 0x22
 800465c:	f040 8087 	bne.w	800476e <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004668:	d117      	bne.n	800469a <UART_Receive_IT+0x50>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	691b      	ldr	r3, [r3, #16]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d113      	bne.n	800469a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004672:	2300      	movs	r3, #0
 8004674:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800467a:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	b29b      	uxth	r3, r3
 8004684:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004688:	b29a      	uxth	r2, r3
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004692:	1c9a      	adds	r2, r3, #2
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	629a      	str	r2, [r3, #40]	; 0x28
 8004698:	e026      	b.n	80046e8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800469e:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 80046a0:	2300      	movs	r3, #0
 80046a2:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046ac:	d007      	beq.n	80046be <UART_Receive_IT+0x74>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	689b      	ldr	r3, [r3, #8]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d10a      	bne.n	80046cc <UART_Receive_IT+0x82>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	691b      	ldr	r3, [r3, #16]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d106      	bne.n	80046cc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	b2da      	uxtb	r2, r3
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	701a      	strb	r2, [r3, #0]
 80046ca:	e008      	b.n	80046de <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	b2db      	uxtb	r3, r3
 80046d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80046d8:	b2da      	uxtb	r2, r3
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046e2:	1c5a      	adds	r2, r3, #1
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80046ec:	b29b      	uxth	r3, r3
 80046ee:	3b01      	subs	r3, #1
 80046f0:	b29b      	uxth	r3, r3
 80046f2:	687a      	ldr	r2, [r7, #4]
 80046f4:	4619      	mov	r1, r3
 80046f6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d136      	bne.n	800476a <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	68da      	ldr	r2, [r3, #12]
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f022 0220 	bic.w	r2, r2, #32
 800470a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	68da      	ldr	r2, [r3, #12]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800471a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	695a      	ldr	r2, [r3, #20]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f022 0201 	bic.w	r2, r2, #1
 800472a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2220      	movs	r2, #32
 8004730:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004738:	2b01      	cmp	r3, #1
 800473a:	d10e      	bne.n	800475a <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	68da      	ldr	r2, [r3, #12]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f022 0210 	bic.w	r2, r2, #16
 800474a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004750:	4619      	mov	r1, r3
 8004752:	6878      	ldr	r0, [r7, #4]
 8004754:	f7ff fe7a 	bl	800444c <HAL_UARTEx_RxEventCallback>
 8004758:	e002      	b.n	8004760 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 800475a:	6878      	ldr	r0, [r7, #4]
 800475c:	f7ff fe62 	bl	8004424 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2200      	movs	r2, #0
 8004764:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 8004766:	2300      	movs	r3, #0
 8004768:	e002      	b.n	8004770 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 800476a:	2300      	movs	r3, #0
 800476c:	e000      	b.n	8004770 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 800476e:	2302      	movs	r3, #2
  }
}
 8004770:	4618      	mov	r0, r3
 8004772:	3710      	adds	r7, #16
 8004774:	46bd      	mov	sp, r7
 8004776:	bd80      	pop	{r7, pc}

08004778 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800477c:	b085      	sub	sp, #20
 800477e:	af00      	add	r7, sp, #0
 8004780:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	691b      	ldr	r3, [r3, #16]
 8004788:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	68da      	ldr	r2, [r3, #12]
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	430a      	orrs	r2, r1
 8004796:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	689a      	ldr	r2, [r3, #8]
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	691b      	ldr	r3, [r3, #16]
 80047a0:	431a      	orrs	r2, r3
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	695b      	ldr	r3, [r3, #20]
 80047a6:	431a      	orrs	r2, r3
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	69db      	ldr	r3, [r3, #28]
 80047ac:	4313      	orrs	r3, r2
 80047ae:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	68db      	ldr	r3, [r3, #12]
 80047b6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80047ba:	f023 030c 	bic.w	r3, r3, #12
 80047be:	687a      	ldr	r2, [r7, #4]
 80047c0:	6812      	ldr	r2, [r2, #0]
 80047c2:	68b9      	ldr	r1, [r7, #8]
 80047c4:	430b      	orrs	r3, r1
 80047c6:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	695b      	ldr	r3, [r3, #20]
 80047ce:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	699a      	ldr	r2, [r3, #24]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	430a      	orrs	r2, r1
 80047dc:	615a      	str	r2, [r3, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4ad0      	ldr	r2, [pc, #832]	; (8004b24 <UART_SetConfig+0x3ac>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d004      	beq.n	80047f2 <UART_SetConfig+0x7a>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4ace      	ldr	r2, [pc, #824]	; (8004b28 <UART_SetConfig+0x3b0>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d103      	bne.n	80047fa <UART_SetConfig+0x82>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80047f2:	f7fe fc4d 	bl	8003090 <HAL_RCC_GetPCLK2Freq>
 80047f6:	60f8      	str	r0, [r7, #12]
 80047f8:	e002      	b.n	8004800 <UART_SetConfig+0x88>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80047fa:	f7fe fc35 	bl	8003068 <HAL_RCC_GetPCLK1Freq>
 80047fe:	60f8      	str	r0, [r7, #12]
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	69db      	ldr	r3, [r3, #28]
 8004804:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004808:	f040 80ba 	bne.w	8004980 <UART_SetConfig+0x208>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	461d      	mov	r5, r3
 8004810:	f04f 0600 	mov.w	r6, #0
 8004814:	46a8      	mov	r8, r5
 8004816:	46b1      	mov	r9, r6
 8004818:	eb18 0308 	adds.w	r3, r8, r8
 800481c:	eb49 0409 	adc.w	r4, r9, r9
 8004820:	4698      	mov	r8, r3
 8004822:	46a1      	mov	r9, r4
 8004824:	eb18 0805 	adds.w	r8, r8, r5
 8004828:	eb49 0906 	adc.w	r9, r9, r6
 800482c:	f04f 0100 	mov.w	r1, #0
 8004830:	f04f 0200 	mov.w	r2, #0
 8004834:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004838:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800483c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004840:	4688      	mov	r8, r1
 8004842:	4691      	mov	r9, r2
 8004844:	eb18 0005 	adds.w	r0, r8, r5
 8004848:	eb49 0106 	adc.w	r1, r9, r6
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	461d      	mov	r5, r3
 8004852:	f04f 0600 	mov.w	r6, #0
 8004856:	196b      	adds	r3, r5, r5
 8004858:	eb46 0406 	adc.w	r4, r6, r6
 800485c:	461a      	mov	r2, r3
 800485e:	4623      	mov	r3, r4
 8004860:	f7fb fd1e 	bl	80002a0 <__aeabi_uldivmod>
 8004864:	4603      	mov	r3, r0
 8004866:	460c      	mov	r4, r1
 8004868:	461a      	mov	r2, r3
 800486a:	4bb0      	ldr	r3, [pc, #704]	; (8004b2c <UART_SetConfig+0x3b4>)
 800486c:	fba3 2302 	umull	r2, r3, r3, r2
 8004870:	095b      	lsrs	r3, r3, #5
 8004872:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	461d      	mov	r5, r3
 800487a:	f04f 0600 	mov.w	r6, #0
 800487e:	46a9      	mov	r9, r5
 8004880:	46b2      	mov	sl, r6
 8004882:	eb19 0309 	adds.w	r3, r9, r9
 8004886:	eb4a 040a 	adc.w	r4, sl, sl
 800488a:	4699      	mov	r9, r3
 800488c:	46a2      	mov	sl, r4
 800488e:	eb19 0905 	adds.w	r9, r9, r5
 8004892:	eb4a 0a06 	adc.w	sl, sl, r6
 8004896:	f04f 0100 	mov.w	r1, #0
 800489a:	f04f 0200 	mov.w	r2, #0
 800489e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80048a2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80048a6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80048aa:	4689      	mov	r9, r1
 80048ac:	4692      	mov	sl, r2
 80048ae:	eb19 0005 	adds.w	r0, r9, r5
 80048b2:	eb4a 0106 	adc.w	r1, sl, r6
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	461d      	mov	r5, r3
 80048bc:	f04f 0600 	mov.w	r6, #0
 80048c0:	196b      	adds	r3, r5, r5
 80048c2:	eb46 0406 	adc.w	r4, r6, r6
 80048c6:	461a      	mov	r2, r3
 80048c8:	4623      	mov	r3, r4
 80048ca:	f7fb fce9 	bl	80002a0 <__aeabi_uldivmod>
 80048ce:	4603      	mov	r3, r0
 80048d0:	460c      	mov	r4, r1
 80048d2:	461a      	mov	r2, r3
 80048d4:	4b95      	ldr	r3, [pc, #596]	; (8004b2c <UART_SetConfig+0x3b4>)
 80048d6:	fba3 1302 	umull	r1, r3, r3, r2
 80048da:	095b      	lsrs	r3, r3, #5
 80048dc:	2164      	movs	r1, #100	; 0x64
 80048de:	fb01 f303 	mul.w	r3, r1, r3
 80048e2:	1ad3      	subs	r3, r2, r3
 80048e4:	00db      	lsls	r3, r3, #3
 80048e6:	3332      	adds	r3, #50	; 0x32
 80048e8:	4a90      	ldr	r2, [pc, #576]	; (8004b2c <UART_SetConfig+0x3b4>)
 80048ea:	fba2 2303 	umull	r2, r3, r2, r3
 80048ee:	095b      	lsrs	r3, r3, #5
 80048f0:	005b      	lsls	r3, r3, #1
 80048f2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80048f6:	4498      	add	r8, r3
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	461d      	mov	r5, r3
 80048fc:	f04f 0600 	mov.w	r6, #0
 8004900:	46a9      	mov	r9, r5
 8004902:	46b2      	mov	sl, r6
 8004904:	eb19 0309 	adds.w	r3, r9, r9
 8004908:	eb4a 040a 	adc.w	r4, sl, sl
 800490c:	4699      	mov	r9, r3
 800490e:	46a2      	mov	sl, r4
 8004910:	eb19 0905 	adds.w	r9, r9, r5
 8004914:	eb4a 0a06 	adc.w	sl, sl, r6
 8004918:	f04f 0100 	mov.w	r1, #0
 800491c:	f04f 0200 	mov.w	r2, #0
 8004920:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004924:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004928:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800492c:	4689      	mov	r9, r1
 800492e:	4692      	mov	sl, r2
 8004930:	eb19 0005 	adds.w	r0, r9, r5
 8004934:	eb4a 0106 	adc.w	r1, sl, r6
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	461d      	mov	r5, r3
 800493e:	f04f 0600 	mov.w	r6, #0
 8004942:	196b      	adds	r3, r5, r5
 8004944:	eb46 0406 	adc.w	r4, r6, r6
 8004948:	461a      	mov	r2, r3
 800494a:	4623      	mov	r3, r4
 800494c:	f7fb fca8 	bl	80002a0 <__aeabi_uldivmod>
 8004950:	4603      	mov	r3, r0
 8004952:	460c      	mov	r4, r1
 8004954:	461a      	mov	r2, r3
 8004956:	4b75      	ldr	r3, [pc, #468]	; (8004b2c <UART_SetConfig+0x3b4>)
 8004958:	fba3 1302 	umull	r1, r3, r3, r2
 800495c:	095b      	lsrs	r3, r3, #5
 800495e:	2164      	movs	r1, #100	; 0x64
 8004960:	fb01 f303 	mul.w	r3, r1, r3
 8004964:	1ad3      	subs	r3, r2, r3
 8004966:	00db      	lsls	r3, r3, #3
 8004968:	3332      	adds	r3, #50	; 0x32
 800496a:	4a70      	ldr	r2, [pc, #448]	; (8004b2c <UART_SetConfig+0x3b4>)
 800496c:	fba2 2303 	umull	r2, r3, r2, r3
 8004970:	095b      	lsrs	r3, r3, #5
 8004972:	f003 0207 	and.w	r2, r3, #7
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4442      	add	r2, r8
 800497c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800497e:	e0cc      	b.n	8004b1a <UART_SetConfig+0x3a2>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	469a      	mov	sl, r3
 8004984:	f04f 0b00 	mov.w	fp, #0
 8004988:	46d0      	mov	r8, sl
 800498a:	46d9      	mov	r9, fp
 800498c:	eb18 0308 	adds.w	r3, r8, r8
 8004990:	eb49 0409 	adc.w	r4, r9, r9
 8004994:	4698      	mov	r8, r3
 8004996:	46a1      	mov	r9, r4
 8004998:	eb18 080a 	adds.w	r8, r8, sl
 800499c:	eb49 090b 	adc.w	r9, r9, fp
 80049a0:	f04f 0100 	mov.w	r1, #0
 80049a4:	f04f 0200 	mov.w	r2, #0
 80049a8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80049ac:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80049b0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80049b4:	4688      	mov	r8, r1
 80049b6:	4691      	mov	r9, r2
 80049b8:	eb1a 0508 	adds.w	r5, sl, r8
 80049bc:	eb4b 0609 	adc.w	r6, fp, r9
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	4619      	mov	r1, r3
 80049c6:	f04f 0200 	mov.w	r2, #0
 80049ca:	f04f 0300 	mov.w	r3, #0
 80049ce:	f04f 0400 	mov.w	r4, #0
 80049d2:	0094      	lsls	r4, r2, #2
 80049d4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80049d8:	008b      	lsls	r3, r1, #2
 80049da:	461a      	mov	r2, r3
 80049dc:	4623      	mov	r3, r4
 80049de:	4628      	mov	r0, r5
 80049e0:	4631      	mov	r1, r6
 80049e2:	f7fb fc5d 	bl	80002a0 <__aeabi_uldivmod>
 80049e6:	4603      	mov	r3, r0
 80049e8:	460c      	mov	r4, r1
 80049ea:	461a      	mov	r2, r3
 80049ec:	4b4f      	ldr	r3, [pc, #316]	; (8004b2c <UART_SetConfig+0x3b4>)
 80049ee:	fba3 2302 	umull	r2, r3, r3, r2
 80049f2:	095b      	lsrs	r3, r3, #5
 80049f4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	469b      	mov	fp, r3
 80049fc:	f04f 0c00 	mov.w	ip, #0
 8004a00:	46d9      	mov	r9, fp
 8004a02:	46e2      	mov	sl, ip
 8004a04:	eb19 0309 	adds.w	r3, r9, r9
 8004a08:	eb4a 040a 	adc.w	r4, sl, sl
 8004a0c:	4699      	mov	r9, r3
 8004a0e:	46a2      	mov	sl, r4
 8004a10:	eb19 090b 	adds.w	r9, r9, fp
 8004a14:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004a18:	f04f 0100 	mov.w	r1, #0
 8004a1c:	f04f 0200 	mov.w	r2, #0
 8004a20:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004a24:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004a28:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004a2c:	4689      	mov	r9, r1
 8004a2e:	4692      	mov	sl, r2
 8004a30:	eb1b 0509 	adds.w	r5, fp, r9
 8004a34:	eb4c 060a 	adc.w	r6, ip, sl
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	4619      	mov	r1, r3
 8004a3e:	f04f 0200 	mov.w	r2, #0
 8004a42:	f04f 0300 	mov.w	r3, #0
 8004a46:	f04f 0400 	mov.w	r4, #0
 8004a4a:	0094      	lsls	r4, r2, #2
 8004a4c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004a50:	008b      	lsls	r3, r1, #2
 8004a52:	461a      	mov	r2, r3
 8004a54:	4623      	mov	r3, r4
 8004a56:	4628      	mov	r0, r5
 8004a58:	4631      	mov	r1, r6
 8004a5a:	f7fb fc21 	bl	80002a0 <__aeabi_uldivmod>
 8004a5e:	4603      	mov	r3, r0
 8004a60:	460c      	mov	r4, r1
 8004a62:	461a      	mov	r2, r3
 8004a64:	4b31      	ldr	r3, [pc, #196]	; (8004b2c <UART_SetConfig+0x3b4>)
 8004a66:	fba3 1302 	umull	r1, r3, r3, r2
 8004a6a:	095b      	lsrs	r3, r3, #5
 8004a6c:	2164      	movs	r1, #100	; 0x64
 8004a6e:	fb01 f303 	mul.w	r3, r1, r3
 8004a72:	1ad3      	subs	r3, r2, r3
 8004a74:	011b      	lsls	r3, r3, #4
 8004a76:	3332      	adds	r3, #50	; 0x32
 8004a78:	4a2c      	ldr	r2, [pc, #176]	; (8004b2c <UART_SetConfig+0x3b4>)
 8004a7a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a7e:	095b      	lsrs	r3, r3, #5
 8004a80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a84:	4498      	add	r8, r3
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	469b      	mov	fp, r3
 8004a8a:	f04f 0c00 	mov.w	ip, #0
 8004a8e:	46d9      	mov	r9, fp
 8004a90:	46e2      	mov	sl, ip
 8004a92:	eb19 0309 	adds.w	r3, r9, r9
 8004a96:	eb4a 040a 	adc.w	r4, sl, sl
 8004a9a:	4699      	mov	r9, r3
 8004a9c:	46a2      	mov	sl, r4
 8004a9e:	eb19 090b 	adds.w	r9, r9, fp
 8004aa2:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004aa6:	f04f 0100 	mov.w	r1, #0
 8004aaa:	f04f 0200 	mov.w	r2, #0
 8004aae:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004ab2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004ab6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004aba:	4689      	mov	r9, r1
 8004abc:	4692      	mov	sl, r2
 8004abe:	eb1b 0509 	adds.w	r5, fp, r9
 8004ac2:	eb4c 060a 	adc.w	r6, ip, sl
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	4619      	mov	r1, r3
 8004acc:	f04f 0200 	mov.w	r2, #0
 8004ad0:	f04f 0300 	mov.w	r3, #0
 8004ad4:	f04f 0400 	mov.w	r4, #0
 8004ad8:	0094      	lsls	r4, r2, #2
 8004ada:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004ade:	008b      	lsls	r3, r1, #2
 8004ae0:	461a      	mov	r2, r3
 8004ae2:	4623      	mov	r3, r4
 8004ae4:	4628      	mov	r0, r5
 8004ae6:	4631      	mov	r1, r6
 8004ae8:	f7fb fbda 	bl	80002a0 <__aeabi_uldivmod>
 8004aec:	4603      	mov	r3, r0
 8004aee:	460c      	mov	r4, r1
 8004af0:	461a      	mov	r2, r3
 8004af2:	4b0e      	ldr	r3, [pc, #56]	; (8004b2c <UART_SetConfig+0x3b4>)
 8004af4:	fba3 1302 	umull	r1, r3, r3, r2
 8004af8:	095b      	lsrs	r3, r3, #5
 8004afa:	2164      	movs	r1, #100	; 0x64
 8004afc:	fb01 f303 	mul.w	r3, r1, r3
 8004b00:	1ad3      	subs	r3, r2, r3
 8004b02:	011b      	lsls	r3, r3, #4
 8004b04:	3332      	adds	r3, #50	; 0x32
 8004b06:	4a09      	ldr	r2, [pc, #36]	; (8004b2c <UART_SetConfig+0x3b4>)
 8004b08:	fba2 2303 	umull	r2, r3, r2, r3
 8004b0c:	095b      	lsrs	r3, r3, #5
 8004b0e:	f003 020f 	and.w	r2, r3, #15
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4442      	add	r2, r8
 8004b18:	609a      	str	r2, [r3, #8]
}
 8004b1a:	bf00      	nop
 8004b1c:	3714      	adds	r7, #20
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b24:	40011000 	.word	0x40011000
 8004b28:	40011400 	.word	0x40011400
 8004b2c:	51eb851f 	.word	0x51eb851f

08004b30 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8004b34:	4904      	ldr	r1, [pc, #16]	; (8004b48 <MX_FATFS_Init+0x18>)
 8004b36:	4805      	ldr	r0, [pc, #20]	; (8004b4c <MX_FATFS_Init+0x1c>)
 8004b38:	f002 fd00 	bl	800753c <FATFS_LinkDriver>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	461a      	mov	r2, r3
 8004b40:	4b03      	ldr	r3, [pc, #12]	; (8004b50 <MX_FATFS_Init+0x20>)
 8004b42:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 8004b44:	bf00      	nop
 8004b46:	bd80      	pop	{r7, pc}
 8004b48:	20004a08 	.word	0x20004a08
 8004b4c:	2000007c 	.word	0x2000007c
 8004b50:	20004a0c 	.word	0x20004a0c

08004b54 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8004b54:	b480      	push	{r7}
 8004b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8004b58:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b62:	4770      	bx	lr

08004b64 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b082      	sub	sp, #8
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = SD_disk_initialize(pdrv);
 8004b6e:	79fb      	ldrb	r3, [r7, #7]
 8004b70:	4618      	mov	r0, r3
 8004b72:	f7fc fa1d 	bl	8000fb0 <SD_disk_initialize>
 8004b76:	4603      	mov	r3, r0
 8004b78:	461a      	mov	r2, r3
 8004b7a:	4b04      	ldr	r3, [pc, #16]	; (8004b8c <USER_initialize+0x28>)
 8004b7c:	701a      	strb	r2, [r3, #0]
    return Stat;
 8004b7e:	4b03      	ldr	r3, [pc, #12]	; (8004b8c <USER_initialize+0x28>)
 8004b80:	781b      	ldrb	r3, [r3, #0]
 8004b82:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8004b84:	4618      	mov	r0, r3
 8004b86:	3708      	adds	r7, #8
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	bd80      	pop	{r7, pc}
 8004b8c:	20000079 	.word	0x20000079

08004b90 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b082      	sub	sp, #8
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	4603      	mov	r3, r0
 8004b98:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return SD_disk_status (pdrv);
 8004b9a:	79fb      	ldrb	r3, [r7, #7]
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	f7fc faf1 	bl	8001184 <SD_disk_status>
 8004ba2:	4603      	mov	r3, r0
    return Stat;
  /* USER CODE END STATUS */
}
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	3708      	adds	r7, #8
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bd80      	pop	{r7, pc}

08004bac <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b084      	sub	sp, #16
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	60b9      	str	r1, [r7, #8]
 8004bb4:	607a      	str	r2, [r7, #4]
 8004bb6:	603b      	str	r3, [r7, #0]
 8004bb8:	4603      	mov	r3, r0
 8004bba:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return SD_disk_read (pdrv, buff, sector, count);
 8004bbc:	7bf8      	ldrb	r0, [r7, #15]
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	687a      	ldr	r2, [r7, #4]
 8004bc2:	68b9      	ldr	r1, [r7, #8]
 8004bc4:	f7fc faf4 	bl	80011b0 <SD_disk_read>
 8004bc8:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	3710      	adds	r7, #16
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bd80      	pop	{r7, pc}

08004bd2 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8004bd2:	b580      	push	{r7, lr}
 8004bd4:	b084      	sub	sp, #16
 8004bd6:	af00      	add	r7, sp, #0
 8004bd8:	60b9      	str	r1, [r7, #8]
 8004bda:	607a      	str	r2, [r7, #4]
 8004bdc:	603b      	str	r3, [r7, #0]
 8004bde:	4603      	mov	r3, r0
 8004be0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return SD_disk_write (pdrv, buff, sector, count);
 8004be2:	7bf8      	ldrb	r0, [r7, #15]
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	687a      	ldr	r2, [r7, #4]
 8004be8:	68b9      	ldr	r1, [r7, #8]
 8004bea:	f7fc fb4b 	bl	8001284 <SD_disk_write>
 8004bee:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	3710      	adds	r7, #16
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}

08004bf8 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b082      	sub	sp, #8
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	4603      	mov	r3, r0
 8004c00:	603a      	str	r2, [r7, #0]
 8004c02:	71fb      	strb	r3, [r7, #7]
 8004c04:	460b      	mov	r3, r1
 8004c06:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return SD_disk_ioctl (pdrv, cmd, buff);
 8004c08:	79b9      	ldrb	r1, [r7, #6]
 8004c0a:	79fb      	ldrb	r3, [r7, #7]
 8004c0c:	683a      	ldr	r2, [r7, #0]
 8004c0e:	4618      	mov	r0, r3
 8004c10:	f7fc fbbc 	bl	800138c <SD_disk_ioctl>
 8004c14:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8004c16:	4618      	mov	r0, r3
 8004c18:	3708      	adds	r7, #8
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}
	...

08004c20 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b084      	sub	sp, #16
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	4603      	mov	r3, r0
 8004c28:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8004c2a:	79fb      	ldrb	r3, [r7, #7]
 8004c2c:	4a08      	ldr	r2, [pc, #32]	; (8004c50 <disk_status+0x30>)
 8004c2e:	009b      	lsls	r3, r3, #2
 8004c30:	4413      	add	r3, r2
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	79fa      	ldrb	r2, [r7, #7]
 8004c38:	4905      	ldr	r1, [pc, #20]	; (8004c50 <disk_status+0x30>)
 8004c3a:	440a      	add	r2, r1
 8004c3c:	7a12      	ldrb	r2, [r2, #8]
 8004c3e:	4610      	mov	r0, r2
 8004c40:	4798      	blx	r3
 8004c42:	4603      	mov	r3, r0
 8004c44:	73fb      	strb	r3, [r7, #15]
  return stat;
 8004c46:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	3710      	adds	r7, #16
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}
 8004c50:	20000538 	.word	0x20000538

08004c54 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b084      	sub	sp, #16
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8004c5e:	2300      	movs	r3, #0
 8004c60:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8004c62:	79fb      	ldrb	r3, [r7, #7]
 8004c64:	4a0d      	ldr	r2, [pc, #52]	; (8004c9c <disk_initialize+0x48>)
 8004c66:	5cd3      	ldrb	r3, [r2, r3]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d111      	bne.n	8004c90 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8004c6c:	79fb      	ldrb	r3, [r7, #7]
 8004c6e:	4a0b      	ldr	r2, [pc, #44]	; (8004c9c <disk_initialize+0x48>)
 8004c70:	2101      	movs	r1, #1
 8004c72:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8004c74:	79fb      	ldrb	r3, [r7, #7]
 8004c76:	4a09      	ldr	r2, [pc, #36]	; (8004c9c <disk_initialize+0x48>)
 8004c78:	009b      	lsls	r3, r3, #2
 8004c7a:	4413      	add	r3, r2
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	79fa      	ldrb	r2, [r7, #7]
 8004c82:	4906      	ldr	r1, [pc, #24]	; (8004c9c <disk_initialize+0x48>)
 8004c84:	440a      	add	r2, r1
 8004c86:	7a12      	ldrb	r2, [r2, #8]
 8004c88:	4610      	mov	r0, r2
 8004c8a:	4798      	blx	r3
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8004c90:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c92:	4618      	mov	r0, r3
 8004c94:	3710      	adds	r7, #16
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bd80      	pop	{r7, pc}
 8004c9a:	bf00      	nop
 8004c9c:	20000538 	.word	0x20000538

08004ca0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8004ca0:	b590      	push	{r4, r7, lr}
 8004ca2:	b087      	sub	sp, #28
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	60b9      	str	r1, [r7, #8]
 8004ca8:	607a      	str	r2, [r7, #4]
 8004caa:	603b      	str	r3, [r7, #0]
 8004cac:	4603      	mov	r3, r0
 8004cae:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8004cb0:	7bfb      	ldrb	r3, [r7, #15]
 8004cb2:	4a0a      	ldr	r2, [pc, #40]	; (8004cdc <disk_read+0x3c>)
 8004cb4:	009b      	lsls	r3, r3, #2
 8004cb6:	4413      	add	r3, r2
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	689c      	ldr	r4, [r3, #8]
 8004cbc:	7bfb      	ldrb	r3, [r7, #15]
 8004cbe:	4a07      	ldr	r2, [pc, #28]	; (8004cdc <disk_read+0x3c>)
 8004cc0:	4413      	add	r3, r2
 8004cc2:	7a18      	ldrb	r0, [r3, #8]
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	687a      	ldr	r2, [r7, #4]
 8004cc8:	68b9      	ldr	r1, [r7, #8]
 8004cca:	47a0      	blx	r4
 8004ccc:	4603      	mov	r3, r0
 8004cce:	75fb      	strb	r3, [r7, #23]
  return res;
 8004cd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	371c      	adds	r7, #28
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bd90      	pop	{r4, r7, pc}
 8004cda:	bf00      	nop
 8004cdc:	20000538 	.word	0x20000538

08004ce0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8004ce0:	b590      	push	{r4, r7, lr}
 8004ce2:	b087      	sub	sp, #28
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	60b9      	str	r1, [r7, #8]
 8004ce8:	607a      	str	r2, [r7, #4]
 8004cea:	603b      	str	r3, [r7, #0]
 8004cec:	4603      	mov	r3, r0
 8004cee:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8004cf0:	7bfb      	ldrb	r3, [r7, #15]
 8004cf2:	4a0a      	ldr	r2, [pc, #40]	; (8004d1c <disk_write+0x3c>)
 8004cf4:	009b      	lsls	r3, r3, #2
 8004cf6:	4413      	add	r3, r2
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	68dc      	ldr	r4, [r3, #12]
 8004cfc:	7bfb      	ldrb	r3, [r7, #15]
 8004cfe:	4a07      	ldr	r2, [pc, #28]	; (8004d1c <disk_write+0x3c>)
 8004d00:	4413      	add	r3, r2
 8004d02:	7a18      	ldrb	r0, [r3, #8]
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	687a      	ldr	r2, [r7, #4]
 8004d08:	68b9      	ldr	r1, [r7, #8]
 8004d0a:	47a0      	blx	r4
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	75fb      	strb	r3, [r7, #23]
  return res;
 8004d10:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d12:	4618      	mov	r0, r3
 8004d14:	371c      	adds	r7, #28
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bd90      	pop	{r4, r7, pc}
 8004d1a:	bf00      	nop
 8004d1c:	20000538 	.word	0x20000538

08004d20 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b084      	sub	sp, #16
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	4603      	mov	r3, r0
 8004d28:	603a      	str	r2, [r7, #0]
 8004d2a:	71fb      	strb	r3, [r7, #7]
 8004d2c:	460b      	mov	r3, r1
 8004d2e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8004d30:	79fb      	ldrb	r3, [r7, #7]
 8004d32:	4a09      	ldr	r2, [pc, #36]	; (8004d58 <disk_ioctl+0x38>)
 8004d34:	009b      	lsls	r3, r3, #2
 8004d36:	4413      	add	r3, r2
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	691b      	ldr	r3, [r3, #16]
 8004d3c:	79fa      	ldrb	r2, [r7, #7]
 8004d3e:	4906      	ldr	r1, [pc, #24]	; (8004d58 <disk_ioctl+0x38>)
 8004d40:	440a      	add	r2, r1
 8004d42:	7a10      	ldrb	r0, [r2, #8]
 8004d44:	79b9      	ldrb	r1, [r7, #6]
 8004d46:	683a      	ldr	r2, [r7, #0]
 8004d48:	4798      	blx	r3
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	73fb      	strb	r3, [r7, #15]
  return res;
 8004d4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	3710      	adds	r7, #16
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bd80      	pop	{r7, pc}
 8004d58:	20000538 	.word	0x20000538

08004d5c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b085      	sub	sp, #20
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	3301      	adds	r3, #1
 8004d68:	781b      	ldrb	r3, [r3, #0]
 8004d6a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8004d6c:	89fb      	ldrh	r3, [r7, #14]
 8004d6e:	021b      	lsls	r3, r3, #8
 8004d70:	b21a      	sxth	r2, r3
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	781b      	ldrb	r3, [r3, #0]
 8004d76:	b21b      	sxth	r3, r3
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	b21b      	sxth	r3, r3
 8004d7c:	81fb      	strh	r3, [r7, #14]
	return rv;
 8004d7e:	89fb      	ldrh	r3, [r7, #14]
}
 8004d80:	4618      	mov	r0, r3
 8004d82:	3714      	adds	r7, #20
 8004d84:	46bd      	mov	sp, r7
 8004d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8a:	4770      	bx	lr

08004d8c <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b085      	sub	sp, #20
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	3303      	adds	r3, #3
 8004d98:	781b      	ldrb	r3, [r3, #0]
 8004d9a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	021b      	lsls	r3, r3, #8
 8004da0:	687a      	ldr	r2, [r7, #4]
 8004da2:	3202      	adds	r2, #2
 8004da4:	7812      	ldrb	r2, [r2, #0]
 8004da6:	4313      	orrs	r3, r2
 8004da8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	021b      	lsls	r3, r3, #8
 8004dae:	687a      	ldr	r2, [r7, #4]
 8004db0:	3201      	adds	r2, #1
 8004db2:	7812      	ldrb	r2, [r2, #0]
 8004db4:	4313      	orrs	r3, r2
 8004db6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	021b      	lsls	r3, r3, #8
 8004dbc:	687a      	ldr	r2, [r7, #4]
 8004dbe:	7812      	ldrb	r2, [r2, #0]
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	60fb      	str	r3, [r7, #12]
	return rv;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
}
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	3714      	adds	r7, #20
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd0:	4770      	bx	lr

08004dd2 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8004dd2:	b480      	push	{r7}
 8004dd4:	b083      	sub	sp, #12
 8004dd6:	af00      	add	r7, sp, #0
 8004dd8:	6078      	str	r0, [r7, #4]
 8004dda:	460b      	mov	r3, r1
 8004ddc:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	1c5a      	adds	r2, r3, #1
 8004de2:	607a      	str	r2, [r7, #4]
 8004de4:	887a      	ldrh	r2, [r7, #2]
 8004de6:	b2d2      	uxtb	r2, r2
 8004de8:	701a      	strb	r2, [r3, #0]
 8004dea:	887b      	ldrh	r3, [r7, #2]
 8004dec:	0a1b      	lsrs	r3, r3, #8
 8004dee:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	1c5a      	adds	r2, r3, #1
 8004df4:	607a      	str	r2, [r7, #4]
 8004df6:	887a      	ldrh	r2, [r7, #2]
 8004df8:	b2d2      	uxtb	r2, r2
 8004dfa:	701a      	strb	r2, [r3, #0]
}
 8004dfc:	bf00      	nop
 8004dfe:	370c      	adds	r7, #12
 8004e00:	46bd      	mov	sp, r7
 8004e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e06:	4770      	bx	lr

08004e08 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b083      	sub	sp, #12
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
 8004e10:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	1c5a      	adds	r2, r3, #1
 8004e16:	607a      	str	r2, [r7, #4]
 8004e18:	683a      	ldr	r2, [r7, #0]
 8004e1a:	b2d2      	uxtb	r2, r2
 8004e1c:	701a      	strb	r2, [r3, #0]
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	0a1b      	lsrs	r3, r3, #8
 8004e22:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	1c5a      	adds	r2, r3, #1
 8004e28:	607a      	str	r2, [r7, #4]
 8004e2a:	683a      	ldr	r2, [r7, #0]
 8004e2c:	b2d2      	uxtb	r2, r2
 8004e2e:	701a      	strb	r2, [r3, #0]
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	0a1b      	lsrs	r3, r3, #8
 8004e34:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	1c5a      	adds	r2, r3, #1
 8004e3a:	607a      	str	r2, [r7, #4]
 8004e3c:	683a      	ldr	r2, [r7, #0]
 8004e3e:	b2d2      	uxtb	r2, r2
 8004e40:	701a      	strb	r2, [r3, #0]
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	0a1b      	lsrs	r3, r3, #8
 8004e46:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	1c5a      	adds	r2, r3, #1
 8004e4c:	607a      	str	r2, [r7, #4]
 8004e4e:	683a      	ldr	r2, [r7, #0]
 8004e50:	b2d2      	uxtb	r2, r2
 8004e52:	701a      	strb	r2, [r3, #0]
}
 8004e54:	bf00      	nop
 8004e56:	370c      	adds	r7, #12
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5e:	4770      	bx	lr

08004e60 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8004e60:	b480      	push	{r7}
 8004e62:	b087      	sub	sp, #28
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	60f8      	str	r0, [r7, #12]
 8004e68:	60b9      	str	r1, [r7, #8]
 8004e6a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d00d      	beq.n	8004e96 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8004e7a:	693a      	ldr	r2, [r7, #16]
 8004e7c:	1c53      	adds	r3, r2, #1
 8004e7e:	613b      	str	r3, [r7, #16]
 8004e80:	697b      	ldr	r3, [r7, #20]
 8004e82:	1c59      	adds	r1, r3, #1
 8004e84:	6179      	str	r1, [r7, #20]
 8004e86:	7812      	ldrb	r2, [r2, #0]
 8004e88:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	3b01      	subs	r3, #1
 8004e8e:	607b      	str	r3, [r7, #4]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d1f1      	bne.n	8004e7a <mem_cpy+0x1a>
	}
}
 8004e96:	bf00      	nop
 8004e98:	371c      	adds	r7, #28
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea0:	4770      	bx	lr

08004ea2 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8004ea2:	b480      	push	{r7}
 8004ea4:	b087      	sub	sp, #28
 8004ea6:	af00      	add	r7, sp, #0
 8004ea8:	60f8      	str	r0, [r7, #12]
 8004eaa:	60b9      	str	r1, [r7, #8]
 8004eac:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	1c5a      	adds	r2, r3, #1
 8004eb6:	617a      	str	r2, [r7, #20]
 8004eb8:	68ba      	ldr	r2, [r7, #8]
 8004eba:	b2d2      	uxtb	r2, r2
 8004ebc:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	3b01      	subs	r3, #1
 8004ec2:	607b      	str	r3, [r7, #4]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d1f3      	bne.n	8004eb2 <mem_set+0x10>
}
 8004eca:	bf00      	nop
 8004ecc:	371c      	adds	r7, #28
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed4:	4770      	bx	lr

08004ed6 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8004ed6:	b480      	push	{r7}
 8004ed8:	b089      	sub	sp, #36	; 0x24
 8004eda:	af00      	add	r7, sp, #0
 8004edc:	60f8      	str	r0, [r7, #12]
 8004ede:	60b9      	str	r1, [r7, #8]
 8004ee0:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	61fb      	str	r3, [r7, #28]
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8004eea:	2300      	movs	r3, #0
 8004eec:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8004eee:	69fb      	ldr	r3, [r7, #28]
 8004ef0:	1c5a      	adds	r2, r3, #1
 8004ef2:	61fa      	str	r2, [r7, #28]
 8004ef4:	781b      	ldrb	r3, [r3, #0]
 8004ef6:	4619      	mov	r1, r3
 8004ef8:	69bb      	ldr	r3, [r7, #24]
 8004efa:	1c5a      	adds	r2, r3, #1
 8004efc:	61ba      	str	r2, [r7, #24]
 8004efe:	781b      	ldrb	r3, [r3, #0]
 8004f00:	1acb      	subs	r3, r1, r3
 8004f02:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	3b01      	subs	r3, #1
 8004f08:	607b      	str	r3, [r7, #4]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d002      	beq.n	8004f16 <mem_cmp+0x40>
 8004f10:	697b      	ldr	r3, [r7, #20]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d0eb      	beq.n	8004eee <mem_cmp+0x18>

	return r;
 8004f16:	697b      	ldr	r3, [r7, #20]
}
 8004f18:	4618      	mov	r0, r3
 8004f1a:	3724      	adds	r7, #36	; 0x24
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f22:	4770      	bx	lr

08004f24 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8004f24:	b480      	push	{r7}
 8004f26:	b083      	sub	sp, #12
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
 8004f2c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8004f2e:	e002      	b.n	8004f36 <chk_chr+0x12>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	3301      	adds	r3, #1
 8004f34:	607b      	str	r3, [r7, #4]
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	781b      	ldrb	r3, [r3, #0]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d005      	beq.n	8004f4a <chk_chr+0x26>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	781b      	ldrb	r3, [r3, #0]
 8004f42:	461a      	mov	r2, r3
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d1f2      	bne.n	8004f30 <chk_chr+0xc>
	return *str;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	781b      	ldrb	r3, [r3, #0]
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	370c      	adds	r7, #12
 8004f52:	46bd      	mov	sp, r7
 8004f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f58:	4770      	bx	lr

08004f5a <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 8004f5a:	b580      	push	{r7, lr}
 8004f5c:	b082      	sub	sp, #8
 8004f5e:	af00      	add	r7, sp, #0
 8004f60:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d009      	beq.n	8004f7c <lock_fs+0x22>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	68db      	ldr	r3, [r3, #12]
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	f002 fb20 	bl	80075b2 <ff_req_grant>
 8004f72:	4603      	mov	r3, r0
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d001      	beq.n	8004f7c <lock_fs+0x22>
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e000      	b.n	8004f7e <lock_fs+0x24>
 8004f7c:	2300      	movs	r3, #0
}
 8004f7e:	4618      	mov	r0, r3
 8004f80:	3708      	adds	r7, #8
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}

08004f86 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 8004f86:	b580      	push	{r7, lr}
 8004f88:	b082      	sub	sp, #8
 8004f8a:	af00      	add	r7, sp, #0
 8004f8c:	6078      	str	r0, [r7, #4]
 8004f8e:	460b      	mov	r3, r1
 8004f90:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d00d      	beq.n	8004fb4 <unlock_fs+0x2e>
 8004f98:	78fb      	ldrb	r3, [r7, #3]
 8004f9a:	2b0c      	cmp	r3, #12
 8004f9c:	d00a      	beq.n	8004fb4 <unlock_fs+0x2e>
 8004f9e:	78fb      	ldrb	r3, [r7, #3]
 8004fa0:	2b0b      	cmp	r3, #11
 8004fa2:	d007      	beq.n	8004fb4 <unlock_fs+0x2e>
 8004fa4:	78fb      	ldrb	r3, [r7, #3]
 8004fa6:	2b0f      	cmp	r3, #15
 8004fa8:	d004      	beq.n	8004fb4 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	68db      	ldr	r3, [r3, #12]
 8004fae:	4618      	mov	r0, r3
 8004fb0:	f002 fb14 	bl	80075dc <ff_rel_grant>
	}
}
 8004fb4:	bf00      	nop
 8004fb6:	3708      	adds	r7, #8
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	bd80      	pop	{r7, pc}

08004fbc <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b085      	sub	sp, #20
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
 8004fc4:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	60bb      	str	r3, [r7, #8]
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	60fb      	str	r3, [r7, #12]
 8004fce:	e029      	b.n	8005024 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8004fd0:	4a27      	ldr	r2, [pc, #156]	; (8005070 <chk_lock+0xb4>)
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	011b      	lsls	r3, r3, #4
 8004fd6:	4413      	add	r3, r2
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d01d      	beq.n	800501a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8004fde:	4a24      	ldr	r2, [pc, #144]	; (8005070 <chk_lock+0xb4>)
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	011b      	lsls	r3, r3, #4
 8004fe4:	4413      	add	r3, r2
 8004fe6:	681a      	ldr	r2, [r3, #0]
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	429a      	cmp	r2, r3
 8004fee:	d116      	bne.n	800501e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8004ff0:	4a1f      	ldr	r2, [pc, #124]	; (8005070 <chk_lock+0xb4>)
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	011b      	lsls	r3, r3, #4
 8004ff6:	4413      	add	r3, r2
 8004ff8:	3304      	adds	r3, #4
 8004ffa:	681a      	ldr	r2, [r3, #0]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005000:	429a      	cmp	r2, r3
 8005002:	d10c      	bne.n	800501e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8005004:	4a1a      	ldr	r2, [pc, #104]	; (8005070 <chk_lock+0xb4>)
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	011b      	lsls	r3, r3, #4
 800500a:	4413      	add	r3, r2
 800500c:	3308      	adds	r3, #8
 800500e:	681a      	ldr	r2, [r3, #0]
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8005014:	429a      	cmp	r2, r3
 8005016:	d102      	bne.n	800501e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8005018:	e007      	b.n	800502a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800501a:	2301      	movs	r3, #1
 800501c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	3301      	adds	r3, #1
 8005022:	60fb      	str	r3, [r7, #12]
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2b01      	cmp	r3, #1
 8005028:	d9d2      	bls.n	8004fd0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2b02      	cmp	r3, #2
 800502e:	d109      	bne.n	8005044 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d102      	bne.n	800503c <chk_lock+0x80>
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	2b02      	cmp	r3, #2
 800503a:	d101      	bne.n	8005040 <chk_lock+0x84>
 800503c:	2300      	movs	r3, #0
 800503e:	e010      	b.n	8005062 <chk_lock+0xa6>
 8005040:	2312      	movs	r3, #18
 8005042:	e00e      	b.n	8005062 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d108      	bne.n	800505c <chk_lock+0xa0>
 800504a:	4a09      	ldr	r2, [pc, #36]	; (8005070 <chk_lock+0xb4>)
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	011b      	lsls	r3, r3, #4
 8005050:	4413      	add	r3, r2
 8005052:	330c      	adds	r3, #12
 8005054:	881b      	ldrh	r3, [r3, #0]
 8005056:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800505a:	d101      	bne.n	8005060 <chk_lock+0xa4>
 800505c:	2310      	movs	r3, #16
 800505e:	e000      	b.n	8005062 <chk_lock+0xa6>
 8005060:	2300      	movs	r3, #0
}
 8005062:	4618      	mov	r0, r3
 8005064:	3714      	adds	r7, #20
 8005066:	46bd      	mov	sp, r7
 8005068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506c:	4770      	bx	lr
 800506e:	bf00      	nop
 8005070:	20000518 	.word	0x20000518

08005074 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8005074:	b480      	push	{r7}
 8005076:	b083      	sub	sp, #12
 8005078:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800507a:	2300      	movs	r3, #0
 800507c:	607b      	str	r3, [r7, #4]
 800507e:	e002      	b.n	8005086 <enq_lock+0x12>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	3301      	adds	r3, #1
 8005084:	607b      	str	r3, [r7, #4]
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2b01      	cmp	r3, #1
 800508a:	d806      	bhi.n	800509a <enq_lock+0x26>
 800508c:	4a09      	ldr	r2, [pc, #36]	; (80050b4 <enq_lock+0x40>)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	011b      	lsls	r3, r3, #4
 8005092:	4413      	add	r3, r2
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d1f2      	bne.n	8005080 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2b02      	cmp	r3, #2
 800509e:	bf14      	ite	ne
 80050a0:	2301      	movne	r3, #1
 80050a2:	2300      	moveq	r3, #0
 80050a4:	b2db      	uxtb	r3, r3
}
 80050a6:	4618      	mov	r0, r3
 80050a8:	370c      	adds	r7, #12
 80050aa:	46bd      	mov	sp, r7
 80050ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b0:	4770      	bx	lr
 80050b2:	bf00      	nop
 80050b4:	20000518 	.word	0x20000518

080050b8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80050b8:	b480      	push	{r7}
 80050ba:	b085      	sub	sp, #20
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
 80050c0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80050c2:	2300      	movs	r3, #0
 80050c4:	60fb      	str	r3, [r7, #12]
 80050c6:	e01f      	b.n	8005108 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80050c8:	4a41      	ldr	r2, [pc, #260]	; (80051d0 <inc_lock+0x118>)
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	011b      	lsls	r3, r3, #4
 80050ce:	4413      	add	r3, r2
 80050d0:	681a      	ldr	r2, [r3, #0]
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	429a      	cmp	r2, r3
 80050d8:	d113      	bne.n	8005102 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80050da:	4a3d      	ldr	r2, [pc, #244]	; (80051d0 <inc_lock+0x118>)
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	011b      	lsls	r3, r3, #4
 80050e0:	4413      	add	r3, r2
 80050e2:	3304      	adds	r3, #4
 80050e4:	681a      	ldr	r2, [r3, #0]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80050ea:	429a      	cmp	r2, r3
 80050ec:	d109      	bne.n	8005102 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80050ee:	4a38      	ldr	r2, [pc, #224]	; (80051d0 <inc_lock+0x118>)
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	011b      	lsls	r3, r3, #4
 80050f4:	4413      	add	r3, r2
 80050f6:	3308      	adds	r3, #8
 80050f8:	681a      	ldr	r2, [r3, #0]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80050fe:	429a      	cmp	r2, r3
 8005100:	d006      	beq.n	8005110 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	3301      	adds	r3, #1
 8005106:	60fb      	str	r3, [r7, #12]
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	2b01      	cmp	r3, #1
 800510c:	d9dc      	bls.n	80050c8 <inc_lock+0x10>
 800510e:	e000      	b.n	8005112 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8005110:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2b02      	cmp	r3, #2
 8005116:	d132      	bne.n	800517e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005118:	2300      	movs	r3, #0
 800511a:	60fb      	str	r3, [r7, #12]
 800511c:	e002      	b.n	8005124 <inc_lock+0x6c>
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	3301      	adds	r3, #1
 8005122:	60fb      	str	r3, [r7, #12]
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	2b01      	cmp	r3, #1
 8005128:	d806      	bhi.n	8005138 <inc_lock+0x80>
 800512a:	4a29      	ldr	r2, [pc, #164]	; (80051d0 <inc_lock+0x118>)
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	011b      	lsls	r3, r3, #4
 8005130:	4413      	add	r3, r2
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d1f2      	bne.n	800511e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	2b02      	cmp	r3, #2
 800513c:	d101      	bne.n	8005142 <inc_lock+0x8a>
 800513e:	2300      	movs	r3, #0
 8005140:	e040      	b.n	80051c4 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681a      	ldr	r2, [r3, #0]
 8005146:	4922      	ldr	r1, [pc, #136]	; (80051d0 <inc_lock+0x118>)
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	011b      	lsls	r3, r3, #4
 800514c:	440b      	add	r3, r1
 800514e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	689a      	ldr	r2, [r3, #8]
 8005154:	491e      	ldr	r1, [pc, #120]	; (80051d0 <inc_lock+0x118>)
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	011b      	lsls	r3, r3, #4
 800515a:	440b      	add	r3, r1
 800515c:	3304      	adds	r3, #4
 800515e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	695a      	ldr	r2, [r3, #20]
 8005164:	491a      	ldr	r1, [pc, #104]	; (80051d0 <inc_lock+0x118>)
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	011b      	lsls	r3, r3, #4
 800516a:	440b      	add	r3, r1
 800516c:	3308      	adds	r3, #8
 800516e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8005170:	4a17      	ldr	r2, [pc, #92]	; (80051d0 <inc_lock+0x118>)
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	011b      	lsls	r3, r3, #4
 8005176:	4413      	add	r3, r2
 8005178:	330c      	adds	r3, #12
 800517a:	2200      	movs	r2, #0
 800517c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d009      	beq.n	8005198 <inc_lock+0xe0>
 8005184:	4a12      	ldr	r2, [pc, #72]	; (80051d0 <inc_lock+0x118>)
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	011b      	lsls	r3, r3, #4
 800518a:	4413      	add	r3, r2
 800518c:	330c      	adds	r3, #12
 800518e:	881b      	ldrh	r3, [r3, #0]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d001      	beq.n	8005198 <inc_lock+0xe0>
 8005194:	2300      	movs	r3, #0
 8005196:	e015      	b.n	80051c4 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d108      	bne.n	80051b0 <inc_lock+0xf8>
 800519e:	4a0c      	ldr	r2, [pc, #48]	; (80051d0 <inc_lock+0x118>)
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	011b      	lsls	r3, r3, #4
 80051a4:	4413      	add	r3, r2
 80051a6:	330c      	adds	r3, #12
 80051a8:	881b      	ldrh	r3, [r3, #0]
 80051aa:	3301      	adds	r3, #1
 80051ac:	b29a      	uxth	r2, r3
 80051ae:	e001      	b.n	80051b4 <inc_lock+0xfc>
 80051b0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80051b4:	4906      	ldr	r1, [pc, #24]	; (80051d0 <inc_lock+0x118>)
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	011b      	lsls	r3, r3, #4
 80051ba:	440b      	add	r3, r1
 80051bc:	330c      	adds	r3, #12
 80051be:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	3301      	adds	r3, #1
}
 80051c4:	4618      	mov	r0, r3
 80051c6:	3714      	adds	r7, #20
 80051c8:	46bd      	mov	sp, r7
 80051ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ce:	4770      	bx	lr
 80051d0:	20000518 	.word	0x20000518

080051d4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80051d4:	b480      	push	{r7}
 80051d6:	b085      	sub	sp, #20
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	3b01      	subs	r3, #1
 80051e0:	607b      	str	r3, [r7, #4]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2b01      	cmp	r3, #1
 80051e6:	d825      	bhi.n	8005234 <dec_lock+0x60>
		n = Files[i].ctr;
 80051e8:	4a17      	ldr	r2, [pc, #92]	; (8005248 <dec_lock+0x74>)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	011b      	lsls	r3, r3, #4
 80051ee:	4413      	add	r3, r2
 80051f0:	330c      	adds	r3, #12
 80051f2:	881b      	ldrh	r3, [r3, #0]
 80051f4:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80051f6:	89fb      	ldrh	r3, [r7, #14]
 80051f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051fc:	d101      	bne.n	8005202 <dec_lock+0x2e>
 80051fe:	2300      	movs	r3, #0
 8005200:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8005202:	89fb      	ldrh	r3, [r7, #14]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d002      	beq.n	800520e <dec_lock+0x3a>
 8005208:	89fb      	ldrh	r3, [r7, #14]
 800520a:	3b01      	subs	r3, #1
 800520c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800520e:	4a0e      	ldr	r2, [pc, #56]	; (8005248 <dec_lock+0x74>)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	011b      	lsls	r3, r3, #4
 8005214:	4413      	add	r3, r2
 8005216:	330c      	adds	r3, #12
 8005218:	89fa      	ldrh	r2, [r7, #14]
 800521a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800521c:	89fb      	ldrh	r3, [r7, #14]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d105      	bne.n	800522e <dec_lock+0x5a>
 8005222:	4a09      	ldr	r2, [pc, #36]	; (8005248 <dec_lock+0x74>)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	011b      	lsls	r3, r3, #4
 8005228:	4413      	add	r3, r2
 800522a:	2200      	movs	r2, #0
 800522c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800522e:	2300      	movs	r3, #0
 8005230:	737b      	strb	r3, [r7, #13]
 8005232:	e001      	b.n	8005238 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8005234:	2302      	movs	r3, #2
 8005236:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8005238:	7b7b      	ldrb	r3, [r7, #13]
}
 800523a:	4618      	mov	r0, r3
 800523c:	3714      	adds	r7, #20
 800523e:	46bd      	mov	sp, r7
 8005240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005244:	4770      	bx	lr
 8005246:	bf00      	nop
 8005248:	20000518 	.word	0x20000518

0800524c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800524c:	b480      	push	{r7}
 800524e:	b085      	sub	sp, #20
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8005254:	2300      	movs	r3, #0
 8005256:	60fb      	str	r3, [r7, #12]
 8005258:	e010      	b.n	800527c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800525a:	4a0d      	ldr	r2, [pc, #52]	; (8005290 <clear_lock+0x44>)
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	011b      	lsls	r3, r3, #4
 8005260:	4413      	add	r3, r2
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	687a      	ldr	r2, [r7, #4]
 8005266:	429a      	cmp	r2, r3
 8005268:	d105      	bne.n	8005276 <clear_lock+0x2a>
 800526a:	4a09      	ldr	r2, [pc, #36]	; (8005290 <clear_lock+0x44>)
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	011b      	lsls	r3, r3, #4
 8005270:	4413      	add	r3, r2
 8005272:	2200      	movs	r2, #0
 8005274:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	3301      	adds	r3, #1
 800527a:	60fb      	str	r3, [r7, #12]
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	2b01      	cmp	r3, #1
 8005280:	d9eb      	bls.n	800525a <clear_lock+0xe>
	}
}
 8005282:	bf00      	nop
 8005284:	3714      	adds	r7, #20
 8005286:	46bd      	mov	sp, r7
 8005288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528c:	4770      	bx	lr
 800528e:	bf00      	nop
 8005290:	20000518 	.word	0x20000518

08005294 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b086      	sub	sp, #24
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800529c:	2300      	movs	r3, #0
 800529e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	78db      	ldrb	r3, [r3, #3]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d034      	beq.n	8005312 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052ac:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	7858      	ldrb	r0, [r3, #1]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80052b8:	2301      	movs	r3, #1
 80052ba:	697a      	ldr	r2, [r7, #20]
 80052bc:	f7ff fd10 	bl	8004ce0 <disk_write>
 80052c0:	4603      	mov	r3, r0
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d002      	beq.n	80052cc <sync_window+0x38>
			res = FR_DISK_ERR;
 80052c6:	2301      	movs	r3, #1
 80052c8:	73fb      	strb	r3, [r7, #15]
 80052ca:	e022      	b.n	8005312 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2200      	movs	r2, #0
 80052d0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052d6:	697a      	ldr	r2, [r7, #20]
 80052d8:	1ad2      	subs	r2, r2, r3
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	69db      	ldr	r3, [r3, #28]
 80052de:	429a      	cmp	r2, r3
 80052e0:	d217      	bcs.n	8005312 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	789b      	ldrb	r3, [r3, #2]
 80052e6:	613b      	str	r3, [r7, #16]
 80052e8:	e010      	b.n	800530c <sync_window+0x78>
					wsect += fs->fsize;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	69db      	ldr	r3, [r3, #28]
 80052ee:	697a      	ldr	r2, [r7, #20]
 80052f0:	4413      	add	r3, r2
 80052f2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	7858      	ldrb	r0, [r3, #1]
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80052fe:	2301      	movs	r3, #1
 8005300:	697a      	ldr	r2, [r7, #20]
 8005302:	f7ff fced 	bl	8004ce0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005306:	693b      	ldr	r3, [r7, #16]
 8005308:	3b01      	subs	r3, #1
 800530a:	613b      	str	r3, [r7, #16]
 800530c:	693b      	ldr	r3, [r7, #16]
 800530e:	2b01      	cmp	r3, #1
 8005310:	d8eb      	bhi.n	80052ea <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8005312:	7bfb      	ldrb	r3, [r7, #15]
}
 8005314:	4618      	mov	r0, r3
 8005316:	3718      	adds	r7, #24
 8005318:	46bd      	mov	sp, r7
 800531a:	bd80      	pop	{r7, pc}

0800531c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b084      	sub	sp, #16
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
 8005324:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8005326:	2300      	movs	r3, #0
 8005328:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800532e:	683a      	ldr	r2, [r7, #0]
 8005330:	429a      	cmp	r2, r3
 8005332:	d01b      	beq.n	800536c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8005334:	6878      	ldr	r0, [r7, #4]
 8005336:	f7ff ffad 	bl	8005294 <sync_window>
 800533a:	4603      	mov	r3, r0
 800533c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800533e:	7bfb      	ldrb	r3, [r7, #15]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d113      	bne.n	800536c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	7858      	ldrb	r0, [r3, #1]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800534e:	2301      	movs	r3, #1
 8005350:	683a      	ldr	r2, [r7, #0]
 8005352:	f7ff fca5 	bl	8004ca0 <disk_read>
 8005356:	4603      	mov	r3, r0
 8005358:	2b00      	cmp	r3, #0
 800535a:	d004      	beq.n	8005366 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800535c:	f04f 33ff 	mov.w	r3, #4294967295
 8005360:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8005362:	2301      	movs	r3, #1
 8005364:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	683a      	ldr	r2, [r7, #0]
 800536a:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 800536c:	7bfb      	ldrb	r3, [r7, #15]
}
 800536e:	4618      	mov	r0, r3
 8005370:	3710      	adds	r7, #16
 8005372:	46bd      	mov	sp, r7
 8005374:	bd80      	pop	{r7, pc}
	...

08005378 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b084      	sub	sp, #16
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8005380:	6878      	ldr	r0, [r7, #4]
 8005382:	f7ff ff87 	bl	8005294 <sync_window>
 8005386:	4603      	mov	r3, r0
 8005388:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800538a:	7bfb      	ldrb	r3, [r7, #15]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d158      	bne.n	8005442 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	781b      	ldrb	r3, [r3, #0]
 8005394:	2b03      	cmp	r3, #3
 8005396:	d148      	bne.n	800542a <sync_fs+0xb2>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	791b      	ldrb	r3, [r3, #4]
 800539c:	2b01      	cmp	r3, #1
 800539e:	d144      	bne.n	800542a <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	3334      	adds	r3, #52	; 0x34
 80053a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80053a8:	2100      	movs	r1, #0
 80053aa:	4618      	mov	r0, r3
 80053ac:	f7ff fd79 	bl	8004ea2 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	3334      	adds	r3, #52	; 0x34
 80053b4:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80053b8:	f64a 2155 	movw	r1, #43605	; 0xaa55
 80053bc:	4618      	mov	r0, r3
 80053be:	f7ff fd08 	bl	8004dd2 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	3334      	adds	r3, #52	; 0x34
 80053c6:	4921      	ldr	r1, [pc, #132]	; (800544c <sync_fs+0xd4>)
 80053c8:	4618      	mov	r0, r3
 80053ca:	f7ff fd1d 	bl	8004e08 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	3334      	adds	r3, #52	; 0x34
 80053d2:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80053d6:	491e      	ldr	r1, [pc, #120]	; (8005450 <sync_fs+0xd8>)
 80053d8:	4618      	mov	r0, r3
 80053da:	f7ff fd15 	bl	8004e08 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	3334      	adds	r3, #52	; 0x34
 80053e2:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	695b      	ldr	r3, [r3, #20]
 80053ea:	4619      	mov	r1, r3
 80053ec:	4610      	mov	r0, r2
 80053ee:	f7ff fd0b 	bl	8004e08 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	3334      	adds	r3, #52	; 0x34
 80053f6:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	691b      	ldr	r3, [r3, #16]
 80053fe:	4619      	mov	r1, r3
 8005400:	4610      	mov	r0, r2
 8005402:	f7ff fd01 	bl	8004e08 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6a1b      	ldr	r3, [r3, #32]
 800540a:	1c5a      	adds	r2, r3, #1
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	7858      	ldrb	r0, [r3, #1]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800541e:	2301      	movs	r3, #1
 8005420:	f7ff fc5e 	bl	8004ce0 <disk_write>
			fs->fsi_flag = 0;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2200      	movs	r2, #0
 8005428:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	785b      	ldrb	r3, [r3, #1]
 800542e:	2200      	movs	r2, #0
 8005430:	2100      	movs	r1, #0
 8005432:	4618      	mov	r0, r3
 8005434:	f7ff fc74 	bl	8004d20 <disk_ioctl>
 8005438:	4603      	mov	r3, r0
 800543a:	2b00      	cmp	r3, #0
 800543c:	d001      	beq.n	8005442 <sync_fs+0xca>
 800543e:	2301      	movs	r3, #1
 8005440:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8005442:	7bfb      	ldrb	r3, [r7, #15]
}
 8005444:	4618      	mov	r0, r3
 8005446:	3710      	adds	r7, #16
 8005448:	46bd      	mov	sp, r7
 800544a:	bd80      	pop	{r7, pc}
 800544c:	41615252 	.word	0x41615252
 8005450:	61417272 	.word	0x61417272

08005454 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8005454:	b480      	push	{r7}
 8005456:	b083      	sub	sp, #12
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
 800545c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	3b02      	subs	r3, #2
 8005462:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	699b      	ldr	r3, [r3, #24]
 8005468:	3b02      	subs	r3, #2
 800546a:	683a      	ldr	r2, [r7, #0]
 800546c:	429a      	cmp	r2, r3
 800546e:	d301      	bcc.n	8005474 <clust2sect+0x20>
 8005470:	2300      	movs	r3, #0
 8005472:	e008      	b.n	8005486 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	895b      	ldrh	r3, [r3, #10]
 8005478:	461a      	mov	r2, r3
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	fb03 f202 	mul.w	r2, r3, r2
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005484:	4413      	add	r3, r2
}
 8005486:	4618      	mov	r0, r3
 8005488:	370c      	adds	r7, #12
 800548a:	46bd      	mov	sp, r7
 800548c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005490:	4770      	bx	lr

08005492 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8005492:	b580      	push	{r7, lr}
 8005494:	b086      	sub	sp, #24
 8005496:	af00      	add	r7, sp, #0
 8005498:	6078      	str	r0, [r7, #4]
 800549a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d904      	bls.n	80054b2 <get_fat+0x20>
 80054a8:	693b      	ldr	r3, [r7, #16]
 80054aa:	699b      	ldr	r3, [r3, #24]
 80054ac:	683a      	ldr	r2, [r7, #0]
 80054ae:	429a      	cmp	r2, r3
 80054b0:	d302      	bcc.n	80054b8 <get_fat+0x26>
		val = 1;	/* Internal error */
 80054b2:	2301      	movs	r3, #1
 80054b4:	617b      	str	r3, [r7, #20]
 80054b6:	e08c      	b.n	80055d2 <get_fat+0x140>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80054b8:	f04f 33ff 	mov.w	r3, #4294967295
 80054bc:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	781b      	ldrb	r3, [r3, #0]
 80054c2:	2b02      	cmp	r3, #2
 80054c4:	d045      	beq.n	8005552 <get_fat+0xc0>
 80054c6:	2b03      	cmp	r3, #3
 80054c8:	d05d      	beq.n	8005586 <get_fat+0xf4>
 80054ca:	2b01      	cmp	r3, #1
 80054cc:	d177      	bne.n	80055be <get_fat+0x12c>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	60fb      	str	r3, [r7, #12]
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	085b      	lsrs	r3, r3, #1
 80054d6:	68fa      	ldr	r2, [r7, #12]
 80054d8:	4413      	add	r3, r2
 80054da:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80054dc:	693b      	ldr	r3, [r7, #16]
 80054de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	0a5b      	lsrs	r3, r3, #9
 80054e4:	4413      	add	r3, r2
 80054e6:	4619      	mov	r1, r3
 80054e8:	6938      	ldr	r0, [r7, #16]
 80054ea:	f7ff ff17 	bl	800531c <move_window>
 80054ee:	4603      	mov	r3, r0
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d167      	bne.n	80055c4 <get_fat+0x132>
			wc = fs->win[bc++ % SS(fs)];
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	1c5a      	adds	r2, r3, #1
 80054f8:	60fa      	str	r2, [r7, #12]
 80054fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054fe:	693a      	ldr	r2, [r7, #16]
 8005500:	4413      	add	r3, r2
 8005502:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005506:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005508:	693b      	ldr	r3, [r7, #16]
 800550a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	0a5b      	lsrs	r3, r3, #9
 8005510:	4413      	add	r3, r2
 8005512:	4619      	mov	r1, r3
 8005514:	6938      	ldr	r0, [r7, #16]
 8005516:	f7ff ff01 	bl	800531c <move_window>
 800551a:	4603      	mov	r3, r0
 800551c:	2b00      	cmp	r3, #0
 800551e:	d153      	bne.n	80055c8 <get_fat+0x136>
			wc |= fs->win[bc % SS(fs)] << 8;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005526:	693a      	ldr	r2, [r7, #16]
 8005528:	4413      	add	r3, r2
 800552a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800552e:	021b      	lsls	r3, r3, #8
 8005530:	461a      	mov	r2, r3
 8005532:	68bb      	ldr	r3, [r7, #8]
 8005534:	4313      	orrs	r3, r2
 8005536:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	f003 0301 	and.w	r3, r3, #1
 800553e:	2b00      	cmp	r3, #0
 8005540:	d002      	beq.n	8005548 <get_fat+0xb6>
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	091b      	lsrs	r3, r3, #4
 8005546:	e002      	b.n	800554e <get_fat+0xbc>
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800554e:	617b      	str	r3, [r7, #20]
			break;
 8005550:	e03f      	b.n	80055d2 <get_fat+0x140>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005552:	693b      	ldr	r3, [r7, #16]
 8005554:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	0a1b      	lsrs	r3, r3, #8
 800555a:	4413      	add	r3, r2
 800555c:	4619      	mov	r1, r3
 800555e:	6938      	ldr	r0, [r7, #16]
 8005560:	f7ff fedc 	bl	800531c <move_window>
 8005564:	4603      	mov	r3, r0
 8005566:	2b00      	cmp	r3, #0
 8005568:	d130      	bne.n	80055cc <get_fat+0x13a>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800556a:	693b      	ldr	r3, [r7, #16]
 800556c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	005b      	lsls	r3, r3, #1
 8005574:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8005578:	4413      	add	r3, r2
 800557a:	4618      	mov	r0, r3
 800557c:	f7ff fbee 	bl	8004d5c <ld_word>
 8005580:	4603      	mov	r3, r0
 8005582:	617b      	str	r3, [r7, #20]
			break;
 8005584:	e025      	b.n	80055d2 <get_fat+0x140>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005586:	693b      	ldr	r3, [r7, #16]
 8005588:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	09db      	lsrs	r3, r3, #7
 800558e:	4413      	add	r3, r2
 8005590:	4619      	mov	r1, r3
 8005592:	6938      	ldr	r0, [r7, #16]
 8005594:	f7ff fec2 	bl	800531c <move_window>
 8005598:	4603      	mov	r3, r0
 800559a:	2b00      	cmp	r3, #0
 800559c:	d118      	bne.n	80055d0 <get_fat+0x13e>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800559e:	693b      	ldr	r3, [r7, #16]
 80055a0:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	009b      	lsls	r3, r3, #2
 80055a8:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80055ac:	4413      	add	r3, r2
 80055ae:	4618      	mov	r0, r3
 80055b0:	f7ff fbec 	bl	8004d8c <ld_dword>
 80055b4:	4603      	mov	r3, r0
 80055b6:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80055ba:	617b      	str	r3, [r7, #20]
			break;
 80055bc:	e009      	b.n	80055d2 <get_fat+0x140>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80055be:	2301      	movs	r3, #1
 80055c0:	617b      	str	r3, [r7, #20]
 80055c2:	e006      	b.n	80055d2 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80055c4:	bf00      	nop
 80055c6:	e004      	b.n	80055d2 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80055c8:	bf00      	nop
 80055ca:	e002      	b.n	80055d2 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80055cc:	bf00      	nop
 80055ce:	e000      	b.n	80055d2 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80055d0:	bf00      	nop
		}
	}

	return val;
 80055d2:	697b      	ldr	r3, [r7, #20]
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	3718      	adds	r7, #24
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}

080055dc <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80055dc:	b590      	push	{r4, r7, lr}
 80055de:	b089      	sub	sp, #36	; 0x24
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	60f8      	str	r0, [r7, #12]
 80055e4:	60b9      	str	r1, [r7, #8]
 80055e6:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80055e8:	2302      	movs	r3, #2
 80055ea:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	2b01      	cmp	r3, #1
 80055f0:	f240 80d6 	bls.w	80057a0 <put_fat+0x1c4>
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	699b      	ldr	r3, [r3, #24]
 80055f8:	68ba      	ldr	r2, [r7, #8]
 80055fa:	429a      	cmp	r2, r3
 80055fc:	f080 80d0 	bcs.w	80057a0 <put_fat+0x1c4>
		switch (fs->fs_type) {
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	781b      	ldrb	r3, [r3, #0]
 8005604:	2b02      	cmp	r3, #2
 8005606:	d073      	beq.n	80056f0 <put_fat+0x114>
 8005608:	2b03      	cmp	r3, #3
 800560a:	f000 8091 	beq.w	8005730 <put_fat+0x154>
 800560e:	2b01      	cmp	r3, #1
 8005610:	f040 80c6 	bne.w	80057a0 <put_fat+0x1c4>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	61bb      	str	r3, [r7, #24]
 8005618:	69bb      	ldr	r3, [r7, #24]
 800561a:	085b      	lsrs	r3, r3, #1
 800561c:	69ba      	ldr	r2, [r7, #24]
 800561e:	4413      	add	r3, r2
 8005620:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005626:	69bb      	ldr	r3, [r7, #24]
 8005628:	0a5b      	lsrs	r3, r3, #9
 800562a:	4413      	add	r3, r2
 800562c:	4619      	mov	r1, r3
 800562e:	68f8      	ldr	r0, [r7, #12]
 8005630:	f7ff fe74 	bl	800531c <move_window>
 8005634:	4603      	mov	r3, r0
 8005636:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005638:	7ffb      	ldrb	r3, [r7, #31]
 800563a:	2b00      	cmp	r3, #0
 800563c:	f040 80a9 	bne.w	8005792 <put_fat+0x1b6>
			p = fs->win + bc++ % SS(fs);
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8005646:	69bb      	ldr	r3, [r7, #24]
 8005648:	1c59      	adds	r1, r3, #1
 800564a:	61b9      	str	r1, [r7, #24]
 800564c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005650:	4413      	add	r3, r2
 8005652:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8005654:	68bb      	ldr	r3, [r7, #8]
 8005656:	f003 0301 	and.w	r3, r3, #1
 800565a:	2b00      	cmp	r3, #0
 800565c:	d00d      	beq.n	800567a <put_fat+0x9e>
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	781b      	ldrb	r3, [r3, #0]
 8005662:	b25b      	sxtb	r3, r3
 8005664:	f003 030f 	and.w	r3, r3, #15
 8005668:	b25a      	sxtb	r2, r3
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	b2db      	uxtb	r3, r3
 800566e:	011b      	lsls	r3, r3, #4
 8005670:	b25b      	sxtb	r3, r3
 8005672:	4313      	orrs	r3, r2
 8005674:	b25b      	sxtb	r3, r3
 8005676:	b2db      	uxtb	r3, r3
 8005678:	e001      	b.n	800567e <put_fat+0xa2>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	b2db      	uxtb	r3, r3
 800567e:	697a      	ldr	r2, [r7, #20]
 8005680:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2201      	movs	r2, #1
 8005686:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800568c:	69bb      	ldr	r3, [r7, #24]
 800568e:	0a5b      	lsrs	r3, r3, #9
 8005690:	4413      	add	r3, r2
 8005692:	4619      	mov	r1, r3
 8005694:	68f8      	ldr	r0, [r7, #12]
 8005696:	f7ff fe41 	bl	800531c <move_window>
 800569a:	4603      	mov	r3, r0
 800569c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800569e:	7ffb      	ldrb	r3, [r7, #31]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d178      	bne.n	8005796 <put_fat+0x1ba>
			p = fs->win + bc % SS(fs);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80056aa:	69bb      	ldr	r3, [r7, #24]
 80056ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056b0:	4413      	add	r3, r2
 80056b2:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	f003 0301 	and.w	r3, r3, #1
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d003      	beq.n	80056c6 <put_fat+0xea>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	091b      	lsrs	r3, r3, #4
 80056c2:	b2db      	uxtb	r3, r3
 80056c4:	e00e      	b.n	80056e4 <put_fat+0x108>
 80056c6:	697b      	ldr	r3, [r7, #20]
 80056c8:	781b      	ldrb	r3, [r3, #0]
 80056ca:	b25b      	sxtb	r3, r3
 80056cc:	f023 030f 	bic.w	r3, r3, #15
 80056d0:	b25a      	sxtb	r2, r3
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	0a1b      	lsrs	r3, r3, #8
 80056d6:	b25b      	sxtb	r3, r3
 80056d8:	f003 030f 	and.w	r3, r3, #15
 80056dc:	b25b      	sxtb	r3, r3
 80056de:	4313      	orrs	r3, r2
 80056e0:	b25b      	sxtb	r3, r3
 80056e2:	b2db      	uxtb	r3, r3
 80056e4:	697a      	ldr	r2, [r7, #20]
 80056e6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2201      	movs	r2, #1
 80056ec:	70da      	strb	r2, [r3, #3]
			break;
 80056ee:	e057      	b.n	80057a0 <put_fat+0x1c4>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	0a1b      	lsrs	r3, r3, #8
 80056f8:	4413      	add	r3, r2
 80056fa:	4619      	mov	r1, r3
 80056fc:	68f8      	ldr	r0, [r7, #12]
 80056fe:	f7ff fe0d 	bl	800531c <move_window>
 8005702:	4603      	mov	r3, r0
 8005704:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005706:	7ffb      	ldrb	r3, [r7, #31]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d146      	bne.n	800579a <put_fat+0x1be>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	005b      	lsls	r3, r3, #1
 8005716:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800571a:	4413      	add	r3, r2
 800571c:	687a      	ldr	r2, [r7, #4]
 800571e:	b292      	uxth	r2, r2
 8005720:	4611      	mov	r1, r2
 8005722:	4618      	mov	r0, r3
 8005724:	f7ff fb55 	bl	8004dd2 <st_word>
			fs->wflag = 1;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2201      	movs	r2, #1
 800572c:	70da      	strb	r2, [r3, #3]
			break;
 800572e:	e037      	b.n	80057a0 <put_fat+0x1c4>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	09db      	lsrs	r3, r3, #7
 8005738:	4413      	add	r3, r2
 800573a:	4619      	mov	r1, r3
 800573c:	68f8      	ldr	r0, [r7, #12]
 800573e:	f7ff fded 	bl	800531c <move_window>
 8005742:	4603      	mov	r3, r0
 8005744:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005746:	7ffb      	ldrb	r3, [r7, #31]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d128      	bne.n	800579e <put_fat+0x1c2>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	009b      	lsls	r3, r3, #2
 800575c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8005760:	4413      	add	r3, r2
 8005762:	4618      	mov	r0, r3
 8005764:	f7ff fb12 	bl	8004d8c <ld_dword>
 8005768:	4603      	mov	r3, r0
 800576a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800576e:	4323      	orrs	r3, r4
 8005770:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	009b      	lsls	r3, r3, #2
 800577c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8005780:	4413      	add	r3, r2
 8005782:	6879      	ldr	r1, [r7, #4]
 8005784:	4618      	mov	r0, r3
 8005786:	f7ff fb3f 	bl	8004e08 <st_dword>
			fs->wflag = 1;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	2201      	movs	r2, #1
 800578e:	70da      	strb	r2, [r3, #3]
			break;
 8005790:	e006      	b.n	80057a0 <put_fat+0x1c4>
			if (res != FR_OK) break;
 8005792:	bf00      	nop
 8005794:	e004      	b.n	80057a0 <put_fat+0x1c4>
			if (res != FR_OK) break;
 8005796:	bf00      	nop
 8005798:	e002      	b.n	80057a0 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800579a:	bf00      	nop
 800579c:	e000      	b.n	80057a0 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800579e:	bf00      	nop
		}
	}
	return res;
 80057a0:	7ffb      	ldrb	r3, [r7, #31]
}
 80057a2:	4618      	mov	r0, r3
 80057a4:	3724      	adds	r7, #36	; 0x24
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bd90      	pop	{r4, r7, pc}

080057aa <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80057aa:	b580      	push	{r7, lr}
 80057ac:	b088      	sub	sp, #32
 80057ae:	af00      	add	r7, sp, #0
 80057b0:	60f8      	str	r0, [r7, #12]
 80057b2:	60b9      	str	r1, [r7, #8]
 80057b4:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80057b6:	2300      	movs	r3, #0
 80057b8:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	2b01      	cmp	r3, #1
 80057c4:	d904      	bls.n	80057d0 <remove_chain+0x26>
 80057c6:	69bb      	ldr	r3, [r7, #24]
 80057c8:	699b      	ldr	r3, [r3, #24]
 80057ca:	68ba      	ldr	r2, [r7, #8]
 80057cc:	429a      	cmp	r2, r3
 80057ce:	d301      	bcc.n	80057d4 <remove_chain+0x2a>
 80057d0:	2302      	movs	r3, #2
 80057d2:	e04b      	b.n	800586c <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d00c      	beq.n	80057f4 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80057da:	f04f 32ff 	mov.w	r2, #4294967295
 80057de:	6879      	ldr	r1, [r7, #4]
 80057e0:	69b8      	ldr	r0, [r7, #24]
 80057e2:	f7ff fefb 	bl	80055dc <put_fat>
 80057e6:	4603      	mov	r3, r0
 80057e8:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80057ea:	7ffb      	ldrb	r3, [r7, #31]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d001      	beq.n	80057f4 <remove_chain+0x4a>
 80057f0:	7ffb      	ldrb	r3, [r7, #31]
 80057f2:	e03b      	b.n	800586c <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80057f4:	68b9      	ldr	r1, [r7, #8]
 80057f6:	68f8      	ldr	r0, [r7, #12]
 80057f8:	f7ff fe4b 	bl	8005492 <get_fat>
 80057fc:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80057fe:	697b      	ldr	r3, [r7, #20]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d031      	beq.n	8005868 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8005804:	697b      	ldr	r3, [r7, #20]
 8005806:	2b01      	cmp	r3, #1
 8005808:	d101      	bne.n	800580e <remove_chain+0x64>
 800580a:	2302      	movs	r3, #2
 800580c:	e02e      	b.n	800586c <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800580e:	697b      	ldr	r3, [r7, #20]
 8005810:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005814:	d101      	bne.n	800581a <remove_chain+0x70>
 8005816:	2301      	movs	r3, #1
 8005818:	e028      	b.n	800586c <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800581a:	2200      	movs	r2, #0
 800581c:	68b9      	ldr	r1, [r7, #8]
 800581e:	69b8      	ldr	r0, [r7, #24]
 8005820:	f7ff fedc 	bl	80055dc <put_fat>
 8005824:	4603      	mov	r3, r0
 8005826:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8005828:	7ffb      	ldrb	r3, [r7, #31]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d001      	beq.n	8005832 <remove_chain+0x88>
 800582e:	7ffb      	ldrb	r3, [r7, #31]
 8005830:	e01c      	b.n	800586c <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8005832:	69bb      	ldr	r3, [r7, #24]
 8005834:	695a      	ldr	r2, [r3, #20]
 8005836:	69bb      	ldr	r3, [r7, #24]
 8005838:	699b      	ldr	r3, [r3, #24]
 800583a:	3b02      	subs	r3, #2
 800583c:	429a      	cmp	r2, r3
 800583e:	d20b      	bcs.n	8005858 <remove_chain+0xae>
			fs->free_clst++;
 8005840:	69bb      	ldr	r3, [r7, #24]
 8005842:	695b      	ldr	r3, [r3, #20]
 8005844:	1c5a      	adds	r2, r3, #1
 8005846:	69bb      	ldr	r3, [r7, #24]
 8005848:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800584a:	69bb      	ldr	r3, [r7, #24]
 800584c:	791b      	ldrb	r3, [r3, #4]
 800584e:	f043 0301 	orr.w	r3, r3, #1
 8005852:	b2da      	uxtb	r2, r3
 8005854:	69bb      	ldr	r3, [r7, #24]
 8005856:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800585c:	69bb      	ldr	r3, [r7, #24]
 800585e:	699b      	ldr	r3, [r3, #24]
 8005860:	68ba      	ldr	r2, [r7, #8]
 8005862:	429a      	cmp	r2, r3
 8005864:	d3c6      	bcc.n	80057f4 <remove_chain+0x4a>
 8005866:	e000      	b.n	800586a <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8005868:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800586a:	2300      	movs	r3, #0
}
 800586c:	4618      	mov	r0, r3
 800586e:	3720      	adds	r7, #32
 8005870:	46bd      	mov	sp, r7
 8005872:	bd80      	pop	{r7, pc}

08005874 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b088      	sub	sp, #32
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
 800587c:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d10d      	bne.n	80058a6 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800588a:	693b      	ldr	r3, [r7, #16]
 800588c:	691b      	ldr	r3, [r3, #16]
 800588e:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8005890:	69bb      	ldr	r3, [r7, #24]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d004      	beq.n	80058a0 <create_chain+0x2c>
 8005896:	693b      	ldr	r3, [r7, #16]
 8005898:	699b      	ldr	r3, [r3, #24]
 800589a:	69ba      	ldr	r2, [r7, #24]
 800589c:	429a      	cmp	r2, r3
 800589e:	d31b      	bcc.n	80058d8 <create_chain+0x64>
 80058a0:	2301      	movs	r3, #1
 80058a2:	61bb      	str	r3, [r7, #24]
 80058a4:	e018      	b.n	80058d8 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80058a6:	6839      	ldr	r1, [r7, #0]
 80058a8:	6878      	ldr	r0, [r7, #4]
 80058aa:	f7ff fdf2 	bl	8005492 <get_fat>
 80058ae:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	2b01      	cmp	r3, #1
 80058b4:	d801      	bhi.n	80058ba <create_chain+0x46>
 80058b6:	2301      	movs	r3, #1
 80058b8:	e070      	b.n	800599c <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058c0:	d101      	bne.n	80058c6 <create_chain+0x52>
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	e06a      	b.n	800599c <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80058c6:	693b      	ldr	r3, [r7, #16]
 80058c8:	699b      	ldr	r3, [r3, #24]
 80058ca:	68fa      	ldr	r2, [r7, #12]
 80058cc:	429a      	cmp	r2, r3
 80058ce:	d201      	bcs.n	80058d4 <create_chain+0x60>
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	e063      	b.n	800599c <create_chain+0x128>
		scl = clst;
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80058d8:	69bb      	ldr	r3, [r7, #24]
 80058da:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80058dc:	69fb      	ldr	r3, [r7, #28]
 80058de:	3301      	adds	r3, #1
 80058e0:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	699b      	ldr	r3, [r3, #24]
 80058e6:	69fa      	ldr	r2, [r7, #28]
 80058e8:	429a      	cmp	r2, r3
 80058ea:	d307      	bcc.n	80058fc <create_chain+0x88>
				ncl = 2;
 80058ec:	2302      	movs	r3, #2
 80058ee:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80058f0:	69fa      	ldr	r2, [r7, #28]
 80058f2:	69bb      	ldr	r3, [r7, #24]
 80058f4:	429a      	cmp	r2, r3
 80058f6:	d901      	bls.n	80058fc <create_chain+0x88>
 80058f8:	2300      	movs	r3, #0
 80058fa:	e04f      	b.n	800599c <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80058fc:	69f9      	ldr	r1, [r7, #28]
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f7ff fdc7 	bl	8005492 <get_fat>
 8005904:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d00e      	beq.n	800592a <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2b01      	cmp	r3, #1
 8005910:	d003      	beq.n	800591a <create_chain+0xa6>
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005918:	d101      	bne.n	800591e <create_chain+0xaa>
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	e03e      	b.n	800599c <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800591e:	69fa      	ldr	r2, [r7, #28]
 8005920:	69bb      	ldr	r3, [r7, #24]
 8005922:	429a      	cmp	r2, r3
 8005924:	d1da      	bne.n	80058dc <create_chain+0x68>
 8005926:	2300      	movs	r3, #0
 8005928:	e038      	b.n	800599c <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800592a:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800592c:	f04f 32ff 	mov.w	r2, #4294967295
 8005930:	69f9      	ldr	r1, [r7, #28]
 8005932:	6938      	ldr	r0, [r7, #16]
 8005934:	f7ff fe52 	bl	80055dc <put_fat>
 8005938:	4603      	mov	r3, r0
 800593a:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800593c:	7dfb      	ldrb	r3, [r7, #23]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d109      	bne.n	8005956 <create_chain+0xe2>
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d006      	beq.n	8005956 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8005948:	69fa      	ldr	r2, [r7, #28]
 800594a:	6839      	ldr	r1, [r7, #0]
 800594c:	6938      	ldr	r0, [r7, #16]
 800594e:	f7ff fe45 	bl	80055dc <put_fat>
 8005952:	4603      	mov	r3, r0
 8005954:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8005956:	7dfb      	ldrb	r3, [r7, #23]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d116      	bne.n	800598a <create_chain+0x116>
		fs->last_clst = ncl;
 800595c:	693b      	ldr	r3, [r7, #16]
 800595e:	69fa      	ldr	r2, [r7, #28]
 8005960:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8005962:	693b      	ldr	r3, [r7, #16]
 8005964:	695a      	ldr	r2, [r3, #20]
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	699b      	ldr	r3, [r3, #24]
 800596a:	3b02      	subs	r3, #2
 800596c:	429a      	cmp	r2, r3
 800596e:	d804      	bhi.n	800597a <create_chain+0x106>
 8005970:	693b      	ldr	r3, [r7, #16]
 8005972:	695b      	ldr	r3, [r3, #20]
 8005974:	1e5a      	subs	r2, r3, #1
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800597a:	693b      	ldr	r3, [r7, #16]
 800597c:	791b      	ldrb	r3, [r3, #4]
 800597e:	f043 0301 	orr.w	r3, r3, #1
 8005982:	b2da      	uxtb	r2, r3
 8005984:	693b      	ldr	r3, [r7, #16]
 8005986:	711a      	strb	r2, [r3, #4]
 8005988:	e007      	b.n	800599a <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800598a:	7dfb      	ldrb	r3, [r7, #23]
 800598c:	2b01      	cmp	r3, #1
 800598e:	d102      	bne.n	8005996 <create_chain+0x122>
 8005990:	f04f 33ff 	mov.w	r3, #4294967295
 8005994:	e000      	b.n	8005998 <create_chain+0x124>
 8005996:	2301      	movs	r3, #1
 8005998:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800599a:	69fb      	ldr	r3, [r7, #28]
}
 800599c:	4618      	mov	r0, r3
 800599e:	3720      	adds	r7, #32
 80059a0:	46bd      	mov	sp, r7
 80059a2:	bd80      	pop	{r7, pc}

080059a4 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80059a4:	b480      	push	{r7}
 80059a6:	b087      	sub	sp, #28
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
 80059ac:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059b8:	3304      	adds	r3, #4
 80059ba:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	0a5b      	lsrs	r3, r3, #9
 80059c0:	68fa      	ldr	r2, [r7, #12]
 80059c2:	8952      	ldrh	r2, [r2, #10]
 80059c4:	fbb3 f3f2 	udiv	r3, r3, r2
 80059c8:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80059ca:	693b      	ldr	r3, [r7, #16]
 80059cc:	1d1a      	adds	r2, r3, #4
 80059ce:	613a      	str	r2, [r7, #16]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d101      	bne.n	80059de <clmt_clust+0x3a>
 80059da:	2300      	movs	r3, #0
 80059dc:	e010      	b.n	8005a00 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 80059de:	697a      	ldr	r2, [r7, #20]
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	429a      	cmp	r2, r3
 80059e4:	d307      	bcc.n	80059f6 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 80059e6:	697a      	ldr	r2, [r7, #20]
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	1ad3      	subs	r3, r2, r3
 80059ec:	617b      	str	r3, [r7, #20]
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	3304      	adds	r3, #4
 80059f2:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80059f4:	e7e9      	b.n	80059ca <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80059f6:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80059f8:	693b      	ldr	r3, [r7, #16]
 80059fa:	681a      	ldr	r2, [r3, #0]
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	4413      	add	r3, r2
}
 8005a00:	4618      	mov	r0, r3
 8005a02:	371c      	adds	r7, #28
 8005a04:	46bd      	mov	sp, r7
 8005a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0a:	4770      	bx	lr

08005a0c <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b086      	sub	sp, #24
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
 8005a14:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005a22:	d204      	bcs.n	8005a2e <dir_sdi+0x22>
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	f003 031f 	and.w	r3, r3, #31
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d001      	beq.n	8005a32 <dir_sdi+0x26>
		return FR_INT_ERR;
 8005a2e:	2302      	movs	r3, #2
 8005a30:	e063      	b.n	8005afa <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	683a      	ldr	r2, [r7, #0]
 8005a36:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	689b      	ldr	r3, [r3, #8]
 8005a3c:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8005a3e:	697b      	ldr	r3, [r7, #20]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d106      	bne.n	8005a52 <dir_sdi+0x46>
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	781b      	ldrb	r3, [r3, #0]
 8005a48:	2b02      	cmp	r3, #2
 8005a4a:	d902      	bls.n	8005a52 <dir_sdi+0x46>
		clst = fs->dirbase;
 8005a4c:	693b      	ldr	r3, [r7, #16]
 8005a4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a50:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8005a52:	697b      	ldr	r3, [r7, #20]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d10c      	bne.n	8005a72 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	095b      	lsrs	r3, r3, #5
 8005a5c:	693a      	ldr	r2, [r7, #16]
 8005a5e:	8912      	ldrh	r2, [r2, #8]
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d301      	bcc.n	8005a68 <dir_sdi+0x5c>
 8005a64:	2302      	movs	r3, #2
 8005a66:	e048      	b.n	8005afa <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8005a68:	693b      	ldr	r3, [r7, #16]
 8005a6a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	61da      	str	r2, [r3, #28]
 8005a70:	e029      	b.n	8005ac6 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8005a72:	693b      	ldr	r3, [r7, #16]
 8005a74:	895b      	ldrh	r3, [r3, #10]
 8005a76:	025b      	lsls	r3, r3, #9
 8005a78:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8005a7a:	e019      	b.n	8005ab0 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6979      	ldr	r1, [r7, #20]
 8005a80:	4618      	mov	r0, r3
 8005a82:	f7ff fd06 	bl	8005492 <get_fat>
 8005a86:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005a88:	697b      	ldr	r3, [r7, #20]
 8005a8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a8e:	d101      	bne.n	8005a94 <dir_sdi+0x88>
 8005a90:	2301      	movs	r3, #1
 8005a92:	e032      	b.n	8005afa <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	2b01      	cmp	r3, #1
 8005a98:	d904      	bls.n	8005aa4 <dir_sdi+0x98>
 8005a9a:	693b      	ldr	r3, [r7, #16]
 8005a9c:	699b      	ldr	r3, [r3, #24]
 8005a9e:	697a      	ldr	r2, [r7, #20]
 8005aa0:	429a      	cmp	r2, r3
 8005aa2:	d301      	bcc.n	8005aa8 <dir_sdi+0x9c>
 8005aa4:	2302      	movs	r3, #2
 8005aa6:	e028      	b.n	8005afa <dir_sdi+0xee>
			ofs -= csz;
 8005aa8:	683a      	ldr	r2, [r7, #0]
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	1ad3      	subs	r3, r2, r3
 8005aae:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8005ab0:	683a      	ldr	r2, [r7, #0]
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	429a      	cmp	r2, r3
 8005ab6:	d2e1      	bcs.n	8005a7c <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8005ab8:	6979      	ldr	r1, [r7, #20]
 8005aba:	6938      	ldr	r0, [r7, #16]
 8005abc:	f7ff fcca 	bl	8005454 <clust2sect>
 8005ac0:	4602      	mov	r2, r0
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	697a      	ldr	r2, [r7, #20]
 8005aca:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	69db      	ldr	r3, [r3, #28]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d101      	bne.n	8005ad8 <dir_sdi+0xcc>
 8005ad4:	2302      	movs	r3, #2
 8005ad6:	e010      	b.n	8005afa <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	69da      	ldr	r2, [r3, #28]
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	0a5b      	lsrs	r3, r3, #9
 8005ae0:	441a      	add	r2, r3
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8005ae6:	693b      	ldr	r3, [r7, #16]
 8005ae8:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005af2:	441a      	add	r2, r3
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8005af8:	2300      	movs	r3, #0
}
 8005afa:	4618      	mov	r0, r3
 8005afc:	3718      	adds	r7, #24
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd80      	pop	{r7, pc}

08005b02 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8005b02:	b580      	push	{r7, lr}
 8005b04:	b086      	sub	sp, #24
 8005b06:	af00      	add	r7, sp, #0
 8005b08:	6078      	str	r0, [r7, #4]
 8005b0a:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	695b      	ldr	r3, [r3, #20]
 8005b16:	3320      	adds	r3, #32
 8005b18:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	69db      	ldr	r3, [r3, #28]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d003      	beq.n	8005b2a <dir_next+0x28>
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005b28:	d301      	bcc.n	8005b2e <dir_next+0x2c>
 8005b2a:	2304      	movs	r3, #4
 8005b2c:	e0aa      	b.n	8005c84 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8005b2e:	68bb      	ldr	r3, [r7, #8]
 8005b30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	f040 8098 	bne.w	8005c6a <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	69db      	ldr	r3, [r3, #28]
 8005b3e:	1c5a      	adds	r2, r3, #1
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	699b      	ldr	r3, [r3, #24]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d10b      	bne.n	8005b64 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	095b      	lsrs	r3, r3, #5
 8005b50:	68fa      	ldr	r2, [r7, #12]
 8005b52:	8912      	ldrh	r2, [r2, #8]
 8005b54:	4293      	cmp	r3, r2
 8005b56:	f0c0 8088 	bcc.w	8005c6a <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	61da      	str	r2, [r3, #28]
 8005b60:	2304      	movs	r3, #4
 8005b62:	e08f      	b.n	8005c84 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8005b64:	68bb      	ldr	r3, [r7, #8]
 8005b66:	0a5b      	lsrs	r3, r3, #9
 8005b68:	68fa      	ldr	r2, [r7, #12]
 8005b6a:	8952      	ldrh	r2, [r2, #10]
 8005b6c:	3a01      	subs	r2, #1
 8005b6e:	4013      	ands	r3, r2
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d17a      	bne.n	8005c6a <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8005b74:	687a      	ldr	r2, [r7, #4]
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	699b      	ldr	r3, [r3, #24]
 8005b7a:	4619      	mov	r1, r3
 8005b7c:	4610      	mov	r0, r2
 8005b7e:	f7ff fc88 	bl	8005492 <get_fat>
 8005b82:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8005b84:	697b      	ldr	r3, [r7, #20]
 8005b86:	2b01      	cmp	r3, #1
 8005b88:	d801      	bhi.n	8005b8e <dir_next+0x8c>
 8005b8a:	2302      	movs	r3, #2
 8005b8c:	e07a      	b.n	8005c84 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8005b8e:	697b      	ldr	r3, [r7, #20]
 8005b90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b94:	d101      	bne.n	8005b9a <dir_next+0x98>
 8005b96:	2301      	movs	r3, #1
 8005b98:	e074      	b.n	8005c84 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	699b      	ldr	r3, [r3, #24]
 8005b9e:	697a      	ldr	r2, [r7, #20]
 8005ba0:	429a      	cmp	r2, r3
 8005ba2:	d358      	bcc.n	8005c56 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d104      	bne.n	8005bb4 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2200      	movs	r2, #0
 8005bae:	61da      	str	r2, [r3, #28]
 8005bb0:	2304      	movs	r3, #4
 8005bb2:	e067      	b.n	8005c84 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8005bb4:	687a      	ldr	r2, [r7, #4]
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	699b      	ldr	r3, [r3, #24]
 8005bba:	4619      	mov	r1, r3
 8005bbc:	4610      	mov	r0, r2
 8005bbe:	f7ff fe59 	bl	8005874 <create_chain>
 8005bc2:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8005bc4:	697b      	ldr	r3, [r7, #20]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d101      	bne.n	8005bce <dir_next+0xcc>
 8005bca:	2307      	movs	r3, #7
 8005bcc:	e05a      	b.n	8005c84 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8005bce:	697b      	ldr	r3, [r7, #20]
 8005bd0:	2b01      	cmp	r3, #1
 8005bd2:	d101      	bne.n	8005bd8 <dir_next+0xd6>
 8005bd4:	2302      	movs	r3, #2
 8005bd6:	e055      	b.n	8005c84 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bde:	d101      	bne.n	8005be4 <dir_next+0xe2>
 8005be0:	2301      	movs	r3, #1
 8005be2:	e04f      	b.n	8005c84 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8005be4:	68f8      	ldr	r0, [r7, #12]
 8005be6:	f7ff fb55 	bl	8005294 <sync_window>
 8005bea:	4603      	mov	r3, r0
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d001      	beq.n	8005bf4 <dir_next+0xf2>
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	e047      	b.n	8005c84 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	3334      	adds	r3, #52	; 0x34
 8005bf8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005bfc:	2100      	movs	r1, #0
 8005bfe:	4618      	mov	r0, r3
 8005c00:	f7ff f94f 	bl	8004ea2 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8005c04:	2300      	movs	r3, #0
 8005c06:	613b      	str	r3, [r7, #16]
 8005c08:	6979      	ldr	r1, [r7, #20]
 8005c0a:	68f8      	ldr	r0, [r7, #12]
 8005c0c:	f7ff fc22 	bl	8005454 <clust2sect>
 8005c10:	4602      	mov	r2, r0
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	631a      	str	r2, [r3, #48]	; 0x30
 8005c16:	e012      	b.n	8005c3e <dir_next+0x13c>
						fs->wflag = 1;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8005c1e:	68f8      	ldr	r0, [r7, #12]
 8005c20:	f7ff fb38 	bl	8005294 <sync_window>
 8005c24:	4603      	mov	r3, r0
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d001      	beq.n	8005c2e <dir_next+0x12c>
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	e02a      	b.n	8005c84 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8005c2e:	693b      	ldr	r3, [r7, #16]
 8005c30:	3301      	adds	r3, #1
 8005c32:	613b      	str	r3, [r7, #16]
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c38:	1c5a      	adds	r2, r3, #1
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	631a      	str	r2, [r3, #48]	; 0x30
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	895b      	ldrh	r3, [r3, #10]
 8005c42:	461a      	mov	r2, r3
 8005c44:	693b      	ldr	r3, [r7, #16]
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d3e6      	bcc.n	8005c18 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c4e:	693b      	ldr	r3, [r7, #16]
 8005c50:	1ad2      	subs	r2, r2, r3
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	697a      	ldr	r2, [r7, #20]
 8005c5a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8005c5c:	6979      	ldr	r1, [r7, #20]
 8005c5e:	68f8      	ldr	r0, [r7, #12]
 8005c60:	f7ff fbf8 	bl	8005454 <clust2sect>
 8005c64:	4602      	mov	r2, r0
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	68ba      	ldr	r2, [r7, #8]
 8005c6e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c7c:	441a      	add	r2, r3
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8005c82:	2300      	movs	r3, #0
}
 8005c84:	4618      	mov	r0, r3
 8005c86:	3718      	adds	r7, #24
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	bd80      	pop	{r7, pc}

08005c8c <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b086      	sub	sp, #24
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
 8005c94:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8005c9c:	2100      	movs	r1, #0
 8005c9e:	6878      	ldr	r0, [r7, #4]
 8005ca0:	f7ff feb4 	bl	8005a0c <dir_sdi>
 8005ca4:	4603      	mov	r3, r0
 8005ca6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8005ca8:	7dfb      	ldrb	r3, [r7, #23]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d12b      	bne.n	8005d06 <dir_alloc+0x7a>
		n = 0;
 8005cae:	2300      	movs	r3, #0
 8005cb0:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	69db      	ldr	r3, [r3, #28]
 8005cb6:	4619      	mov	r1, r3
 8005cb8:	68f8      	ldr	r0, [r7, #12]
 8005cba:	f7ff fb2f 	bl	800531c <move_window>
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8005cc2:	7dfb      	ldrb	r3, [r7, #23]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d11d      	bne.n	8005d04 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6a1b      	ldr	r3, [r3, #32]
 8005ccc:	781b      	ldrb	r3, [r3, #0]
 8005cce:	2be5      	cmp	r3, #229	; 0xe5
 8005cd0:	d004      	beq.n	8005cdc <dir_alloc+0x50>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6a1b      	ldr	r3, [r3, #32]
 8005cd6:	781b      	ldrb	r3, [r3, #0]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d107      	bne.n	8005cec <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8005cdc:	693b      	ldr	r3, [r7, #16]
 8005cde:	3301      	adds	r3, #1
 8005ce0:	613b      	str	r3, [r7, #16]
 8005ce2:	693a      	ldr	r2, [r7, #16]
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	429a      	cmp	r2, r3
 8005ce8:	d102      	bne.n	8005cf0 <dir_alloc+0x64>
 8005cea:	e00c      	b.n	8005d06 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8005cec:	2300      	movs	r3, #0
 8005cee:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8005cf0:	2101      	movs	r1, #1
 8005cf2:	6878      	ldr	r0, [r7, #4]
 8005cf4:	f7ff ff05 	bl	8005b02 <dir_next>
 8005cf8:	4603      	mov	r3, r0
 8005cfa:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8005cfc:	7dfb      	ldrb	r3, [r7, #23]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d0d7      	beq.n	8005cb2 <dir_alloc+0x26>
 8005d02:	e000      	b.n	8005d06 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8005d04:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8005d06:	7dfb      	ldrb	r3, [r7, #23]
 8005d08:	2b04      	cmp	r3, #4
 8005d0a:	d101      	bne.n	8005d10 <dir_alloc+0x84>
 8005d0c:	2307      	movs	r3, #7
 8005d0e:	75fb      	strb	r3, [r7, #23]
	return res;
 8005d10:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d12:	4618      	mov	r0, r3
 8005d14:	3718      	adds	r7, #24
 8005d16:	46bd      	mov	sp, r7
 8005d18:	bd80      	pop	{r7, pc}

08005d1a <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8005d1a:	b580      	push	{r7, lr}
 8005d1c:	b084      	sub	sp, #16
 8005d1e:	af00      	add	r7, sp, #0
 8005d20:	6078      	str	r0, [r7, #4]
 8005d22:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	331a      	adds	r3, #26
 8005d28:	4618      	mov	r0, r3
 8005d2a:	f7ff f817 	bl	8004d5c <ld_word>
 8005d2e:	4603      	mov	r3, r0
 8005d30:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	781b      	ldrb	r3, [r3, #0]
 8005d36:	2b03      	cmp	r3, #3
 8005d38:	d109      	bne.n	8005d4e <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	3314      	adds	r3, #20
 8005d3e:	4618      	mov	r0, r3
 8005d40:	f7ff f80c 	bl	8004d5c <ld_word>
 8005d44:	4603      	mov	r3, r0
 8005d46:	041b      	lsls	r3, r3, #16
 8005d48:	68fa      	ldr	r2, [r7, #12]
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
}
 8005d50:	4618      	mov	r0, r3
 8005d52:	3710      	adds	r7, #16
 8005d54:	46bd      	mov	sp, r7
 8005d56:	bd80      	pop	{r7, pc}

08005d58 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b084      	sub	sp, #16
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	60f8      	str	r0, [r7, #12]
 8005d60:	60b9      	str	r1, [r7, #8]
 8005d62:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	331a      	adds	r3, #26
 8005d68:	687a      	ldr	r2, [r7, #4]
 8005d6a:	b292      	uxth	r2, r2
 8005d6c:	4611      	mov	r1, r2
 8005d6e:	4618      	mov	r0, r3
 8005d70:	f7ff f82f 	bl	8004dd2 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	781b      	ldrb	r3, [r3, #0]
 8005d78:	2b03      	cmp	r3, #3
 8005d7a:	d109      	bne.n	8005d90 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	f103 0214 	add.w	r2, r3, #20
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	0c1b      	lsrs	r3, r3, #16
 8005d86:	b29b      	uxth	r3, r3
 8005d88:	4619      	mov	r1, r3
 8005d8a:	4610      	mov	r0, r2
 8005d8c:	f7ff f821 	bl	8004dd2 <st_word>
	}
}
 8005d90:	bf00      	nop
 8005d92:	3710      	adds	r7, #16
 8005d94:	46bd      	mov	sp, r7
 8005d96:	bd80      	pop	{r7, pc}

08005d98 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b086      	sub	sp, #24
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8005da6:	2100      	movs	r1, #0
 8005da8:	6878      	ldr	r0, [r7, #4]
 8005daa:	f7ff fe2f 	bl	8005a0c <dir_sdi>
 8005dae:	4603      	mov	r3, r0
 8005db0:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8005db2:	7dfb      	ldrb	r3, [r7, #23]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d001      	beq.n	8005dbc <dir_find+0x24>
 8005db8:	7dfb      	ldrb	r3, [r7, #23]
 8005dba:	e03e      	b.n	8005e3a <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	69db      	ldr	r3, [r3, #28]
 8005dc0:	4619      	mov	r1, r3
 8005dc2:	6938      	ldr	r0, [r7, #16]
 8005dc4:	f7ff faaa 	bl	800531c <move_window>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8005dcc:	7dfb      	ldrb	r3, [r7, #23]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d12f      	bne.n	8005e32 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6a1b      	ldr	r3, [r3, #32]
 8005dd6:	781b      	ldrb	r3, [r3, #0]
 8005dd8:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8005dda:	7bfb      	ldrb	r3, [r7, #15]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d102      	bne.n	8005de6 <dir_find+0x4e>
 8005de0:	2304      	movs	r3, #4
 8005de2:	75fb      	strb	r3, [r7, #23]
 8005de4:	e028      	b.n	8005e38 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6a1b      	ldr	r3, [r3, #32]
 8005dea:	330b      	adds	r3, #11
 8005dec:	781b      	ldrb	r3, [r3, #0]
 8005dee:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005df2:	b2da      	uxtb	r2, r3
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6a1b      	ldr	r3, [r3, #32]
 8005dfc:	330b      	adds	r3, #11
 8005dfe:	781b      	ldrb	r3, [r3, #0]
 8005e00:	f003 0308 	and.w	r3, r3, #8
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d10a      	bne.n	8005e1e <dir_find+0x86>
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6a18      	ldr	r0, [r3, #32]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	3324      	adds	r3, #36	; 0x24
 8005e10:	220b      	movs	r2, #11
 8005e12:	4619      	mov	r1, r3
 8005e14:	f7ff f85f 	bl	8004ed6 <mem_cmp>
 8005e18:	4603      	mov	r3, r0
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d00b      	beq.n	8005e36 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8005e1e:	2100      	movs	r1, #0
 8005e20:	6878      	ldr	r0, [r7, #4]
 8005e22:	f7ff fe6e 	bl	8005b02 <dir_next>
 8005e26:	4603      	mov	r3, r0
 8005e28:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8005e2a:	7dfb      	ldrb	r3, [r7, #23]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d0c5      	beq.n	8005dbc <dir_find+0x24>
 8005e30:	e002      	b.n	8005e38 <dir_find+0xa0>
		if (res != FR_OK) break;
 8005e32:	bf00      	nop
 8005e34:	e000      	b.n	8005e38 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8005e36:	bf00      	nop

	return res;
 8005e38:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	3718      	adds	r7, #24
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	bd80      	pop	{r7, pc}

08005e42 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8005e42:	b580      	push	{r7, lr}
 8005e44:	b084      	sub	sp, #16
 8005e46:	af00      	add	r7, sp, #0
 8005e48:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8005e50:	2101      	movs	r1, #1
 8005e52:	6878      	ldr	r0, [r7, #4]
 8005e54:	f7ff ff1a 	bl	8005c8c <dir_alloc>
 8005e58:	4603      	mov	r3, r0
 8005e5a:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8005e5c:	7bfb      	ldrb	r3, [r7, #15]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d11c      	bne.n	8005e9c <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	69db      	ldr	r3, [r3, #28]
 8005e66:	4619      	mov	r1, r3
 8005e68:	68b8      	ldr	r0, [r7, #8]
 8005e6a:	f7ff fa57 	bl	800531c <move_window>
 8005e6e:	4603      	mov	r3, r0
 8005e70:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8005e72:	7bfb      	ldrb	r3, [r7, #15]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d111      	bne.n	8005e9c <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6a1b      	ldr	r3, [r3, #32]
 8005e7c:	2220      	movs	r2, #32
 8005e7e:	2100      	movs	r1, #0
 8005e80:	4618      	mov	r0, r3
 8005e82:	f7ff f80e 	bl	8004ea2 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6a18      	ldr	r0, [r3, #32]
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	3324      	adds	r3, #36	; 0x24
 8005e8e:	220b      	movs	r2, #11
 8005e90:	4619      	mov	r1, r3
 8005e92:	f7fe ffe5 	bl	8004e60 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	2201      	movs	r2, #1
 8005e9a:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8005e9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	3710      	adds	r7, #16
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bd80      	pop	{r7, pc}
	...

08005ea8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b088      	sub	sp, #32
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
 8005eb0:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	60fb      	str	r3, [r7, #12]
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	3324      	adds	r3, #36	; 0x24
 8005ebc:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8005ebe:	220b      	movs	r2, #11
 8005ec0:	2120      	movs	r1, #32
 8005ec2:	68b8      	ldr	r0, [r7, #8]
 8005ec4:	f7fe ffed 	bl	8004ea2 <mem_set>
	si = i = 0; ni = 8;
 8005ec8:	2300      	movs	r3, #0
 8005eca:	613b      	str	r3, [r7, #16]
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	617b      	str	r3, [r7, #20]
 8005ed0:	2308      	movs	r3, #8
 8005ed2:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8005ed4:	697b      	ldr	r3, [r7, #20]
 8005ed6:	1c5a      	adds	r2, r3, #1
 8005ed8:	617a      	str	r2, [r7, #20]
 8005eda:	68fa      	ldr	r2, [r7, #12]
 8005edc:	4413      	add	r3, r2
 8005ede:	781b      	ldrb	r3, [r3, #0]
 8005ee0:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8005ee2:	7ffb      	ldrb	r3, [r7, #31]
 8005ee4:	2b20      	cmp	r3, #32
 8005ee6:	d94e      	bls.n	8005f86 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8005ee8:	7ffb      	ldrb	r3, [r7, #31]
 8005eea:	2b2f      	cmp	r3, #47	; 0x2f
 8005eec:	d006      	beq.n	8005efc <create_name+0x54>
 8005eee:	7ffb      	ldrb	r3, [r7, #31]
 8005ef0:	2b5c      	cmp	r3, #92	; 0x5c
 8005ef2:	d110      	bne.n	8005f16 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8005ef4:	e002      	b.n	8005efc <create_name+0x54>
 8005ef6:	697b      	ldr	r3, [r7, #20]
 8005ef8:	3301      	adds	r3, #1
 8005efa:	617b      	str	r3, [r7, #20]
 8005efc:	68fa      	ldr	r2, [r7, #12]
 8005efe:	697b      	ldr	r3, [r7, #20]
 8005f00:	4413      	add	r3, r2
 8005f02:	781b      	ldrb	r3, [r3, #0]
 8005f04:	2b2f      	cmp	r3, #47	; 0x2f
 8005f06:	d0f6      	beq.n	8005ef6 <create_name+0x4e>
 8005f08:	68fa      	ldr	r2, [r7, #12]
 8005f0a:	697b      	ldr	r3, [r7, #20]
 8005f0c:	4413      	add	r3, r2
 8005f0e:	781b      	ldrb	r3, [r3, #0]
 8005f10:	2b5c      	cmp	r3, #92	; 0x5c
 8005f12:	d0f0      	beq.n	8005ef6 <create_name+0x4e>
			break;
 8005f14:	e038      	b.n	8005f88 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8005f16:	7ffb      	ldrb	r3, [r7, #31]
 8005f18:	2b2e      	cmp	r3, #46	; 0x2e
 8005f1a:	d003      	beq.n	8005f24 <create_name+0x7c>
 8005f1c:	693a      	ldr	r2, [r7, #16]
 8005f1e:	69bb      	ldr	r3, [r7, #24]
 8005f20:	429a      	cmp	r2, r3
 8005f22:	d30c      	bcc.n	8005f3e <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8005f24:	69bb      	ldr	r3, [r7, #24]
 8005f26:	2b0b      	cmp	r3, #11
 8005f28:	d002      	beq.n	8005f30 <create_name+0x88>
 8005f2a:	7ffb      	ldrb	r3, [r7, #31]
 8005f2c:	2b2e      	cmp	r3, #46	; 0x2e
 8005f2e:	d001      	beq.n	8005f34 <create_name+0x8c>
 8005f30:	2306      	movs	r3, #6
 8005f32:	e044      	b.n	8005fbe <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8005f34:	2308      	movs	r3, #8
 8005f36:	613b      	str	r3, [r7, #16]
 8005f38:	230b      	movs	r3, #11
 8005f3a:	61bb      	str	r3, [r7, #24]
			continue;
 8005f3c:	e022      	b.n	8005f84 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8005f3e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	da04      	bge.n	8005f50 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8005f46:	7ffb      	ldrb	r3, [r7, #31]
 8005f48:	3b80      	subs	r3, #128	; 0x80
 8005f4a:	4a1f      	ldr	r2, [pc, #124]	; (8005fc8 <create_name+0x120>)
 8005f4c:	5cd3      	ldrb	r3, [r2, r3]
 8005f4e:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8005f50:	7ffb      	ldrb	r3, [r7, #31]
 8005f52:	4619      	mov	r1, r3
 8005f54:	481d      	ldr	r0, [pc, #116]	; (8005fcc <create_name+0x124>)
 8005f56:	f7fe ffe5 	bl	8004f24 <chk_chr>
 8005f5a:	4603      	mov	r3, r0
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d001      	beq.n	8005f64 <create_name+0xbc>
 8005f60:	2306      	movs	r3, #6
 8005f62:	e02c      	b.n	8005fbe <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8005f64:	7ffb      	ldrb	r3, [r7, #31]
 8005f66:	2b60      	cmp	r3, #96	; 0x60
 8005f68:	d905      	bls.n	8005f76 <create_name+0xce>
 8005f6a:	7ffb      	ldrb	r3, [r7, #31]
 8005f6c:	2b7a      	cmp	r3, #122	; 0x7a
 8005f6e:	d802      	bhi.n	8005f76 <create_name+0xce>
 8005f70:	7ffb      	ldrb	r3, [r7, #31]
 8005f72:	3b20      	subs	r3, #32
 8005f74:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 8005f76:	693b      	ldr	r3, [r7, #16]
 8005f78:	1c5a      	adds	r2, r3, #1
 8005f7a:	613a      	str	r2, [r7, #16]
 8005f7c:	68ba      	ldr	r2, [r7, #8]
 8005f7e:	4413      	add	r3, r2
 8005f80:	7ffa      	ldrb	r2, [r7, #31]
 8005f82:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8005f84:	e7a6      	b.n	8005ed4 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8005f86:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8005f88:	68fa      	ldr	r2, [r7, #12]
 8005f8a:	697b      	ldr	r3, [r7, #20]
 8005f8c:	441a      	add	r2, r3
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8005f92:	693b      	ldr	r3, [r7, #16]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d101      	bne.n	8005f9c <create_name+0xf4>
 8005f98:	2306      	movs	r3, #6
 8005f9a:	e010      	b.n	8005fbe <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	781b      	ldrb	r3, [r3, #0]
 8005fa0:	2be5      	cmp	r3, #229	; 0xe5
 8005fa2:	d102      	bne.n	8005faa <create_name+0x102>
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	2205      	movs	r2, #5
 8005fa8:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8005faa:	7ffb      	ldrb	r3, [r7, #31]
 8005fac:	2b20      	cmp	r3, #32
 8005fae:	d801      	bhi.n	8005fb4 <create_name+0x10c>
 8005fb0:	2204      	movs	r2, #4
 8005fb2:	e000      	b.n	8005fb6 <create_name+0x10e>
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	330b      	adds	r3, #11
 8005fba:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8005fbc:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	3720      	adds	r7, #32
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	bd80      	pop	{r7, pc}
 8005fc6:	bf00      	nop
 8005fc8:	0800b550 	.word	0x0800b550
 8005fcc:	0800b4ec 	.word	0x0800b4ec

08005fd0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b086      	sub	sp, #24
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
 8005fd8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8005fde:	693b      	ldr	r3, [r7, #16]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8005fe4:	e002      	b.n	8005fec <follow_path+0x1c>
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	3301      	adds	r3, #1
 8005fea:	603b      	str	r3, [r7, #0]
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	781b      	ldrb	r3, [r3, #0]
 8005ff0:	2b2f      	cmp	r3, #47	; 0x2f
 8005ff2:	d0f8      	beq.n	8005fe6 <follow_path+0x16>
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	781b      	ldrb	r3, [r3, #0]
 8005ff8:	2b5c      	cmp	r3, #92	; 0x5c
 8005ffa:	d0f4      	beq.n	8005fe6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8005ffc:	693b      	ldr	r3, [r7, #16]
 8005ffe:	2200      	movs	r2, #0
 8006000:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	781b      	ldrb	r3, [r3, #0]
 8006006:	2b1f      	cmp	r3, #31
 8006008:	d80a      	bhi.n	8006020 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2280      	movs	r2, #128	; 0x80
 800600e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8006012:	2100      	movs	r1, #0
 8006014:	6878      	ldr	r0, [r7, #4]
 8006016:	f7ff fcf9 	bl	8005a0c <dir_sdi>
 800601a:	4603      	mov	r3, r0
 800601c:	75fb      	strb	r3, [r7, #23]
 800601e:	e043      	b.n	80060a8 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006020:	463b      	mov	r3, r7
 8006022:	4619      	mov	r1, r3
 8006024:	6878      	ldr	r0, [r7, #4]
 8006026:	f7ff ff3f 	bl	8005ea8 <create_name>
 800602a:	4603      	mov	r3, r0
 800602c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800602e:	7dfb      	ldrb	r3, [r7, #23]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d134      	bne.n	800609e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8006034:	6878      	ldr	r0, [r7, #4]
 8006036:	f7ff feaf 	bl	8005d98 <dir_find>
 800603a:	4603      	mov	r3, r0
 800603c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8006044:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8006046:	7dfb      	ldrb	r3, [r7, #23]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d00a      	beq.n	8006062 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800604c:	7dfb      	ldrb	r3, [r7, #23]
 800604e:	2b04      	cmp	r3, #4
 8006050:	d127      	bne.n	80060a2 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8006052:	7afb      	ldrb	r3, [r7, #11]
 8006054:	f003 0304 	and.w	r3, r3, #4
 8006058:	2b00      	cmp	r3, #0
 800605a:	d122      	bne.n	80060a2 <follow_path+0xd2>
 800605c:	2305      	movs	r3, #5
 800605e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8006060:	e01f      	b.n	80060a2 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006062:	7afb      	ldrb	r3, [r7, #11]
 8006064:	f003 0304 	and.w	r3, r3, #4
 8006068:	2b00      	cmp	r3, #0
 800606a:	d11c      	bne.n	80060a6 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800606c:	693b      	ldr	r3, [r7, #16]
 800606e:	799b      	ldrb	r3, [r3, #6]
 8006070:	f003 0310 	and.w	r3, r3, #16
 8006074:	2b00      	cmp	r3, #0
 8006076:	d102      	bne.n	800607e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8006078:	2305      	movs	r3, #5
 800607a:	75fb      	strb	r3, [r7, #23]
 800607c:	e014      	b.n	80060a8 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	695b      	ldr	r3, [r3, #20]
 8006088:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800608c:	4413      	add	r3, r2
 800608e:	4619      	mov	r1, r3
 8006090:	68f8      	ldr	r0, [r7, #12]
 8006092:	f7ff fe42 	bl	8005d1a <ld_clust>
 8006096:	4602      	mov	r2, r0
 8006098:	693b      	ldr	r3, [r7, #16]
 800609a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800609c:	e7c0      	b.n	8006020 <follow_path+0x50>
			if (res != FR_OK) break;
 800609e:	bf00      	nop
 80060a0:	e002      	b.n	80060a8 <follow_path+0xd8>
				break;
 80060a2:	bf00      	nop
 80060a4:	e000      	b.n	80060a8 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80060a6:	bf00      	nop
			}
		}
	}

	return res;
 80060a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80060aa:	4618      	mov	r0, r3
 80060ac:	3718      	adds	r7, #24
 80060ae:	46bd      	mov	sp, r7
 80060b0:	bd80      	pop	{r7, pc}

080060b2 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80060b2:	b480      	push	{r7}
 80060b4:	b087      	sub	sp, #28
 80060b6:	af00      	add	r7, sp, #0
 80060b8:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80060ba:	f04f 33ff 	mov.w	r3, #4294967295
 80060be:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d031      	beq.n	800612c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	617b      	str	r3, [r7, #20]
 80060ce:	e002      	b.n	80060d6 <get_ldnumber+0x24>
 80060d0:	697b      	ldr	r3, [r7, #20]
 80060d2:	3301      	adds	r3, #1
 80060d4:	617b      	str	r3, [r7, #20]
 80060d6:	697b      	ldr	r3, [r7, #20]
 80060d8:	781b      	ldrb	r3, [r3, #0]
 80060da:	2b20      	cmp	r3, #32
 80060dc:	d903      	bls.n	80060e6 <get_ldnumber+0x34>
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	781b      	ldrb	r3, [r3, #0]
 80060e2:	2b3a      	cmp	r3, #58	; 0x3a
 80060e4:	d1f4      	bne.n	80060d0 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80060e6:	697b      	ldr	r3, [r7, #20]
 80060e8:	781b      	ldrb	r3, [r3, #0]
 80060ea:	2b3a      	cmp	r3, #58	; 0x3a
 80060ec:	d11c      	bne.n	8006128 <get_ldnumber+0x76>
			tp = *path;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	1c5a      	adds	r2, r3, #1
 80060f8:	60fa      	str	r2, [r7, #12]
 80060fa:	781b      	ldrb	r3, [r3, #0]
 80060fc:	3b30      	subs	r3, #48	; 0x30
 80060fe:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	2b09      	cmp	r3, #9
 8006104:	d80e      	bhi.n	8006124 <get_ldnumber+0x72>
 8006106:	68fa      	ldr	r2, [r7, #12]
 8006108:	697b      	ldr	r3, [r7, #20]
 800610a:	429a      	cmp	r2, r3
 800610c:	d10a      	bne.n	8006124 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d107      	bne.n	8006124 <get_ldnumber+0x72>
					vol = (int)i;
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8006118:	697b      	ldr	r3, [r7, #20]
 800611a:	3301      	adds	r3, #1
 800611c:	617b      	str	r3, [r7, #20]
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	697a      	ldr	r2, [r7, #20]
 8006122:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8006124:	693b      	ldr	r3, [r7, #16]
 8006126:	e002      	b.n	800612e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8006128:	2300      	movs	r3, #0
 800612a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800612c:	693b      	ldr	r3, [r7, #16]
}
 800612e:	4618      	mov	r0, r3
 8006130:	371c      	adds	r7, #28
 8006132:	46bd      	mov	sp, r7
 8006134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006138:	4770      	bx	lr
	...

0800613c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b082      	sub	sp, #8
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
 8006144:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2200      	movs	r2, #0
 800614a:	70da      	strb	r2, [r3, #3]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	f04f 32ff 	mov.w	r2, #4294967295
 8006152:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8006154:	6839      	ldr	r1, [r7, #0]
 8006156:	6878      	ldr	r0, [r7, #4]
 8006158:	f7ff f8e0 	bl	800531c <move_window>
 800615c:	4603      	mov	r3, r0
 800615e:	2b00      	cmp	r3, #0
 8006160:	d001      	beq.n	8006166 <check_fs+0x2a>
 8006162:	2304      	movs	r3, #4
 8006164:	e038      	b.n	80061d8 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	3334      	adds	r3, #52	; 0x34
 800616a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800616e:	4618      	mov	r0, r3
 8006170:	f7fe fdf4 	bl	8004d5c <ld_word>
 8006174:	4603      	mov	r3, r0
 8006176:	461a      	mov	r2, r3
 8006178:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800617c:	429a      	cmp	r2, r3
 800617e:	d001      	beq.n	8006184 <check_fs+0x48>
 8006180:	2303      	movs	r3, #3
 8006182:	e029      	b.n	80061d8 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800618a:	2be9      	cmp	r3, #233	; 0xe9
 800618c:	d009      	beq.n	80061a2 <check_fs+0x66>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006194:	2beb      	cmp	r3, #235	; 0xeb
 8006196:	d11e      	bne.n	80061d6 <check_fs+0x9a>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800619e:	2b90      	cmp	r3, #144	; 0x90
 80061a0:	d119      	bne.n	80061d6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	3334      	adds	r3, #52	; 0x34
 80061a6:	3336      	adds	r3, #54	; 0x36
 80061a8:	4618      	mov	r0, r3
 80061aa:	f7fe fdef 	bl	8004d8c <ld_dword>
 80061ae:	4603      	mov	r3, r0
 80061b0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80061b4:	4a0a      	ldr	r2, [pc, #40]	; (80061e0 <check_fs+0xa4>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d101      	bne.n	80061be <check_fs+0x82>
 80061ba:	2300      	movs	r3, #0
 80061bc:	e00c      	b.n	80061d8 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	3334      	adds	r3, #52	; 0x34
 80061c2:	3352      	adds	r3, #82	; 0x52
 80061c4:	4618      	mov	r0, r3
 80061c6:	f7fe fde1 	bl	8004d8c <ld_dword>
 80061ca:	4602      	mov	r2, r0
 80061cc:	4b05      	ldr	r3, [pc, #20]	; (80061e4 <check_fs+0xa8>)
 80061ce:	429a      	cmp	r2, r3
 80061d0:	d101      	bne.n	80061d6 <check_fs+0x9a>
 80061d2:	2300      	movs	r3, #0
 80061d4:	e000      	b.n	80061d8 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80061d6:	2302      	movs	r3, #2
}
 80061d8:	4618      	mov	r0, r3
 80061da:	3708      	adds	r7, #8
 80061dc:	46bd      	mov	sp, r7
 80061de:	bd80      	pop	{r7, pc}
 80061e0:	00544146 	.word	0x00544146
 80061e4:	33544146 	.word	0x33544146

080061e8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80061e8:	b580      	push	{r7, lr}
 80061ea:	b096      	sub	sp, #88	; 0x58
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	60f8      	str	r0, [r7, #12]
 80061f0:	60b9      	str	r1, [r7, #8]
 80061f2:	4613      	mov	r3, r2
 80061f4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	2200      	movs	r2, #0
 80061fa:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80061fc:	68f8      	ldr	r0, [r7, #12]
 80061fe:	f7ff ff58 	bl	80060b2 <get_ldnumber>
 8006202:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8006204:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006206:	2b00      	cmp	r3, #0
 8006208:	da01      	bge.n	800620e <find_volume+0x26>
 800620a:	230b      	movs	r3, #11
 800620c:	e236      	b.n	800667c <find_volume+0x494>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800620e:	4aac      	ldr	r2, [pc, #688]	; (80064c0 <find_volume+0x2d8>)
 8006210:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006212:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006216:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8006218:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800621a:	2b00      	cmp	r3, #0
 800621c:	d101      	bne.n	8006222 <find_volume+0x3a>
 800621e:	230c      	movs	r3, #12
 8006220:	e22c      	b.n	800667c <find_volume+0x494>

	ENTER_FF(fs);						/* Lock the volume */
 8006222:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006224:	f7fe fe99 	bl	8004f5a <lock_fs>
 8006228:	4603      	mov	r3, r0
 800622a:	2b00      	cmp	r3, #0
 800622c:	d101      	bne.n	8006232 <find_volume+0x4a>
 800622e:	230f      	movs	r3, #15
 8006230:	e224      	b.n	800667c <find_volume+0x494>
	*rfs = fs;							/* Return pointer to the file system object */
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006236:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8006238:	79fb      	ldrb	r3, [r7, #7]
 800623a:	f023 0301 	bic.w	r3, r3, #1
 800623e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8006240:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006242:	781b      	ldrb	r3, [r3, #0]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d01a      	beq.n	800627e <find_volume+0x96>
		stat = disk_status(fs->drv);
 8006248:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800624a:	785b      	ldrb	r3, [r3, #1]
 800624c:	4618      	mov	r0, r3
 800624e:	f7fe fce7 	bl	8004c20 <disk_status>
 8006252:	4603      	mov	r3, r0
 8006254:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8006258:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800625c:	f003 0301 	and.w	r3, r3, #1
 8006260:	2b00      	cmp	r3, #0
 8006262:	d10c      	bne.n	800627e <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8006264:	79fb      	ldrb	r3, [r7, #7]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d007      	beq.n	800627a <find_volume+0x92>
 800626a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800626e:	f003 0304 	and.w	r3, r3, #4
 8006272:	2b00      	cmp	r3, #0
 8006274:	d001      	beq.n	800627a <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 8006276:	230a      	movs	r3, #10
 8006278:	e200      	b.n	800667c <find_volume+0x494>
			}
			return FR_OK;				/* The file system object is valid */
 800627a:	2300      	movs	r3, #0
 800627c:	e1fe      	b.n	800667c <find_volume+0x494>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800627e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006280:	2200      	movs	r2, #0
 8006282:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8006284:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006286:	b2da      	uxtb	r2, r3
 8006288:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800628a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800628c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800628e:	785b      	ldrb	r3, [r3, #1]
 8006290:	4618      	mov	r0, r3
 8006292:	f7fe fcdf 	bl	8004c54 <disk_initialize>
 8006296:	4603      	mov	r3, r0
 8006298:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800629c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80062a0:	f003 0301 	and.w	r3, r3, #1
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d001      	beq.n	80062ac <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80062a8:	2303      	movs	r3, #3
 80062aa:	e1e7      	b.n	800667c <find_volume+0x494>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80062ac:	79fb      	ldrb	r3, [r7, #7]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d007      	beq.n	80062c2 <find_volume+0xda>
 80062b2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80062b6:	f003 0304 	and.w	r3, r3, #4
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d001      	beq.n	80062c2 <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 80062be:	230a      	movs	r3, #10
 80062c0:	e1dc      	b.n	800667c <find_volume+0x494>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80062c2:	2300      	movs	r3, #0
 80062c4:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80062c6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80062c8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80062ca:	f7ff ff37 	bl	800613c <check_fs>
 80062ce:	4603      	mov	r3, r0
 80062d0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80062d4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80062d8:	2b02      	cmp	r3, #2
 80062da:	d14b      	bne.n	8006374 <find_volume+0x18c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80062dc:	2300      	movs	r3, #0
 80062de:	643b      	str	r3, [r7, #64]	; 0x40
 80062e0:	e01f      	b.n	8006322 <find_volume+0x13a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80062e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062e4:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80062e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062ea:	011b      	lsls	r3, r3, #4
 80062ec:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80062f0:	4413      	add	r3, r2
 80062f2:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80062f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062f6:	3304      	adds	r3, #4
 80062f8:	781b      	ldrb	r3, [r3, #0]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d006      	beq.n	800630c <find_volume+0x124>
 80062fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006300:	3308      	adds	r3, #8
 8006302:	4618      	mov	r0, r3
 8006304:	f7fe fd42 	bl	8004d8c <ld_dword>
 8006308:	4602      	mov	r2, r0
 800630a:	e000      	b.n	800630e <find_volume+0x126>
 800630c:	2200      	movs	r2, #0
 800630e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006310:	009b      	lsls	r3, r3, #2
 8006312:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8006316:	440b      	add	r3, r1
 8006318:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800631c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800631e:	3301      	adds	r3, #1
 8006320:	643b      	str	r3, [r7, #64]	; 0x40
 8006322:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006324:	2b03      	cmp	r3, #3
 8006326:	d9dc      	bls.n	80062e2 <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8006328:	2300      	movs	r3, #0
 800632a:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800632c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800632e:	2b00      	cmp	r3, #0
 8006330:	d002      	beq.n	8006338 <find_volume+0x150>
 8006332:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006334:	3b01      	subs	r3, #1
 8006336:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8006338:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800633a:	009b      	lsls	r3, r3, #2
 800633c:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8006340:	4413      	add	r3, r2
 8006342:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8006346:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8006348:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800634a:	2b00      	cmp	r3, #0
 800634c:	d005      	beq.n	800635a <find_volume+0x172>
 800634e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006350:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006352:	f7ff fef3 	bl	800613c <check_fs>
 8006356:	4603      	mov	r3, r0
 8006358:	e000      	b.n	800635c <find_volume+0x174>
 800635a:	2303      	movs	r3, #3
 800635c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8006360:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006364:	2b01      	cmp	r3, #1
 8006366:	d905      	bls.n	8006374 <find_volume+0x18c>
 8006368:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800636a:	3301      	adds	r3, #1
 800636c:	643b      	str	r3, [r7, #64]	; 0x40
 800636e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006370:	2b03      	cmp	r3, #3
 8006372:	d9e1      	bls.n	8006338 <find_volume+0x150>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8006374:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006378:	2b04      	cmp	r3, #4
 800637a:	d101      	bne.n	8006380 <find_volume+0x198>
 800637c:	2301      	movs	r3, #1
 800637e:	e17d      	b.n	800667c <find_volume+0x494>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8006380:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006384:	2b01      	cmp	r3, #1
 8006386:	d901      	bls.n	800638c <find_volume+0x1a4>
 8006388:	230d      	movs	r3, #13
 800638a:	e177      	b.n	800667c <find_volume+0x494>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800638c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800638e:	3334      	adds	r3, #52	; 0x34
 8006390:	330b      	adds	r3, #11
 8006392:	4618      	mov	r0, r3
 8006394:	f7fe fce2 	bl	8004d5c <ld_word>
 8006398:	4603      	mov	r3, r0
 800639a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800639e:	d001      	beq.n	80063a4 <find_volume+0x1bc>
 80063a0:	230d      	movs	r3, #13
 80063a2:	e16b      	b.n	800667c <find_volume+0x494>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80063a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063a6:	3334      	adds	r3, #52	; 0x34
 80063a8:	3316      	adds	r3, #22
 80063aa:	4618      	mov	r0, r3
 80063ac:	f7fe fcd6 	bl	8004d5c <ld_word>
 80063b0:	4603      	mov	r3, r0
 80063b2:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80063b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d106      	bne.n	80063c8 <find_volume+0x1e0>
 80063ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063bc:	3334      	adds	r3, #52	; 0x34
 80063be:	3324      	adds	r3, #36	; 0x24
 80063c0:	4618      	mov	r0, r3
 80063c2:	f7fe fce3 	bl	8004d8c <ld_dword>
 80063c6:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 80063c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063ca:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80063cc:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80063ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063d0:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 80063d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063d6:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80063d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063da:	789b      	ldrb	r3, [r3, #2]
 80063dc:	2b01      	cmp	r3, #1
 80063de:	d005      	beq.n	80063ec <find_volume+0x204>
 80063e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063e2:	789b      	ldrb	r3, [r3, #2]
 80063e4:	2b02      	cmp	r3, #2
 80063e6:	d001      	beq.n	80063ec <find_volume+0x204>
 80063e8:	230d      	movs	r3, #13
 80063ea:	e147      	b.n	800667c <find_volume+0x494>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80063ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063ee:	789b      	ldrb	r3, [r3, #2]
 80063f0:	461a      	mov	r2, r3
 80063f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80063f4:	fb02 f303 	mul.w	r3, r2, r3
 80063f8:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80063fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006400:	b29a      	uxth	r2, r3
 8006402:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006404:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8006406:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006408:	895b      	ldrh	r3, [r3, #10]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d008      	beq.n	8006420 <find_volume+0x238>
 800640e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006410:	895b      	ldrh	r3, [r3, #10]
 8006412:	461a      	mov	r2, r3
 8006414:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006416:	895b      	ldrh	r3, [r3, #10]
 8006418:	3b01      	subs	r3, #1
 800641a:	4013      	ands	r3, r2
 800641c:	2b00      	cmp	r3, #0
 800641e:	d001      	beq.n	8006424 <find_volume+0x23c>
 8006420:	230d      	movs	r3, #13
 8006422:	e12b      	b.n	800667c <find_volume+0x494>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8006424:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006426:	3334      	adds	r3, #52	; 0x34
 8006428:	3311      	adds	r3, #17
 800642a:	4618      	mov	r0, r3
 800642c:	f7fe fc96 	bl	8004d5c <ld_word>
 8006430:	4603      	mov	r3, r0
 8006432:	461a      	mov	r2, r3
 8006434:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006436:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8006438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800643a:	891b      	ldrh	r3, [r3, #8]
 800643c:	f003 030f 	and.w	r3, r3, #15
 8006440:	b29b      	uxth	r3, r3
 8006442:	2b00      	cmp	r3, #0
 8006444:	d001      	beq.n	800644a <find_volume+0x262>
 8006446:	230d      	movs	r3, #13
 8006448:	e118      	b.n	800667c <find_volume+0x494>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800644a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800644c:	3334      	adds	r3, #52	; 0x34
 800644e:	3313      	adds	r3, #19
 8006450:	4618      	mov	r0, r3
 8006452:	f7fe fc83 	bl	8004d5c <ld_word>
 8006456:	4603      	mov	r3, r0
 8006458:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800645a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800645c:	2b00      	cmp	r3, #0
 800645e:	d106      	bne.n	800646e <find_volume+0x286>
 8006460:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006462:	3334      	adds	r3, #52	; 0x34
 8006464:	3320      	adds	r3, #32
 8006466:	4618      	mov	r0, r3
 8006468:	f7fe fc90 	bl	8004d8c <ld_dword>
 800646c:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800646e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006470:	3334      	adds	r3, #52	; 0x34
 8006472:	330e      	adds	r3, #14
 8006474:	4618      	mov	r0, r3
 8006476:	f7fe fc71 	bl	8004d5c <ld_word>
 800647a:	4603      	mov	r3, r0
 800647c:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800647e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006480:	2b00      	cmp	r3, #0
 8006482:	d101      	bne.n	8006488 <find_volume+0x2a0>
 8006484:	230d      	movs	r3, #13
 8006486:	e0f9      	b.n	800667c <find_volume+0x494>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8006488:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800648a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800648c:	4413      	add	r3, r2
 800648e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006490:	8912      	ldrh	r2, [r2, #8]
 8006492:	0912      	lsrs	r2, r2, #4
 8006494:	b292      	uxth	r2, r2
 8006496:	4413      	add	r3, r2
 8006498:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800649a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800649c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800649e:	429a      	cmp	r2, r3
 80064a0:	d201      	bcs.n	80064a6 <find_volume+0x2be>
 80064a2:	230d      	movs	r3, #13
 80064a4:	e0ea      	b.n	800667c <find_volume+0x494>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80064a6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80064a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064aa:	1ad3      	subs	r3, r2, r3
 80064ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80064ae:	8952      	ldrh	r2, [r2, #10]
 80064b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80064b4:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80064b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d103      	bne.n	80064c4 <find_volume+0x2dc>
 80064bc:	230d      	movs	r3, #13
 80064be:	e0dd      	b.n	800667c <find_volume+0x494>
 80064c0:	20000510 	.word	0x20000510
		fmt = FS_FAT32;
 80064c4:	2303      	movs	r3, #3
 80064c6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80064ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064cc:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d802      	bhi.n	80064da <find_volume+0x2f2>
 80064d4:	2302      	movs	r3, #2
 80064d6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80064da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064dc:	f640 72f5 	movw	r2, #4085	; 0xff5
 80064e0:	4293      	cmp	r3, r2
 80064e2:	d802      	bhi.n	80064ea <find_volume+0x302>
 80064e4:	2301      	movs	r3, #1
 80064e6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80064ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ec:	1c9a      	adds	r2, r3, #2
 80064ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064f0:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 80064f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064f4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80064f6:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80064f8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80064fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80064fc:	441a      	add	r2, r3
 80064fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006500:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8006502:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006504:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006506:	441a      	add	r2, r3
 8006508:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800650a:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 800650c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006510:	2b03      	cmp	r3, #3
 8006512:	d11e      	bne.n	8006552 <find_volume+0x36a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8006514:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006516:	3334      	adds	r3, #52	; 0x34
 8006518:	332a      	adds	r3, #42	; 0x2a
 800651a:	4618      	mov	r0, r3
 800651c:	f7fe fc1e 	bl	8004d5c <ld_word>
 8006520:	4603      	mov	r3, r0
 8006522:	2b00      	cmp	r3, #0
 8006524:	d001      	beq.n	800652a <find_volume+0x342>
 8006526:	230d      	movs	r3, #13
 8006528:	e0a8      	b.n	800667c <find_volume+0x494>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800652a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800652c:	891b      	ldrh	r3, [r3, #8]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d001      	beq.n	8006536 <find_volume+0x34e>
 8006532:	230d      	movs	r3, #13
 8006534:	e0a2      	b.n	800667c <find_volume+0x494>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8006536:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006538:	3334      	adds	r3, #52	; 0x34
 800653a:	332c      	adds	r3, #44	; 0x2c
 800653c:	4618      	mov	r0, r3
 800653e:	f7fe fc25 	bl	8004d8c <ld_dword>
 8006542:	4602      	mov	r2, r0
 8006544:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006546:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8006548:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800654a:	699b      	ldr	r3, [r3, #24]
 800654c:	009b      	lsls	r3, r3, #2
 800654e:	647b      	str	r3, [r7, #68]	; 0x44
 8006550:	e01f      	b.n	8006592 <find_volume+0x3aa>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8006552:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006554:	891b      	ldrh	r3, [r3, #8]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d101      	bne.n	800655e <find_volume+0x376>
 800655a:	230d      	movs	r3, #13
 800655c:	e08e      	b.n	800667c <find_volume+0x494>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800655e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006560:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006562:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006564:	441a      	add	r2, r3
 8006566:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006568:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800656a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800656e:	2b02      	cmp	r3, #2
 8006570:	d103      	bne.n	800657a <find_volume+0x392>
 8006572:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006574:	699b      	ldr	r3, [r3, #24]
 8006576:	005b      	lsls	r3, r3, #1
 8006578:	e00a      	b.n	8006590 <find_volume+0x3a8>
 800657a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800657c:	699a      	ldr	r2, [r3, #24]
 800657e:	4613      	mov	r3, r2
 8006580:	005b      	lsls	r3, r3, #1
 8006582:	4413      	add	r3, r2
 8006584:	085a      	lsrs	r2, r3, #1
 8006586:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006588:	699b      	ldr	r3, [r3, #24]
 800658a:	f003 0301 	and.w	r3, r3, #1
 800658e:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8006590:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8006592:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006594:	69da      	ldr	r2, [r3, #28]
 8006596:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006598:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800659c:	0a5b      	lsrs	r3, r3, #9
 800659e:	429a      	cmp	r2, r3
 80065a0:	d201      	bcs.n	80065a6 <find_volume+0x3be>
 80065a2:	230d      	movs	r3, #13
 80065a4:	e06a      	b.n	800667c <find_volume+0x494>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80065a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065a8:	f04f 32ff 	mov.w	r2, #4294967295
 80065ac:	615a      	str	r2, [r3, #20]
 80065ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065b0:	695a      	ldr	r2, [r3, #20]
 80065b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065b4:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 80065b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065b8:	2280      	movs	r2, #128	; 0x80
 80065ba:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80065bc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80065c0:	2b03      	cmp	r3, #3
 80065c2:	d149      	bne.n	8006658 <find_volume+0x470>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80065c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065c6:	3334      	adds	r3, #52	; 0x34
 80065c8:	3330      	adds	r3, #48	; 0x30
 80065ca:	4618      	mov	r0, r3
 80065cc:	f7fe fbc6 	bl	8004d5c <ld_word>
 80065d0:	4603      	mov	r3, r0
 80065d2:	2b01      	cmp	r3, #1
 80065d4:	d140      	bne.n	8006658 <find_volume+0x470>
			&& move_window(fs, bsect + 1) == FR_OK)
 80065d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80065d8:	3301      	adds	r3, #1
 80065da:	4619      	mov	r1, r3
 80065dc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80065de:	f7fe fe9d 	bl	800531c <move_window>
 80065e2:	4603      	mov	r3, r0
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d137      	bne.n	8006658 <find_volume+0x470>
		{
			fs->fsi_flag = 0;
 80065e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065ea:	2200      	movs	r2, #0
 80065ec:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80065ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065f0:	3334      	adds	r3, #52	; 0x34
 80065f2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80065f6:	4618      	mov	r0, r3
 80065f8:	f7fe fbb0 	bl	8004d5c <ld_word>
 80065fc:	4603      	mov	r3, r0
 80065fe:	461a      	mov	r2, r3
 8006600:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8006604:	429a      	cmp	r2, r3
 8006606:	d127      	bne.n	8006658 <find_volume+0x470>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8006608:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800660a:	3334      	adds	r3, #52	; 0x34
 800660c:	4618      	mov	r0, r3
 800660e:	f7fe fbbd 	bl	8004d8c <ld_dword>
 8006612:	4602      	mov	r2, r0
 8006614:	4b1b      	ldr	r3, [pc, #108]	; (8006684 <find_volume+0x49c>)
 8006616:	429a      	cmp	r2, r3
 8006618:	d11e      	bne.n	8006658 <find_volume+0x470>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800661a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800661c:	3334      	adds	r3, #52	; 0x34
 800661e:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8006622:	4618      	mov	r0, r3
 8006624:	f7fe fbb2 	bl	8004d8c <ld_dword>
 8006628:	4602      	mov	r2, r0
 800662a:	4b17      	ldr	r3, [pc, #92]	; (8006688 <find_volume+0x4a0>)
 800662c:	429a      	cmp	r2, r3
 800662e:	d113      	bne.n	8006658 <find_volume+0x470>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8006630:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006632:	3334      	adds	r3, #52	; 0x34
 8006634:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8006638:	4618      	mov	r0, r3
 800663a:	f7fe fba7 	bl	8004d8c <ld_dword>
 800663e:	4602      	mov	r2, r0
 8006640:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006642:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8006644:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006646:	3334      	adds	r3, #52	; 0x34
 8006648:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800664c:	4618      	mov	r0, r3
 800664e:	f7fe fb9d 	bl	8004d8c <ld_dword>
 8006652:	4602      	mov	r2, r0
 8006654:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006656:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8006658:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800665a:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800665e:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8006660:	4b0a      	ldr	r3, [pc, #40]	; (800668c <find_volume+0x4a4>)
 8006662:	881b      	ldrh	r3, [r3, #0]
 8006664:	3301      	adds	r3, #1
 8006666:	b29a      	uxth	r2, r3
 8006668:	4b08      	ldr	r3, [pc, #32]	; (800668c <find_volume+0x4a4>)
 800666a:	801a      	strh	r2, [r3, #0]
 800666c:	4b07      	ldr	r3, [pc, #28]	; (800668c <find_volume+0x4a4>)
 800666e:	881a      	ldrh	r2, [r3, #0]
 8006670:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006672:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8006674:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006676:	f7fe fde9 	bl	800524c <clear_lock>
#endif
	return FR_OK;
 800667a:	2300      	movs	r3, #0
}
 800667c:	4618      	mov	r0, r3
 800667e:	3758      	adds	r7, #88	; 0x58
 8006680:	46bd      	mov	sp, r7
 8006682:	bd80      	pop	{r7, pc}
 8006684:	41615252 	.word	0x41615252
 8006688:	61417272 	.word	0x61417272
 800668c:	20000514 	.word	0x20000514

08006690 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b084      	sub	sp, #16
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
 8006698:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800669a:	2309      	movs	r3, #9
 800669c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d02e      	beq.n	8006702 <validate+0x72>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d02a      	beq.n	8006702 <validate+0x72>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	781b      	ldrb	r3, [r3, #0]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d025      	beq.n	8006702 <validate+0x72>
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	889a      	ldrh	r2, [r3, #4]
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	88db      	ldrh	r3, [r3, #6]
 80066c0:	429a      	cmp	r2, r3
 80066c2:	d11e      	bne.n	8006702 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	4618      	mov	r0, r3
 80066ca:	f7fe fc46 	bl	8004f5a <lock_fs>
 80066ce:	4603      	mov	r3, r0
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d014      	beq.n	80066fe <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	785b      	ldrb	r3, [r3, #1]
 80066da:	4618      	mov	r0, r3
 80066dc:	f7fe faa0 	bl	8004c20 <disk_status>
 80066e0:	4603      	mov	r3, r0
 80066e2:	f003 0301 	and.w	r3, r3, #1
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d102      	bne.n	80066f0 <validate+0x60>
				res = FR_OK;
 80066ea:	2300      	movs	r3, #0
 80066ec:	73fb      	strb	r3, [r7, #15]
 80066ee:	e008      	b.n	8006702 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	2100      	movs	r1, #0
 80066f6:	4618      	mov	r0, r3
 80066f8:	f7fe fc45 	bl	8004f86 <unlock_fs>
 80066fc:	e001      	b.n	8006702 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 80066fe:	230f      	movs	r3, #15
 8006700:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8006702:	7bfb      	ldrb	r3, [r7, #15]
 8006704:	2b00      	cmp	r3, #0
 8006706:	d102      	bne.n	800670e <validate+0x7e>
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	e000      	b.n	8006710 <validate+0x80>
 800670e:	2300      	movs	r3, #0
 8006710:	683a      	ldr	r2, [r7, #0]
 8006712:	6013      	str	r3, [r2, #0]
	return res;
 8006714:	7bfb      	ldrb	r3, [r7, #15]
}
 8006716:	4618      	mov	r0, r3
 8006718:	3710      	adds	r7, #16
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}
	...

08006720 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b088      	sub	sp, #32
 8006724:	af00      	add	r7, sp, #0
 8006726:	60f8      	str	r0, [r7, #12]
 8006728:	60b9      	str	r1, [r7, #8]
 800672a:	4613      	mov	r3, r2
 800672c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800672e:	68bb      	ldr	r3, [r7, #8]
 8006730:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8006732:	f107 0310 	add.w	r3, r7, #16
 8006736:	4618      	mov	r0, r3
 8006738:	f7ff fcbb 	bl	80060b2 <get_ldnumber>
 800673c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800673e:	69fb      	ldr	r3, [r7, #28]
 8006740:	2b00      	cmp	r3, #0
 8006742:	da01      	bge.n	8006748 <f_mount+0x28>
 8006744:	230b      	movs	r3, #11
 8006746:	e048      	b.n	80067da <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8006748:	4a26      	ldr	r2, [pc, #152]	; (80067e4 <f_mount+0xc4>)
 800674a:	69fb      	ldr	r3, [r7, #28]
 800674c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006750:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8006752:	69bb      	ldr	r3, [r7, #24]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d00f      	beq.n	8006778 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8006758:	69b8      	ldr	r0, [r7, #24]
 800675a:	f7fe fd77 	bl	800524c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800675e:	69bb      	ldr	r3, [r7, #24]
 8006760:	68db      	ldr	r3, [r3, #12]
 8006762:	4618      	mov	r0, r3
 8006764:	f000 ff19 	bl	800759a <ff_del_syncobj>
 8006768:	4603      	mov	r3, r0
 800676a:	2b00      	cmp	r3, #0
 800676c:	d101      	bne.n	8006772 <f_mount+0x52>
 800676e:	2302      	movs	r3, #2
 8006770:	e033      	b.n	80067da <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8006772:	69bb      	ldr	r3, [r7, #24]
 8006774:	2200      	movs	r2, #0
 8006776:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d00f      	beq.n	800679e <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	2200      	movs	r2, #0
 8006782:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 8006784:	69fb      	ldr	r3, [r7, #28]
 8006786:	b2da      	uxtb	r2, r3
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	330c      	adds	r3, #12
 800678c:	4619      	mov	r1, r3
 800678e:	4610      	mov	r0, r2
 8006790:	f000 fee3 	bl	800755a <ff_cre_syncobj>
 8006794:	4603      	mov	r3, r0
 8006796:	2b00      	cmp	r3, #0
 8006798:	d101      	bne.n	800679e <f_mount+0x7e>
 800679a:	2302      	movs	r3, #2
 800679c:	e01d      	b.n	80067da <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800679e:	68fa      	ldr	r2, [r7, #12]
 80067a0:	4910      	ldr	r1, [pc, #64]	; (80067e4 <f_mount+0xc4>)
 80067a2:	69fb      	ldr	r3, [r7, #28]
 80067a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d002      	beq.n	80067b4 <f_mount+0x94>
 80067ae:	79fb      	ldrb	r3, [r7, #7]
 80067b0:	2b01      	cmp	r3, #1
 80067b2:	d001      	beq.n	80067b8 <f_mount+0x98>
 80067b4:	2300      	movs	r3, #0
 80067b6:	e010      	b.n	80067da <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80067b8:	f107 010c 	add.w	r1, r7, #12
 80067bc:	f107 0308 	add.w	r3, r7, #8
 80067c0:	2200      	movs	r2, #0
 80067c2:	4618      	mov	r0, r3
 80067c4:	f7ff fd10 	bl	80061e8 <find_volume>
 80067c8:	4603      	mov	r3, r0
 80067ca:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	7dfa      	ldrb	r2, [r7, #23]
 80067d0:	4611      	mov	r1, r2
 80067d2:	4618      	mov	r0, r3
 80067d4:	f7fe fbd7 	bl	8004f86 <unlock_fs>
 80067d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80067da:	4618      	mov	r0, r3
 80067dc:	3720      	adds	r7, #32
 80067de:	46bd      	mov	sp, r7
 80067e0:	bd80      	pop	{r7, pc}
 80067e2:	bf00      	nop
 80067e4:	20000510 	.word	0x20000510

080067e8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b098      	sub	sp, #96	; 0x60
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	60f8      	str	r0, [r7, #12]
 80067f0:	60b9      	str	r1, [r7, #8]
 80067f2:	4613      	mov	r3, r2
 80067f4:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d101      	bne.n	8006800 <f_open+0x18>
 80067fc:	2309      	movs	r3, #9
 80067fe:	e1b4      	b.n	8006b6a <f_open+0x382>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8006800:	79fb      	ldrb	r3, [r7, #7]
 8006802:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006806:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8006808:	79fa      	ldrb	r2, [r7, #7]
 800680a:	f107 0110 	add.w	r1, r7, #16
 800680e:	f107 0308 	add.w	r3, r7, #8
 8006812:	4618      	mov	r0, r3
 8006814:	f7ff fce8 	bl	80061e8 <find_volume>
 8006818:	4603      	mov	r3, r0
 800681a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800681e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006822:	2b00      	cmp	r3, #0
 8006824:	f040 8191 	bne.w	8006b4a <f_open+0x362>
		dj.obj.fs = fs;
 8006828:	693b      	ldr	r3, [r7, #16]
 800682a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800682c:	68ba      	ldr	r2, [r7, #8]
 800682e:	f107 0314 	add.w	r3, r7, #20
 8006832:	4611      	mov	r1, r2
 8006834:	4618      	mov	r0, r3
 8006836:	f7ff fbcb 	bl	8005fd0 <follow_path>
 800683a:	4603      	mov	r3, r0
 800683c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8006840:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006844:	2b00      	cmp	r3, #0
 8006846:	d11a      	bne.n	800687e <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8006848:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800684c:	b25b      	sxtb	r3, r3
 800684e:	2b00      	cmp	r3, #0
 8006850:	da03      	bge.n	800685a <f_open+0x72>
				res = FR_INVALID_NAME;
 8006852:	2306      	movs	r3, #6
 8006854:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8006858:	e011      	b.n	800687e <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800685a:	79fb      	ldrb	r3, [r7, #7]
 800685c:	f023 0301 	bic.w	r3, r3, #1
 8006860:	2b00      	cmp	r3, #0
 8006862:	bf14      	ite	ne
 8006864:	2301      	movne	r3, #1
 8006866:	2300      	moveq	r3, #0
 8006868:	b2db      	uxtb	r3, r3
 800686a:	461a      	mov	r2, r3
 800686c:	f107 0314 	add.w	r3, r7, #20
 8006870:	4611      	mov	r1, r2
 8006872:	4618      	mov	r0, r3
 8006874:	f7fe fba2 	bl	8004fbc <chk_lock>
 8006878:	4603      	mov	r3, r0
 800687a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800687e:	79fb      	ldrb	r3, [r7, #7]
 8006880:	f003 031c 	and.w	r3, r3, #28
 8006884:	2b00      	cmp	r3, #0
 8006886:	d07f      	beq.n	8006988 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8006888:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800688c:	2b00      	cmp	r3, #0
 800688e:	d017      	beq.n	80068c0 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8006890:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006894:	2b04      	cmp	r3, #4
 8006896:	d10e      	bne.n	80068b6 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8006898:	f7fe fbec 	bl	8005074 <enq_lock>
 800689c:	4603      	mov	r3, r0
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d006      	beq.n	80068b0 <f_open+0xc8>
 80068a2:	f107 0314 	add.w	r3, r7, #20
 80068a6:	4618      	mov	r0, r3
 80068a8:	f7ff facb 	bl	8005e42 <dir_register>
 80068ac:	4603      	mov	r3, r0
 80068ae:	e000      	b.n	80068b2 <f_open+0xca>
 80068b0:	2312      	movs	r3, #18
 80068b2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80068b6:	79fb      	ldrb	r3, [r7, #7]
 80068b8:	f043 0308 	orr.w	r3, r3, #8
 80068bc:	71fb      	strb	r3, [r7, #7]
 80068be:	e010      	b.n	80068e2 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80068c0:	7ebb      	ldrb	r3, [r7, #26]
 80068c2:	f003 0311 	and.w	r3, r3, #17
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d003      	beq.n	80068d2 <f_open+0xea>
					res = FR_DENIED;
 80068ca:	2307      	movs	r3, #7
 80068cc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80068d0:	e007      	b.n	80068e2 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80068d2:	79fb      	ldrb	r3, [r7, #7]
 80068d4:	f003 0304 	and.w	r3, r3, #4
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d002      	beq.n	80068e2 <f_open+0xfa>
 80068dc:	2308      	movs	r3, #8
 80068de:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80068e2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d168      	bne.n	80069bc <f_open+0x1d4>
 80068ea:	79fb      	ldrb	r3, [r7, #7]
 80068ec:	f003 0308 	and.w	r3, r3, #8
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d063      	beq.n	80069bc <f_open+0x1d4>
				dw = GET_FATTIME();
 80068f4:	f7fe f92e 	bl	8004b54 <get_fattime>
 80068f8:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80068fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068fc:	330e      	adds	r3, #14
 80068fe:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006900:	4618      	mov	r0, r3
 8006902:	f7fe fa81 	bl	8004e08 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8006906:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006908:	3316      	adds	r3, #22
 800690a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800690c:	4618      	mov	r0, r3
 800690e:	f7fe fa7b 	bl	8004e08 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8006912:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006914:	330b      	adds	r3, #11
 8006916:	2220      	movs	r2, #32
 8006918:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800691a:	693b      	ldr	r3, [r7, #16]
 800691c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800691e:	4611      	mov	r1, r2
 8006920:	4618      	mov	r0, r3
 8006922:	f7ff f9fa 	bl	8005d1a <ld_clust>
 8006926:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8006928:	693b      	ldr	r3, [r7, #16]
 800692a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800692c:	2200      	movs	r2, #0
 800692e:	4618      	mov	r0, r3
 8006930:	f7ff fa12 	bl	8005d58 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8006934:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006936:	331c      	adds	r3, #28
 8006938:	2100      	movs	r1, #0
 800693a:	4618      	mov	r0, r3
 800693c:	f7fe fa64 	bl	8004e08 <st_dword>
					fs->wflag = 1;
 8006940:	693b      	ldr	r3, [r7, #16]
 8006942:	2201      	movs	r2, #1
 8006944:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8006946:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006948:	2b00      	cmp	r3, #0
 800694a:	d037      	beq.n	80069bc <f_open+0x1d4>
						dw = fs->winsect;
 800694c:	693b      	ldr	r3, [r7, #16]
 800694e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006950:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8006952:	f107 0314 	add.w	r3, r7, #20
 8006956:	2200      	movs	r2, #0
 8006958:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800695a:	4618      	mov	r0, r3
 800695c:	f7fe ff25 	bl	80057aa <remove_chain>
 8006960:	4603      	mov	r3, r0
 8006962:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8006966:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800696a:	2b00      	cmp	r3, #0
 800696c:	d126      	bne.n	80069bc <f_open+0x1d4>
							res = move_window(fs, dw);
 800696e:	693b      	ldr	r3, [r7, #16]
 8006970:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006972:	4618      	mov	r0, r3
 8006974:	f7fe fcd2 	bl	800531c <move_window>
 8006978:	4603      	mov	r3, r0
 800697a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800697e:	693b      	ldr	r3, [r7, #16]
 8006980:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006982:	3a01      	subs	r2, #1
 8006984:	611a      	str	r2, [r3, #16]
 8006986:	e019      	b.n	80069bc <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8006988:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800698c:	2b00      	cmp	r3, #0
 800698e:	d115      	bne.n	80069bc <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8006990:	7ebb      	ldrb	r3, [r7, #26]
 8006992:	f003 0310 	and.w	r3, r3, #16
 8006996:	2b00      	cmp	r3, #0
 8006998:	d003      	beq.n	80069a2 <f_open+0x1ba>
					res = FR_NO_FILE;
 800699a:	2304      	movs	r3, #4
 800699c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80069a0:	e00c      	b.n	80069bc <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80069a2:	79fb      	ldrb	r3, [r7, #7]
 80069a4:	f003 0302 	and.w	r3, r3, #2
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d007      	beq.n	80069bc <f_open+0x1d4>
 80069ac:	7ebb      	ldrb	r3, [r7, #26]
 80069ae:	f003 0301 	and.w	r3, r3, #1
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d002      	beq.n	80069bc <f_open+0x1d4>
						res = FR_DENIED;
 80069b6:	2307      	movs	r3, #7
 80069b8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 80069bc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d128      	bne.n	8006a16 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80069c4:	79fb      	ldrb	r3, [r7, #7]
 80069c6:	f003 0308 	and.w	r3, r3, #8
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d003      	beq.n	80069d6 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 80069ce:	79fb      	ldrb	r3, [r7, #7]
 80069d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80069d4:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80069d6:	693b      	ldr	r3, [r7, #16]
 80069d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 80069de:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80069e4:	79fb      	ldrb	r3, [r7, #7]
 80069e6:	f023 0301 	bic.w	r3, r3, #1
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	bf14      	ite	ne
 80069ee:	2301      	movne	r3, #1
 80069f0:	2300      	moveq	r3, #0
 80069f2:	b2db      	uxtb	r3, r3
 80069f4:	461a      	mov	r2, r3
 80069f6:	f107 0314 	add.w	r3, r7, #20
 80069fa:	4611      	mov	r1, r2
 80069fc:	4618      	mov	r0, r3
 80069fe:	f7fe fb5b 	bl	80050b8 <inc_lock>
 8006a02:	4602      	mov	r2, r0
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	691b      	ldr	r3, [r3, #16]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d102      	bne.n	8006a16 <f_open+0x22e>
 8006a10:	2302      	movs	r3, #2
 8006a12:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8006a16:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	f040 8095 	bne.w	8006b4a <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8006a20:	693b      	ldr	r3, [r7, #16]
 8006a22:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006a24:	4611      	mov	r1, r2
 8006a26:	4618      	mov	r0, r3
 8006a28:	f7ff f977 	bl	8005d1a <ld_clust>
 8006a2c:	4602      	mov	r2, r0
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8006a32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a34:	331c      	adds	r3, #28
 8006a36:	4618      	mov	r0, r3
 8006a38:	f7fe f9a8 	bl	8004d8c <ld_dword>
 8006a3c:	4602      	mov	r2, r0
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	2200      	movs	r2, #0
 8006a46:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8006a48:	693a      	ldr	r2, [r7, #16]
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8006a4e:	693b      	ldr	r3, [r7, #16]
 8006a50:	88da      	ldrh	r2, [r3, #6]
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	79fa      	ldrb	r2, [r7, #7]
 8006a5a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	2200      	movs	r2, #0
 8006a60:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	2200      	movs	r2, #0
 8006a66:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	3330      	adds	r3, #48	; 0x30
 8006a72:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006a76:	2100      	movs	r1, #0
 8006a78:	4618      	mov	r0, r3
 8006a7a:	f7fe fa12 	bl	8004ea2 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8006a7e:	79fb      	ldrb	r3, [r7, #7]
 8006a80:	f003 0320 	and.w	r3, r3, #32
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d060      	beq.n	8006b4a <f_open+0x362>
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	68db      	ldr	r3, [r3, #12]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d05c      	beq.n	8006b4a <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	68da      	ldr	r2, [r3, #12]
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8006a98:	693b      	ldr	r3, [r7, #16]
 8006a9a:	895b      	ldrh	r3, [r3, #10]
 8006a9c:	025b      	lsls	r3, r3, #9
 8006a9e:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	689b      	ldr	r3, [r3, #8]
 8006aa4:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	68db      	ldr	r3, [r3, #12]
 8006aaa:	657b      	str	r3, [r7, #84]	; 0x54
 8006aac:	e016      	b.n	8006adc <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	f7fe fced 	bl	8005492 <get_fat>
 8006ab8:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8006aba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006abc:	2b01      	cmp	r3, #1
 8006abe:	d802      	bhi.n	8006ac6 <f_open+0x2de>
 8006ac0:	2302      	movs	r3, #2
 8006ac2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8006ac6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006acc:	d102      	bne.n	8006ad4 <f_open+0x2ec>
 8006ace:	2301      	movs	r3, #1
 8006ad0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8006ad4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006ad6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006ad8:	1ad3      	subs	r3, r2, r3
 8006ada:	657b      	str	r3, [r7, #84]	; 0x54
 8006adc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d103      	bne.n	8006aec <f_open+0x304>
 8006ae4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006ae6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006ae8:	429a      	cmp	r2, r3
 8006aea:	d8e0      	bhi.n	8006aae <f_open+0x2c6>
				}
				fp->clust = clst;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006af0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8006af2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d127      	bne.n	8006b4a <f_open+0x362>
 8006afa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006afc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d022      	beq.n	8006b4a <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8006b04:	693b      	ldr	r3, [r7, #16]
 8006b06:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006b08:	4618      	mov	r0, r3
 8006b0a:	f7fe fca3 	bl	8005454 <clust2sect>
 8006b0e:	6478      	str	r0, [r7, #68]	; 0x44
 8006b10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d103      	bne.n	8006b1e <f_open+0x336>
						res = FR_INT_ERR;
 8006b16:	2302      	movs	r3, #2
 8006b18:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8006b1c:	e015      	b.n	8006b4a <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8006b1e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b20:	0a5a      	lsrs	r2, r3, #9
 8006b22:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006b24:	441a      	add	r2, r3
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8006b2a:	693b      	ldr	r3, [r7, #16]
 8006b2c:	7858      	ldrb	r0, [r3, #1]
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	6a1a      	ldr	r2, [r3, #32]
 8006b38:	2301      	movs	r3, #1
 8006b3a:	f7fe f8b1 	bl	8004ca0 <disk_read>
 8006b3e:	4603      	mov	r3, r0
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d002      	beq.n	8006b4a <f_open+0x362>
 8006b44:	2301      	movs	r3, #1
 8006b46:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8006b4a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d002      	beq.n	8006b58 <f_open+0x370>
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	2200      	movs	r2, #0
 8006b56:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8006b58:	693b      	ldr	r3, [r7, #16]
 8006b5a:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 8006b5e:	4611      	mov	r1, r2
 8006b60:	4618      	mov	r0, r3
 8006b62:	f7fe fa10 	bl	8004f86 <unlock_fs>
 8006b66:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	3760      	adds	r7, #96	; 0x60
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	bd80      	pop	{r7, pc}

08006b72 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8006b72:	b580      	push	{r7, lr}
 8006b74:	b08e      	sub	sp, #56	; 0x38
 8006b76:	af00      	add	r7, sp, #0
 8006b78:	60f8      	str	r0, [r7, #12]
 8006b7a:	60b9      	str	r1, [r7, #8]
 8006b7c:	607a      	str	r2, [r7, #4]
 8006b7e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	2200      	movs	r2, #0
 8006b88:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	f107 0214 	add.w	r2, r7, #20
 8006b90:	4611      	mov	r1, r2
 8006b92:	4618      	mov	r0, r3
 8006b94:	f7ff fd7c 	bl	8006690 <validate>
 8006b98:	4603      	mov	r3, r0
 8006b9a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8006b9e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d107      	bne.n	8006bb6 <f_read+0x44>
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	7d5b      	ldrb	r3, [r3, #21]
 8006baa:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8006bae:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d009      	beq.n	8006bca <f_read+0x58>
 8006bb6:	697b      	ldr	r3, [r7, #20]
 8006bb8:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8006bbc:	4611      	mov	r1, r2
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	f7fe f9e1 	bl	8004f86 <unlock_fs>
 8006bc4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006bc8:	e13d      	b.n	8006e46 <f_read+0x2d4>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	7d1b      	ldrb	r3, [r3, #20]
 8006bce:	f003 0301 	and.w	r3, r3, #1
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d106      	bne.n	8006be4 <f_read+0x72>
 8006bd6:	697b      	ldr	r3, [r7, #20]
 8006bd8:	2107      	movs	r1, #7
 8006bda:	4618      	mov	r0, r3
 8006bdc:	f7fe f9d3 	bl	8004f86 <unlock_fs>
 8006be0:	2307      	movs	r3, #7
 8006be2:	e130      	b.n	8006e46 <f_read+0x2d4>
	remain = fp->obj.objsize - fp->fptr;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	68da      	ldr	r2, [r3, #12]
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	699b      	ldr	r3, [r3, #24]
 8006bec:	1ad3      	subs	r3, r2, r3
 8006bee:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8006bf0:	687a      	ldr	r2, [r7, #4]
 8006bf2:	6a3b      	ldr	r3, [r7, #32]
 8006bf4:	429a      	cmp	r2, r3
 8006bf6:	f240 811c 	bls.w	8006e32 <f_read+0x2c0>
 8006bfa:	6a3b      	ldr	r3, [r7, #32]
 8006bfc:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8006bfe:	e118      	b.n	8006e32 <f_read+0x2c0>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	699b      	ldr	r3, [r3, #24]
 8006c04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	f040 80e4 	bne.w	8006dd6 <f_read+0x264>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	699b      	ldr	r3, [r3, #24]
 8006c12:	0a5b      	lsrs	r3, r3, #9
 8006c14:	697a      	ldr	r2, [r7, #20]
 8006c16:	8952      	ldrh	r2, [r2, #10]
 8006c18:	3a01      	subs	r2, #1
 8006c1a:	4013      	ands	r3, r2
 8006c1c:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8006c1e:	69fb      	ldr	r3, [r7, #28]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d139      	bne.n	8006c98 <f_read+0x126>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	699b      	ldr	r3, [r3, #24]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d103      	bne.n	8006c34 <f_read+0xc2>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	689b      	ldr	r3, [r3, #8]
 8006c30:	633b      	str	r3, [r7, #48]	; 0x30
 8006c32:	e013      	b.n	8006c5c <f_read+0xea>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d007      	beq.n	8006c4c <f_read+0xda>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	699b      	ldr	r3, [r3, #24]
 8006c40:	4619      	mov	r1, r3
 8006c42:	68f8      	ldr	r0, [r7, #12]
 8006c44:	f7fe feae 	bl	80059a4 <clmt_clust>
 8006c48:	6338      	str	r0, [r7, #48]	; 0x30
 8006c4a:	e007      	b.n	8006c5c <f_read+0xea>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8006c4c:	68fa      	ldr	r2, [r7, #12]
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	69db      	ldr	r3, [r3, #28]
 8006c52:	4619      	mov	r1, r3
 8006c54:	4610      	mov	r0, r2
 8006c56:	f7fe fc1c 	bl	8005492 <get_fat>
 8006c5a:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8006c5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c5e:	2b01      	cmp	r3, #1
 8006c60:	d809      	bhi.n	8006c76 <f_read+0x104>
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	2202      	movs	r2, #2
 8006c66:	755a      	strb	r2, [r3, #21]
 8006c68:	697b      	ldr	r3, [r7, #20]
 8006c6a:	2102      	movs	r1, #2
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	f7fe f98a 	bl	8004f86 <unlock_fs>
 8006c72:	2302      	movs	r3, #2
 8006c74:	e0e7      	b.n	8006e46 <f_read+0x2d4>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8006c76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c7c:	d109      	bne.n	8006c92 <f_read+0x120>
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	2201      	movs	r2, #1
 8006c82:	755a      	strb	r2, [r3, #21]
 8006c84:	697b      	ldr	r3, [r7, #20]
 8006c86:	2101      	movs	r1, #1
 8006c88:	4618      	mov	r0, r3
 8006c8a:	f7fe f97c 	bl	8004f86 <unlock_fs>
 8006c8e:	2301      	movs	r3, #1
 8006c90:	e0d9      	b.n	8006e46 <f_read+0x2d4>
				fp->clust = clst;				/* Update current cluster */
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c96:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8006c98:	697a      	ldr	r2, [r7, #20]
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	69db      	ldr	r3, [r3, #28]
 8006c9e:	4619      	mov	r1, r3
 8006ca0:	4610      	mov	r0, r2
 8006ca2:	f7fe fbd7 	bl	8005454 <clust2sect>
 8006ca6:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8006ca8:	69bb      	ldr	r3, [r7, #24]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d109      	bne.n	8006cc2 <f_read+0x150>
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	2202      	movs	r2, #2
 8006cb2:	755a      	strb	r2, [r3, #21]
 8006cb4:	697b      	ldr	r3, [r7, #20]
 8006cb6:	2102      	movs	r1, #2
 8006cb8:	4618      	mov	r0, r3
 8006cba:	f7fe f964 	bl	8004f86 <unlock_fs>
 8006cbe:	2302      	movs	r3, #2
 8006cc0:	e0c1      	b.n	8006e46 <f_read+0x2d4>
			sect += csect;
 8006cc2:	69ba      	ldr	r2, [r7, #24]
 8006cc4:	69fb      	ldr	r3, [r7, #28]
 8006cc6:	4413      	add	r3, r2
 8006cc8:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	0a5b      	lsrs	r3, r3, #9
 8006cce:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8006cd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d03e      	beq.n	8006d54 <f_read+0x1e2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8006cd6:	69fa      	ldr	r2, [r7, #28]
 8006cd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cda:	4413      	add	r3, r2
 8006cdc:	697a      	ldr	r2, [r7, #20]
 8006cde:	8952      	ldrh	r2, [r2, #10]
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d905      	bls.n	8006cf0 <f_read+0x17e>
					cc = fs->csize - csect;
 8006ce4:	697b      	ldr	r3, [r7, #20]
 8006ce6:	895b      	ldrh	r3, [r3, #10]
 8006ce8:	461a      	mov	r2, r3
 8006cea:	69fb      	ldr	r3, [r7, #28]
 8006cec:	1ad3      	subs	r3, r2, r3
 8006cee:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8006cf0:	697b      	ldr	r3, [r7, #20]
 8006cf2:	7858      	ldrb	r0, [r3, #1]
 8006cf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cf6:	69ba      	ldr	r2, [r7, #24]
 8006cf8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006cfa:	f7fd ffd1 	bl	8004ca0 <disk_read>
 8006cfe:	4603      	mov	r3, r0
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d009      	beq.n	8006d18 <f_read+0x1a6>
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	2201      	movs	r2, #1
 8006d08:	755a      	strb	r2, [r3, #21]
 8006d0a:	697b      	ldr	r3, [r7, #20]
 8006d0c:	2101      	movs	r1, #1
 8006d0e:	4618      	mov	r0, r3
 8006d10:	f7fe f939 	bl	8004f86 <unlock_fs>
 8006d14:	2301      	movs	r3, #1
 8006d16:	e096      	b.n	8006e46 <f_read+0x2d4>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	7d1b      	ldrb	r3, [r3, #20]
 8006d1c:	b25b      	sxtb	r3, r3
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	da14      	bge.n	8006d4c <f_read+0x1da>
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	6a1a      	ldr	r2, [r3, #32]
 8006d26:	69bb      	ldr	r3, [r7, #24]
 8006d28:	1ad3      	subs	r3, r2, r3
 8006d2a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006d2c:	429a      	cmp	r2, r3
 8006d2e:	d90d      	bls.n	8006d4c <f_read+0x1da>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	6a1a      	ldr	r2, [r3, #32]
 8006d34:	69bb      	ldr	r3, [r7, #24]
 8006d36:	1ad3      	subs	r3, r2, r3
 8006d38:	025b      	lsls	r3, r3, #9
 8006d3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d3c:	18d0      	adds	r0, r2, r3
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	3330      	adds	r3, #48	; 0x30
 8006d42:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006d46:	4619      	mov	r1, r3
 8006d48:	f7fe f88a 	bl	8004e60 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8006d4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d4e:	025b      	lsls	r3, r3, #9
 8006d50:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8006d52:	e05a      	b.n	8006e0a <f_read+0x298>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	6a1b      	ldr	r3, [r3, #32]
 8006d58:	69ba      	ldr	r2, [r7, #24]
 8006d5a:	429a      	cmp	r2, r3
 8006d5c:	d038      	beq.n	8006dd0 <f_read+0x25e>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	7d1b      	ldrb	r3, [r3, #20]
 8006d62:	b25b      	sxtb	r3, r3
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	da1d      	bge.n	8006da4 <f_read+0x232>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8006d68:	697b      	ldr	r3, [r7, #20]
 8006d6a:	7858      	ldrb	r0, [r3, #1]
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	6a1a      	ldr	r2, [r3, #32]
 8006d76:	2301      	movs	r3, #1
 8006d78:	f7fd ffb2 	bl	8004ce0 <disk_write>
 8006d7c:	4603      	mov	r3, r0
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d009      	beq.n	8006d96 <f_read+0x224>
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	2201      	movs	r2, #1
 8006d86:	755a      	strb	r2, [r3, #21]
 8006d88:	697b      	ldr	r3, [r7, #20]
 8006d8a:	2101      	movs	r1, #1
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	f7fe f8fa 	bl	8004f86 <unlock_fs>
 8006d92:	2301      	movs	r3, #1
 8006d94:	e057      	b.n	8006e46 <f_read+0x2d4>
					fp->flag &= (BYTE)~FA_DIRTY;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	7d1b      	ldrb	r3, [r3, #20]
 8006d9a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006d9e:	b2da      	uxtb	r2, r3
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8006da4:	697b      	ldr	r3, [r7, #20]
 8006da6:	7858      	ldrb	r0, [r3, #1]
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006dae:	2301      	movs	r3, #1
 8006db0:	69ba      	ldr	r2, [r7, #24]
 8006db2:	f7fd ff75 	bl	8004ca0 <disk_read>
 8006db6:	4603      	mov	r3, r0
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d009      	beq.n	8006dd0 <f_read+0x25e>
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	2201      	movs	r2, #1
 8006dc0:	755a      	strb	r2, [r3, #21]
 8006dc2:	697b      	ldr	r3, [r7, #20]
 8006dc4:	2101      	movs	r1, #1
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	f7fe f8dd 	bl	8004f86 <unlock_fs>
 8006dcc:	2301      	movs	r3, #1
 8006dce:	e03a      	b.n	8006e46 <f_read+0x2d4>
			}
#endif
			fp->sect = sect;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	69ba      	ldr	r2, [r7, #24]
 8006dd4:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	699b      	ldr	r3, [r3, #24]
 8006dda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006dde:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8006de2:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8006de4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	429a      	cmp	r2, r3
 8006dea:	d901      	bls.n	8006df0 <f_read+0x27e>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	699b      	ldr	r3, [r3, #24]
 8006dfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006dfe:	4413      	add	r3, r2
 8006e00:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006e02:	4619      	mov	r1, r3
 8006e04:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006e06:	f7fe f82b 	bl	8004e60 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8006e0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e0e:	4413      	add	r3, r2
 8006e10:	627b      	str	r3, [r7, #36]	; 0x24
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	699a      	ldr	r2, [r3, #24]
 8006e16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e18:	441a      	add	r2, r3
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	619a      	str	r2, [r3, #24]
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	681a      	ldr	r2, [r3, #0]
 8006e22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e24:	441a      	add	r2, r3
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	601a      	str	r2, [r3, #0]
 8006e2a:	687a      	ldr	r2, [r7, #4]
 8006e2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e2e:	1ad3      	subs	r3, r2, r3
 8006e30:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	f47f aee3 	bne.w	8006c00 <f_read+0x8e>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8006e3a:	697b      	ldr	r3, [r7, #20]
 8006e3c:	2100      	movs	r1, #0
 8006e3e:	4618      	mov	r0, r3
 8006e40:	f7fe f8a1 	bl	8004f86 <unlock_fs>
 8006e44:	2300      	movs	r3, #0
}
 8006e46:	4618      	mov	r0, r3
 8006e48:	3738      	adds	r7, #56	; 0x38
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	bd80      	pop	{r7, pc}

08006e4e <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8006e4e:	b580      	push	{r7, lr}
 8006e50:	b08c      	sub	sp, #48	; 0x30
 8006e52:	af00      	add	r7, sp, #0
 8006e54:	60f8      	str	r0, [r7, #12]
 8006e56:	60b9      	str	r1, [r7, #8]
 8006e58:	607a      	str	r2, [r7, #4]
 8006e5a:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	2200      	movs	r2, #0
 8006e64:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	f107 0210 	add.w	r2, r7, #16
 8006e6c:	4611      	mov	r1, r2
 8006e6e:	4618      	mov	r0, r3
 8006e70:	f7ff fc0e 	bl	8006690 <validate>
 8006e74:	4603      	mov	r3, r0
 8006e76:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8006e7a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d107      	bne.n	8006e92 <f_write+0x44>
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	7d5b      	ldrb	r3, [r3, #21]
 8006e86:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8006e8a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d009      	beq.n	8006ea6 <f_write+0x58>
 8006e92:	693b      	ldr	r3, [r7, #16]
 8006e94:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8006e98:	4611      	mov	r1, r2
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	f7fe f873 	bl	8004f86 <unlock_fs>
 8006ea0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006ea4:	e173      	b.n	800718e <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	7d1b      	ldrb	r3, [r3, #20]
 8006eaa:	f003 0302 	and.w	r3, r3, #2
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d106      	bne.n	8006ec0 <f_write+0x72>
 8006eb2:	693b      	ldr	r3, [r7, #16]
 8006eb4:	2107      	movs	r1, #7
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	f7fe f865 	bl	8004f86 <unlock_fs>
 8006ebc:	2307      	movs	r3, #7
 8006ebe:	e166      	b.n	800718e <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	699a      	ldr	r2, [r3, #24]
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	441a      	add	r2, r3
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	699b      	ldr	r3, [r3, #24]
 8006ecc:	429a      	cmp	r2, r3
 8006ece:	f080 814b 	bcs.w	8007168 <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	699b      	ldr	r3, [r3, #24]
 8006ed6:	43db      	mvns	r3, r3
 8006ed8:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8006eda:	e145      	b.n	8007168 <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	699b      	ldr	r3, [r3, #24]
 8006ee0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	f040 8101 	bne.w	80070ec <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	699b      	ldr	r3, [r3, #24]
 8006eee:	0a5b      	lsrs	r3, r3, #9
 8006ef0:	693a      	ldr	r2, [r7, #16]
 8006ef2:	8952      	ldrh	r2, [r2, #10]
 8006ef4:	3a01      	subs	r2, #1
 8006ef6:	4013      	ands	r3, r2
 8006ef8:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8006efa:	69bb      	ldr	r3, [r7, #24]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d14d      	bne.n	8006f9c <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	699b      	ldr	r3, [r3, #24]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d10c      	bne.n	8006f22 <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	689b      	ldr	r3, [r3, #8]
 8006f0c:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8006f0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d11a      	bne.n	8006f4a <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	2100      	movs	r1, #0
 8006f18:	4618      	mov	r0, r3
 8006f1a:	f7fe fcab 	bl	8005874 <create_chain>
 8006f1e:	62b8      	str	r0, [r7, #40]	; 0x28
 8006f20:	e013      	b.n	8006f4a <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d007      	beq.n	8006f3a <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	699b      	ldr	r3, [r3, #24]
 8006f2e:	4619      	mov	r1, r3
 8006f30:	68f8      	ldr	r0, [r7, #12]
 8006f32:	f7fe fd37 	bl	80059a4 <clmt_clust>
 8006f36:	62b8      	str	r0, [r7, #40]	; 0x28
 8006f38:	e007      	b.n	8006f4a <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8006f3a:	68fa      	ldr	r2, [r7, #12]
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	69db      	ldr	r3, [r3, #28]
 8006f40:	4619      	mov	r1, r3
 8006f42:	4610      	mov	r0, r2
 8006f44:	f7fe fc96 	bl	8005874 <create_chain>
 8006f48:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8006f4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	f000 8110 	beq.w	8007172 <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8006f52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f54:	2b01      	cmp	r3, #1
 8006f56:	d109      	bne.n	8006f6c <f_write+0x11e>
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	2202      	movs	r2, #2
 8006f5c:	755a      	strb	r2, [r3, #21]
 8006f5e:	693b      	ldr	r3, [r7, #16]
 8006f60:	2102      	movs	r1, #2
 8006f62:	4618      	mov	r0, r3
 8006f64:	f7fe f80f 	bl	8004f86 <unlock_fs>
 8006f68:	2302      	movs	r3, #2
 8006f6a:	e110      	b.n	800718e <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8006f6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f72:	d109      	bne.n	8006f88 <f_write+0x13a>
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	2201      	movs	r2, #1
 8006f78:	755a      	strb	r2, [r3, #21]
 8006f7a:	693b      	ldr	r3, [r7, #16]
 8006f7c:	2101      	movs	r1, #1
 8006f7e:	4618      	mov	r0, r3
 8006f80:	f7fe f801 	bl	8004f86 <unlock_fs>
 8006f84:	2301      	movs	r3, #1
 8006f86:	e102      	b.n	800718e <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006f8c:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	689b      	ldr	r3, [r3, #8]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d102      	bne.n	8006f9c <f_write+0x14e>
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006f9a:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	7d1b      	ldrb	r3, [r3, #20]
 8006fa0:	b25b      	sxtb	r3, r3
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	da1d      	bge.n	8006fe2 <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8006fa6:	693b      	ldr	r3, [r7, #16]
 8006fa8:	7858      	ldrb	r0, [r3, #1]
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	6a1a      	ldr	r2, [r3, #32]
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	f7fd fe93 	bl	8004ce0 <disk_write>
 8006fba:	4603      	mov	r3, r0
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d009      	beq.n	8006fd4 <f_write+0x186>
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	2201      	movs	r2, #1
 8006fc4:	755a      	strb	r2, [r3, #21]
 8006fc6:	693b      	ldr	r3, [r7, #16]
 8006fc8:	2101      	movs	r1, #1
 8006fca:	4618      	mov	r0, r3
 8006fcc:	f7fd ffdb 	bl	8004f86 <unlock_fs>
 8006fd0:	2301      	movs	r3, #1
 8006fd2:	e0dc      	b.n	800718e <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	7d1b      	ldrb	r3, [r3, #20]
 8006fd8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006fdc:	b2da      	uxtb	r2, r3
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8006fe2:	693a      	ldr	r2, [r7, #16]
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	69db      	ldr	r3, [r3, #28]
 8006fe8:	4619      	mov	r1, r3
 8006fea:	4610      	mov	r0, r2
 8006fec:	f7fe fa32 	bl	8005454 <clust2sect>
 8006ff0:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8006ff2:	697b      	ldr	r3, [r7, #20]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d109      	bne.n	800700c <f_write+0x1be>
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	2202      	movs	r2, #2
 8006ffc:	755a      	strb	r2, [r3, #21]
 8006ffe:	693b      	ldr	r3, [r7, #16]
 8007000:	2102      	movs	r1, #2
 8007002:	4618      	mov	r0, r3
 8007004:	f7fd ffbf 	bl	8004f86 <unlock_fs>
 8007008:	2302      	movs	r3, #2
 800700a:	e0c0      	b.n	800718e <f_write+0x340>
			sect += csect;
 800700c:	697a      	ldr	r2, [r7, #20]
 800700e:	69bb      	ldr	r3, [r7, #24]
 8007010:	4413      	add	r3, r2
 8007012:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	0a5b      	lsrs	r3, r3, #9
 8007018:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800701a:	6a3b      	ldr	r3, [r7, #32]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d041      	beq.n	80070a4 <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8007020:	69ba      	ldr	r2, [r7, #24]
 8007022:	6a3b      	ldr	r3, [r7, #32]
 8007024:	4413      	add	r3, r2
 8007026:	693a      	ldr	r2, [r7, #16]
 8007028:	8952      	ldrh	r2, [r2, #10]
 800702a:	4293      	cmp	r3, r2
 800702c:	d905      	bls.n	800703a <f_write+0x1ec>
					cc = fs->csize - csect;
 800702e:	693b      	ldr	r3, [r7, #16]
 8007030:	895b      	ldrh	r3, [r3, #10]
 8007032:	461a      	mov	r2, r3
 8007034:	69bb      	ldr	r3, [r7, #24]
 8007036:	1ad3      	subs	r3, r2, r3
 8007038:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800703a:	693b      	ldr	r3, [r7, #16]
 800703c:	7858      	ldrb	r0, [r3, #1]
 800703e:	6a3b      	ldr	r3, [r7, #32]
 8007040:	697a      	ldr	r2, [r7, #20]
 8007042:	69f9      	ldr	r1, [r7, #28]
 8007044:	f7fd fe4c 	bl	8004ce0 <disk_write>
 8007048:	4603      	mov	r3, r0
 800704a:	2b00      	cmp	r3, #0
 800704c:	d009      	beq.n	8007062 <f_write+0x214>
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	2201      	movs	r2, #1
 8007052:	755a      	strb	r2, [r3, #21]
 8007054:	693b      	ldr	r3, [r7, #16]
 8007056:	2101      	movs	r1, #1
 8007058:	4618      	mov	r0, r3
 800705a:	f7fd ff94 	bl	8004f86 <unlock_fs>
 800705e:	2301      	movs	r3, #1
 8007060:	e095      	b.n	800718e <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	6a1a      	ldr	r2, [r3, #32]
 8007066:	697b      	ldr	r3, [r7, #20]
 8007068:	1ad3      	subs	r3, r2, r3
 800706a:	6a3a      	ldr	r2, [r7, #32]
 800706c:	429a      	cmp	r2, r3
 800706e:	d915      	bls.n	800709c <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	6a1a      	ldr	r2, [r3, #32]
 800707a:	697b      	ldr	r3, [r7, #20]
 800707c:	1ad3      	subs	r3, r2, r3
 800707e:	025b      	lsls	r3, r3, #9
 8007080:	69fa      	ldr	r2, [r7, #28]
 8007082:	4413      	add	r3, r2
 8007084:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007088:	4619      	mov	r1, r3
 800708a:	f7fd fee9 	bl	8004e60 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	7d1b      	ldrb	r3, [r3, #20]
 8007092:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007096:	b2da      	uxtb	r2, r3
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800709c:	6a3b      	ldr	r3, [r7, #32]
 800709e:	025b      	lsls	r3, r3, #9
 80070a0:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 80070a2:	e044      	b.n	800712e <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	6a1b      	ldr	r3, [r3, #32]
 80070a8:	697a      	ldr	r2, [r7, #20]
 80070aa:	429a      	cmp	r2, r3
 80070ac:	d01b      	beq.n	80070e6 <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	699a      	ldr	r2, [r3, #24]
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80070b6:	429a      	cmp	r2, r3
 80070b8:	d215      	bcs.n	80070e6 <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80070ba:	693b      	ldr	r3, [r7, #16]
 80070bc:	7858      	ldrb	r0, [r3, #1]
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80070c4:	2301      	movs	r3, #1
 80070c6:	697a      	ldr	r2, [r7, #20]
 80070c8:	f7fd fdea 	bl	8004ca0 <disk_read>
 80070cc:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d009      	beq.n	80070e6 <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	2201      	movs	r2, #1
 80070d6:	755a      	strb	r2, [r3, #21]
 80070d8:	693b      	ldr	r3, [r7, #16]
 80070da:	2101      	movs	r1, #1
 80070dc:	4618      	mov	r0, r3
 80070de:	f7fd ff52 	bl	8004f86 <unlock_fs>
 80070e2:	2301      	movs	r3, #1
 80070e4:	e053      	b.n	800718e <f_write+0x340>
			}
#endif
			fp->sect = sect;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	697a      	ldr	r2, [r7, #20]
 80070ea:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	699b      	ldr	r3, [r3, #24]
 80070f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070f4:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80070f8:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 80070fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	429a      	cmp	r2, r3
 8007100:	d901      	bls.n	8007106 <f_write+0x2b8>
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	699b      	ldr	r3, [r3, #24]
 8007110:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007114:	4413      	add	r3, r2
 8007116:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007118:	69f9      	ldr	r1, [r7, #28]
 800711a:	4618      	mov	r0, r3
 800711c:	f7fd fea0 	bl	8004e60 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	7d1b      	ldrb	r3, [r3, #20]
 8007124:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007128:	b2da      	uxtb	r2, r3
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800712e:	69fa      	ldr	r2, [r7, #28]
 8007130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007132:	4413      	add	r3, r2
 8007134:	61fb      	str	r3, [r7, #28]
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	699a      	ldr	r2, [r3, #24]
 800713a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800713c:	441a      	add	r2, r3
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	619a      	str	r2, [r3, #24]
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	68da      	ldr	r2, [r3, #12]
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	699b      	ldr	r3, [r3, #24]
 800714a:	429a      	cmp	r2, r3
 800714c:	bf38      	it	cc
 800714e:	461a      	movcc	r2, r3
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	60da      	str	r2, [r3, #12]
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	681a      	ldr	r2, [r3, #0]
 8007158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800715a:	441a      	add	r2, r3
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	601a      	str	r2, [r3, #0]
 8007160:	687a      	ldr	r2, [r7, #4]
 8007162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007164:	1ad3      	subs	r3, r2, r3
 8007166:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2b00      	cmp	r3, #0
 800716c:	f47f aeb6 	bne.w	8006edc <f_write+0x8e>
 8007170:	e000      	b.n	8007174 <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8007172:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	7d1b      	ldrb	r3, [r3, #20]
 8007178:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800717c:	b2da      	uxtb	r2, r3
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8007182:	693b      	ldr	r3, [r7, #16]
 8007184:	2100      	movs	r1, #0
 8007186:	4618      	mov	r0, r3
 8007188:	f7fd fefd 	bl	8004f86 <unlock_fs>
 800718c:	2300      	movs	r3, #0
}
 800718e:	4618      	mov	r0, r3
 8007190:	3730      	adds	r7, #48	; 0x30
 8007192:	46bd      	mov	sp, r7
 8007194:	bd80      	pop	{r7, pc}

08007196 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8007196:	b580      	push	{r7, lr}
 8007198:	b086      	sub	sp, #24
 800719a:	af00      	add	r7, sp, #0
 800719c:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	f107 0208 	add.w	r2, r7, #8
 80071a4:	4611      	mov	r1, r2
 80071a6:	4618      	mov	r0, r3
 80071a8:	f7ff fa72 	bl	8006690 <validate>
 80071ac:	4603      	mov	r3, r0
 80071ae:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80071b0:	7dfb      	ldrb	r3, [r7, #23]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d16d      	bne.n	8007292 <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	7d1b      	ldrb	r3, [r3, #20]
 80071ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d067      	beq.n	8007292 <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	7d1b      	ldrb	r3, [r3, #20]
 80071c6:	b25b      	sxtb	r3, r3
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	da1a      	bge.n	8007202 <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80071cc:	68bb      	ldr	r3, [r7, #8]
 80071ce:	7858      	ldrb	r0, [r3, #1]
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	6a1a      	ldr	r2, [r3, #32]
 80071da:	2301      	movs	r3, #1
 80071dc:	f7fd fd80 	bl	8004ce0 <disk_write>
 80071e0:	4603      	mov	r3, r0
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d006      	beq.n	80071f4 <f_sync+0x5e>
 80071e6:	68bb      	ldr	r3, [r7, #8]
 80071e8:	2101      	movs	r1, #1
 80071ea:	4618      	mov	r0, r3
 80071ec:	f7fd fecb 	bl	8004f86 <unlock_fs>
 80071f0:	2301      	movs	r3, #1
 80071f2:	e055      	b.n	80072a0 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	7d1b      	ldrb	r3, [r3, #20]
 80071f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80071fc:	b2da      	uxtb	r2, r3
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8007202:	f7fd fca7 	bl	8004b54 <get_fattime>
 8007206:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8007208:	68ba      	ldr	r2, [r7, #8]
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800720e:	4619      	mov	r1, r3
 8007210:	4610      	mov	r0, r2
 8007212:	f7fe f883 	bl	800531c <move_window>
 8007216:	4603      	mov	r3, r0
 8007218:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800721a:	7dfb      	ldrb	r3, [r7, #23]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d138      	bne.n	8007292 <f_sync+0xfc>
					dir = fp->dir_ptr;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007224:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	330b      	adds	r3, #11
 800722a:	781a      	ldrb	r2, [r3, #0]
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	330b      	adds	r3, #11
 8007230:	f042 0220 	orr.w	r2, r2, #32
 8007234:	b2d2      	uxtb	r2, r2
 8007236:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6818      	ldr	r0, [r3, #0]
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	689b      	ldr	r3, [r3, #8]
 8007240:	461a      	mov	r2, r3
 8007242:	68f9      	ldr	r1, [r7, #12]
 8007244:	f7fe fd88 	bl	8005d58 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	f103 021c 	add.w	r2, r3, #28
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	68db      	ldr	r3, [r3, #12]
 8007252:	4619      	mov	r1, r3
 8007254:	4610      	mov	r0, r2
 8007256:	f7fd fdd7 	bl	8004e08 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	3316      	adds	r3, #22
 800725e:	6939      	ldr	r1, [r7, #16]
 8007260:	4618      	mov	r0, r3
 8007262:	f7fd fdd1 	bl	8004e08 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	3312      	adds	r3, #18
 800726a:	2100      	movs	r1, #0
 800726c:	4618      	mov	r0, r3
 800726e:	f7fd fdb0 	bl	8004dd2 <st_word>
					fs->wflag = 1;
 8007272:	68bb      	ldr	r3, [r7, #8]
 8007274:	2201      	movs	r2, #1
 8007276:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8007278:	68bb      	ldr	r3, [r7, #8]
 800727a:	4618      	mov	r0, r3
 800727c:	f7fe f87c 	bl	8005378 <sync_fs>
 8007280:	4603      	mov	r3, r0
 8007282:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	7d1b      	ldrb	r3, [r3, #20]
 8007288:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800728c:	b2da      	uxtb	r2, r3
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8007292:	68bb      	ldr	r3, [r7, #8]
 8007294:	7dfa      	ldrb	r2, [r7, #23]
 8007296:	4611      	mov	r1, r2
 8007298:	4618      	mov	r0, r3
 800729a:	f7fd fe74 	bl	8004f86 <unlock_fs>
 800729e:	7dfb      	ldrb	r3, [r7, #23]
}
 80072a0:	4618      	mov	r0, r3
 80072a2:	3718      	adds	r7, #24
 80072a4:	46bd      	mov	sp, r7
 80072a6:	bd80      	pop	{r7, pc}

080072a8 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b084      	sub	sp, #16
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80072b0:	6878      	ldr	r0, [r7, #4]
 80072b2:	f7ff ff70 	bl	8007196 <f_sync>
 80072b6:	4603      	mov	r3, r0
 80072b8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80072ba:	7bfb      	ldrb	r3, [r7, #15]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d11d      	bne.n	80072fc <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	f107 0208 	add.w	r2, r7, #8
 80072c6:	4611      	mov	r1, r2
 80072c8:	4618      	mov	r0, r3
 80072ca:	f7ff f9e1 	bl	8006690 <validate>
 80072ce:	4603      	mov	r3, r0
 80072d0:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80072d2:	7bfb      	ldrb	r3, [r7, #15]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d111      	bne.n	80072fc <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	691b      	ldr	r3, [r3, #16]
 80072dc:	4618      	mov	r0, r3
 80072de:	f7fd ff79 	bl	80051d4 <dec_lock>
 80072e2:	4603      	mov	r3, r0
 80072e4:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80072e6:	7bfb      	ldrb	r3, [r7, #15]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d102      	bne.n	80072f2 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2200      	movs	r2, #0
 80072f0:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	2100      	movs	r1, #0
 80072f6:	4618      	mov	r0, r3
 80072f8:	f7fd fe45 	bl	8004f86 <unlock_fs>
#endif
		}
	}
	return res;
 80072fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80072fe:	4618      	mov	r0, r3
 8007300:	3710      	adds	r7, #16
 8007302:	46bd      	mov	sp, r7
 8007304:	bd80      	pop	{r7, pc}

08007306 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 8007306:	b580      	push	{r7, lr}
 8007308:	b088      	sub	sp, #32
 800730a:	af00      	add	r7, sp, #0
 800730c:	60f8      	str	r0, [r7, #12]
 800730e:	60b9      	str	r1, [r7, #8]
 8007310:	607a      	str	r2, [r7, #4]
	int n = 0;
 8007312:	2300      	movs	r3, #0
 8007314:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 800731a:	e017      	b.n	800734c <f_gets+0x46>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 800731c:	f107 0310 	add.w	r3, r7, #16
 8007320:	f107 0114 	add.w	r1, r7, #20
 8007324:	2201      	movs	r2, #1
 8007326:	6878      	ldr	r0, [r7, #4]
 8007328:	f7ff fc23 	bl	8006b72 <f_read>
		if (rc != 1) break;
 800732c:	693b      	ldr	r3, [r7, #16]
 800732e:	2b01      	cmp	r3, #1
 8007330:	d112      	bne.n	8007358 <f_gets+0x52>
		c = s[0];
 8007332:	7d3b      	ldrb	r3, [r7, #20]
 8007334:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
		*p++ = c;
 8007336:	69bb      	ldr	r3, [r7, #24]
 8007338:	1c5a      	adds	r2, r3, #1
 800733a:	61ba      	str	r2, [r7, #24]
 800733c:	7dfa      	ldrb	r2, [r7, #23]
 800733e:	701a      	strb	r2, [r3, #0]
		n++;
 8007340:	69fb      	ldr	r3, [r7, #28]
 8007342:	3301      	adds	r3, #1
 8007344:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 8007346:	7dfb      	ldrb	r3, [r7, #23]
 8007348:	2b0a      	cmp	r3, #10
 800734a:	d007      	beq.n	800735c <f_gets+0x56>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 800734c:	68bb      	ldr	r3, [r7, #8]
 800734e:	3b01      	subs	r3, #1
 8007350:	69fa      	ldr	r2, [r7, #28]
 8007352:	429a      	cmp	r2, r3
 8007354:	dbe2      	blt.n	800731c <f_gets+0x16>
 8007356:	e002      	b.n	800735e <f_gets+0x58>
		if (rc != 1) break;
 8007358:	bf00      	nop
 800735a:	e000      	b.n	800735e <f_gets+0x58>
		if (c == '\n') break;		/* Break on EOL */
 800735c:	bf00      	nop
	}
	*p = 0;
 800735e:	69bb      	ldr	r3, [r7, #24]
 8007360:	2200      	movs	r2, #0
 8007362:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 8007364:	69fb      	ldr	r3, [r7, #28]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d001      	beq.n	800736e <f_gets+0x68>
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	e000      	b.n	8007370 <f_gets+0x6a>
 800736e:	2300      	movs	r3, #0
}
 8007370:	4618      	mov	r0, r3
 8007372:	3720      	adds	r7, #32
 8007374:	46bd      	mov	sp, r7
 8007376:	bd80      	pop	{r7, pc}

08007378 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b084      	sub	sp, #16
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
 8007380:	460b      	mov	r3, r1
 8007382:	70fb      	strb	r3, [r7, #3]

	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
		putc_bfd(pb, '\r');
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	685b      	ldr	r3, [r3, #4]
 8007388:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	2b00      	cmp	r3, #0
 800738e:	db25      	blt.n	80073dc <putc_bfd+0x64>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	1c5a      	adds	r2, r3, #1
 8007394:	60fa      	str	r2, [r7, #12]
 8007396:	687a      	ldr	r2, [r7, #4]
 8007398:	4413      	add	r3, r2
 800739a:	78fa      	ldrb	r2, [r7, #3]
 800739c:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	2b3c      	cmp	r3, #60	; 0x3c
 80073a2:	dd12      	ble.n	80073ca <putc_bfd+0x52>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	6818      	ldr	r0, [r3, #0]
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	f103 010c 	add.w	r1, r3, #12
 80073ae:	68fa      	ldr	r2, [r7, #12]
 80073b0:	f107 0308 	add.w	r3, r7, #8
 80073b4:	f7ff fd4b 	bl	8006e4e <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 80073b8:	68ba      	ldr	r2, [r7, #8]
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	429a      	cmp	r2, r3
 80073be:	d101      	bne.n	80073c4 <putc_bfd+0x4c>
 80073c0:	2300      	movs	r3, #0
 80073c2:	e001      	b.n	80073c8 <putc_bfd+0x50>
 80073c4:	f04f 33ff 	mov.w	r3, #4294967295
 80073c8:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	68fa      	ldr	r2, [r7, #12]
 80073ce:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	689b      	ldr	r3, [r3, #8]
 80073d4:	1c5a      	adds	r2, r3, #1
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	609a      	str	r2, [r3, #8]
 80073da:	e000      	b.n	80073de <putc_bfd+0x66>
	if (i < 0) return;
 80073dc:	bf00      	nop
}
 80073de:	3710      	adds	r7, #16
 80073e0:	46bd      	mov	sp, r7
 80073e2:	bd80      	pop	{r7, pc}

080073e4 <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b084      	sub	sp, #16
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	685b      	ldr	r3, [r3, #4]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	db17      	blt.n	8007424 <putc_flush+0x40>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	6818      	ldr	r0, [r3, #0]
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	f103 010c 	add.w	r1, r3, #12
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	461a      	mov	r2, r3
 8007404:	f107 030c 	add.w	r3, r7, #12
 8007408:	f7ff fd21 	bl	8006e4e <f_write>
 800740c:	4603      	mov	r3, r0
 800740e:	2b00      	cmp	r3, #0
 8007410:	d108      	bne.n	8007424 <putc_flush+0x40>
		&& (UINT)pb->idx == nw) return pb->nchr;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	685b      	ldr	r3, [r3, #4]
 8007416:	461a      	mov	r2, r3
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	429a      	cmp	r2, r3
 800741c:	d102      	bne.n	8007424 <putc_flush+0x40>
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	689b      	ldr	r3, [r3, #8]
 8007422:	e001      	b.n	8007428 <putc_flush+0x44>
	return EOF;
 8007424:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007428:	4618      	mov	r0, r3
 800742a:	3710      	adds	r7, #16
 800742c:	46bd      	mov	sp, r7
 800742e:	bd80      	pop	{r7, pc}

08007430 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 8007430:	b480      	push	{r7}
 8007432:	b083      	sub	sp, #12
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
 8007438:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	683a      	ldr	r2, [r7, #0]
 800743e:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2200      	movs	r2, #0
 8007444:	605a      	str	r2, [r3, #4]
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	685a      	ldr	r2, [r3, #4]
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	609a      	str	r2, [r3, #8]
}
 800744e:	bf00      	nop
 8007450:	370c      	adds	r7, #12
 8007452:	46bd      	mov	sp, r7
 8007454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007458:	4770      	bx	lr

0800745a <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 800745a:	b580      	push	{r7, lr}
 800745c:	b096      	sub	sp, #88	; 0x58
 800745e:	af00      	add	r7, sp, #0
 8007460:	6078      	str	r0, [r7, #4]
 8007462:	6039      	str	r1, [r7, #0]
	putbuff pb;


	putc_init(&pb, fp);
 8007464:	f107 030c 	add.w	r3, r7, #12
 8007468:	6839      	ldr	r1, [r7, #0]
 800746a:	4618      	mov	r0, r3
 800746c:	f7ff ffe0 	bl	8007430 <putc_init>
	while (*str) putc_bfd(&pb, *str++);		/* Put the string */
 8007470:	e009      	b.n	8007486 <f_puts+0x2c>
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	1c5a      	adds	r2, r3, #1
 8007476:	607a      	str	r2, [r7, #4]
 8007478:	781a      	ldrb	r2, [r3, #0]
 800747a:	f107 030c 	add.w	r3, r7, #12
 800747e:	4611      	mov	r1, r2
 8007480:	4618      	mov	r0, r3
 8007482:	f7ff ff79 	bl	8007378 <putc_bfd>
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	781b      	ldrb	r3, [r3, #0]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d1f1      	bne.n	8007472 <f_puts+0x18>
	return putc_flush(&pb);
 800748e:	f107 030c 	add.w	r3, r7, #12
 8007492:	4618      	mov	r0, r3
 8007494:	f7ff ffa6 	bl	80073e4 <putc_flush>
 8007498:	4603      	mov	r3, r0
}
 800749a:	4618      	mov	r0, r3
 800749c:	3758      	adds	r7, #88	; 0x58
 800749e:	46bd      	mov	sp, r7
 80074a0:	bd80      	pop	{r7, pc}
	...

080074a4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80074a4:	b480      	push	{r7}
 80074a6:	b087      	sub	sp, #28
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	60f8      	str	r0, [r7, #12]
 80074ac:	60b9      	str	r1, [r7, #8]
 80074ae:	4613      	mov	r3, r2
 80074b0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80074b2:	2301      	movs	r3, #1
 80074b4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80074b6:	2300      	movs	r3, #0
 80074b8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80074ba:	4b1f      	ldr	r3, [pc, #124]	; (8007538 <FATFS_LinkDriverEx+0x94>)
 80074bc:	7a5b      	ldrb	r3, [r3, #9]
 80074be:	b2db      	uxtb	r3, r3
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d131      	bne.n	8007528 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80074c4:	4b1c      	ldr	r3, [pc, #112]	; (8007538 <FATFS_LinkDriverEx+0x94>)
 80074c6:	7a5b      	ldrb	r3, [r3, #9]
 80074c8:	b2db      	uxtb	r3, r3
 80074ca:	461a      	mov	r2, r3
 80074cc:	4b1a      	ldr	r3, [pc, #104]	; (8007538 <FATFS_LinkDriverEx+0x94>)
 80074ce:	2100      	movs	r1, #0
 80074d0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80074d2:	4b19      	ldr	r3, [pc, #100]	; (8007538 <FATFS_LinkDriverEx+0x94>)
 80074d4:	7a5b      	ldrb	r3, [r3, #9]
 80074d6:	b2db      	uxtb	r3, r3
 80074d8:	4a17      	ldr	r2, [pc, #92]	; (8007538 <FATFS_LinkDriverEx+0x94>)
 80074da:	009b      	lsls	r3, r3, #2
 80074dc:	4413      	add	r3, r2
 80074de:	68fa      	ldr	r2, [r7, #12]
 80074e0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80074e2:	4b15      	ldr	r3, [pc, #84]	; (8007538 <FATFS_LinkDriverEx+0x94>)
 80074e4:	7a5b      	ldrb	r3, [r3, #9]
 80074e6:	b2db      	uxtb	r3, r3
 80074e8:	461a      	mov	r2, r3
 80074ea:	4b13      	ldr	r3, [pc, #76]	; (8007538 <FATFS_LinkDriverEx+0x94>)
 80074ec:	4413      	add	r3, r2
 80074ee:	79fa      	ldrb	r2, [r7, #7]
 80074f0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80074f2:	4b11      	ldr	r3, [pc, #68]	; (8007538 <FATFS_LinkDriverEx+0x94>)
 80074f4:	7a5b      	ldrb	r3, [r3, #9]
 80074f6:	b2db      	uxtb	r3, r3
 80074f8:	1c5a      	adds	r2, r3, #1
 80074fa:	b2d1      	uxtb	r1, r2
 80074fc:	4a0e      	ldr	r2, [pc, #56]	; (8007538 <FATFS_LinkDriverEx+0x94>)
 80074fe:	7251      	strb	r1, [r2, #9]
 8007500:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8007502:	7dbb      	ldrb	r3, [r7, #22]
 8007504:	3330      	adds	r3, #48	; 0x30
 8007506:	b2da      	uxtb	r2, r3
 8007508:	68bb      	ldr	r3, [r7, #8]
 800750a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800750c:	68bb      	ldr	r3, [r7, #8]
 800750e:	3301      	adds	r3, #1
 8007510:	223a      	movs	r2, #58	; 0x3a
 8007512:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8007514:	68bb      	ldr	r3, [r7, #8]
 8007516:	3302      	adds	r3, #2
 8007518:	222f      	movs	r2, #47	; 0x2f
 800751a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	3303      	adds	r3, #3
 8007520:	2200      	movs	r2, #0
 8007522:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8007524:	2300      	movs	r3, #0
 8007526:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8007528:	7dfb      	ldrb	r3, [r7, #23]
}
 800752a:	4618      	mov	r0, r3
 800752c:	371c      	adds	r7, #28
 800752e:	46bd      	mov	sp, r7
 8007530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007534:	4770      	bx	lr
 8007536:	bf00      	nop
 8007538:	20000538 	.word	0x20000538

0800753c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800753c:	b580      	push	{r7, lr}
 800753e:	b082      	sub	sp, #8
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
 8007544:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8007546:	2200      	movs	r2, #0
 8007548:	6839      	ldr	r1, [r7, #0]
 800754a:	6878      	ldr	r0, [r7, #4]
 800754c:	f7ff ffaa 	bl	80074a4 <FATFS_LinkDriverEx>
 8007550:	4603      	mov	r3, r0
}
 8007552:	4618      	mov	r0, r3
 8007554:	3708      	adds	r7, #8
 8007556:	46bd      	mov	sp, r7
 8007558:	bd80      	pop	{r7, pc}

0800755a <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 800755a:	b580      	push	{r7, lr}
 800755c:	b086      	sub	sp, #24
 800755e:	af00      	add	r7, sp, #0
 8007560:	4603      	mov	r3, r0
 8007562:	6039      	str	r1, [r7, #0]
 8007564:	71fb      	strb	r3, [r7, #7]
#endif

#else

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
 8007566:	2300      	movs	r3, #0
 8007568:	60fb      	str	r3, [r7, #12]
 800756a:	2300      	movs	r3, #0
 800756c:	613b      	str	r3, [r7, #16]
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
 800756e:	f107 030c 	add.w	r3, r7, #12
 8007572:	2101      	movs	r1, #1
 8007574:	4618      	mov	r0, r3
 8007576:	f000 f8b9 	bl	80076ec <osSemaphoreCreate>
 800757a:	4602      	mov	r2, r0
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	601a      	str	r2, [r3, #0]
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
#endif

#endif
    ret = (*sobj != NULL);
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	2b00      	cmp	r3, #0
 8007586:	bf14      	ite	ne
 8007588:	2301      	movne	r3, #1
 800758a:	2300      	moveq	r3, #0
 800758c:	b2db      	uxtb	r3, r3
 800758e:	617b      	str	r3, [r7, #20]

    return ret;
 8007590:	697b      	ldr	r3, [r7, #20]
}
 8007592:	4618      	mov	r0, r3
 8007594:	3718      	adds	r7, #24
 8007596:	46bd      	mov	sp, r7
 8007598:	bd80      	pop	{r7, pc}

0800759a <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 800759a:	b580      	push	{r7, lr}
 800759c:	b082      	sub	sp, #8
 800759e:	af00      	add	r7, sp, #0
 80075a0:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 80075a2:	6878      	ldr	r0, [r7, #4]
 80075a4:	f000 f95a 	bl	800785c <osSemaphoreDelete>
#endif
    return 1;
 80075a8:	2301      	movs	r3, #1
}
 80075aa:	4618      	mov	r0, r3
 80075ac:	3708      	adds	r7, #8
 80075ae:	46bd      	mov	sp, r7
 80075b0:	bd80      	pop	{r7, pc}

080075b2 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 80075b2:	b580      	push	{r7, lr}
 80075b4:	b084      	sub	sp, #16
 80075b6:	af00      	add	r7, sp, #0
 80075b8:	6078      	str	r0, [r7, #4]
  int ret = 0;
 80075ba:	2300      	movs	r3, #0
 80075bc:	60fb      	str	r3, [r7, #12]
#if (osCMSIS < 0x20000U)

#if _USE_MUTEX
  if(osMutexWait(sobj, _FS_TIMEOUT) == osOK)
#else
  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 80075be:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80075c2:	6878      	ldr	r0, [r7, #4]
 80075c4:	f000 f8c6 	bl	8007754 <osSemaphoreWait>
 80075c8:	4603      	mov	r3, r0
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d101      	bne.n	80075d2 <ff_req_grant+0x20>
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
#endif

#endif
  {
    ret = 1;
 80075ce:	2301      	movs	r3, #1
 80075d0:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80075d2:	68fb      	ldr	r3, [r7, #12]
}
 80075d4:	4618      	mov	r0, r3
 80075d6:	3710      	adds	r7, #16
 80075d8:	46bd      	mov	sp, r7
 80075da:	bd80      	pop	{r7, pc}

080075dc <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b082      	sub	sp, #8
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 80075e4:	6878      	ldr	r0, [r7, #4]
 80075e6:	f000 f903 	bl	80077f0 <osSemaphoreRelease>
#endif
}
 80075ea:	bf00      	nop
 80075ec:	3708      	adds	r7, #8
 80075ee:	46bd      	mov	sp, r7
 80075f0:	bd80      	pop	{r7, pc}

080075f2 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80075f2:	b480      	push	{r7}
 80075f4:	b085      	sub	sp, #20
 80075f6:	af00      	add	r7, sp, #0
 80075f8:	4603      	mov	r3, r0
 80075fa:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80075fc:	2300      	movs	r3, #0
 80075fe:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8007600:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007604:	2b84      	cmp	r3, #132	; 0x84
 8007606:	d005      	beq.n	8007614 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8007608:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	4413      	add	r3, r2
 8007610:	3303      	adds	r3, #3
 8007612:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8007614:	68fb      	ldr	r3, [r7, #12]
}
 8007616:	4618      	mov	r0, r3
 8007618:	3714      	adds	r7, #20
 800761a:	46bd      	mov	sp, r7
 800761c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007620:	4770      	bx	lr

08007622 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8007622:	b480      	push	{r7}
 8007624:	b083      	sub	sp, #12
 8007626:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007628:	f3ef 8305 	mrs	r3, IPSR
 800762c:	607b      	str	r3, [r7, #4]
  return(result);
 800762e:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8007630:	2b00      	cmp	r3, #0
 8007632:	bf14      	ite	ne
 8007634:	2301      	movne	r3, #1
 8007636:	2300      	moveq	r3, #0
 8007638:	b2db      	uxtb	r3, r3
}
 800763a:	4618      	mov	r0, r3
 800763c:	370c      	adds	r7, #12
 800763e:	46bd      	mov	sp, r7
 8007640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007644:	4770      	bx	lr

08007646 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8007646:	b580      	push	{r7, lr}
 8007648:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800764a:	f001 f939 	bl	80088c0 <vTaskStartScheduler>
  
  return osOK;
 800764e:	2300      	movs	r3, #0
}
 8007650:	4618      	mov	r0, r3
 8007652:	bd80      	pop	{r7, pc}

08007654 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8007654:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007656:	b089      	sub	sp, #36	; 0x24
 8007658:	af04      	add	r7, sp, #16
 800765a:	6078      	str	r0, [r7, #4]
 800765c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	695b      	ldr	r3, [r3, #20]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d020      	beq.n	80076a8 <osThreadCreate+0x54>
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	699b      	ldr	r3, [r3, #24]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d01c      	beq.n	80076a8 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	685c      	ldr	r4, [r3, #4]
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681d      	ldr	r5, [r3, #0]
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	691e      	ldr	r6, [r3, #16]
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8007680:	4618      	mov	r0, r3
 8007682:	f7ff ffb6 	bl	80075f2 <makeFreeRtosPriority>
 8007686:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	695b      	ldr	r3, [r3, #20]
 800768c:	687a      	ldr	r2, [r7, #4]
 800768e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007690:	9202      	str	r2, [sp, #8]
 8007692:	9301      	str	r3, [sp, #4]
 8007694:	9100      	str	r1, [sp, #0]
 8007696:	683b      	ldr	r3, [r7, #0]
 8007698:	4632      	mov	r2, r6
 800769a:	4629      	mov	r1, r5
 800769c:	4620      	mov	r0, r4
 800769e:	f000 ff7f 	bl	80085a0 <xTaskCreateStatic>
 80076a2:	4603      	mov	r3, r0
 80076a4:	60fb      	str	r3, [r7, #12]
 80076a6:	e01c      	b.n	80076e2 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	685c      	ldr	r4, [r3, #4]
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80076b4:	b29e      	uxth	r6, r3
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80076bc:	4618      	mov	r0, r3
 80076be:	f7ff ff98 	bl	80075f2 <makeFreeRtosPriority>
 80076c2:	4602      	mov	r2, r0
 80076c4:	f107 030c 	add.w	r3, r7, #12
 80076c8:	9301      	str	r3, [sp, #4]
 80076ca:	9200      	str	r2, [sp, #0]
 80076cc:	683b      	ldr	r3, [r7, #0]
 80076ce:	4632      	mov	r2, r6
 80076d0:	4629      	mov	r1, r5
 80076d2:	4620      	mov	r0, r4
 80076d4:	f000 ffbe 	bl	8008654 <xTaskCreate>
 80076d8:	4603      	mov	r3, r0
 80076da:	2b01      	cmp	r3, #1
 80076dc:	d001      	beq.n	80076e2 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80076de:	2300      	movs	r3, #0
 80076e0:	e000      	b.n	80076e4 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80076e2:	68fb      	ldr	r3, [r7, #12]
}
 80076e4:	4618      	mov	r0, r3
 80076e6:	3714      	adds	r7, #20
 80076e8:	46bd      	mov	sp, r7
 80076ea:	bdf0      	pop	{r4, r5, r6, r7, pc}

080076ec <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b086      	sub	sp, #24
 80076f0:	af02      	add	r7, sp, #8
 80076f2:	6078      	str	r0, [r7, #4]
 80076f4:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	685b      	ldr	r3, [r3, #4]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d010      	beq.n	8007720 <osSemaphoreCreate+0x34>
    if (count == 1) {
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	2b01      	cmp	r3, #1
 8007702:	d10b      	bne.n	800771c <osSemaphoreCreate+0x30>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	685a      	ldr	r2, [r3, #4]
 8007708:	2303      	movs	r3, #3
 800770a:	9300      	str	r3, [sp, #0]
 800770c:	4613      	mov	r3, r2
 800770e:	2200      	movs	r2, #0
 8007710:	2100      	movs	r1, #0
 8007712:	2001      	movs	r0, #1
 8007714:	f000 f9fa 	bl	8007b0c <xQueueGenericCreateStatic>
 8007718:	4603      	mov	r3, r0
 800771a:	e016      	b.n	800774a <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800771c:	2300      	movs	r3, #0
 800771e:	e014      	b.n	800774a <osSemaphoreCreate+0x5e>
#endif
    }
  }
  else {
    if (count == 1) {
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	2b01      	cmp	r3, #1
 8007724:	d110      	bne.n	8007748 <osSemaphoreCreate+0x5c>
      vSemaphoreCreateBinary(sema);
 8007726:	2203      	movs	r2, #3
 8007728:	2100      	movs	r1, #0
 800772a:	2001      	movs	r0, #1
 800772c:	f000 fa61 	bl	8007bf2 <xQueueGenericCreate>
 8007730:	60f8      	str	r0, [r7, #12]
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	2b00      	cmp	r3, #0
 8007736:	d005      	beq.n	8007744 <osSemaphoreCreate+0x58>
 8007738:	2300      	movs	r3, #0
 800773a:	2200      	movs	r2, #0
 800773c:	2100      	movs	r1, #0
 800773e:	68f8      	ldr	r0, [r7, #12]
 8007740:	f000 fab0 	bl	8007ca4 <xQueueGenericSend>
      return sema;
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	e000      	b.n	800774a <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8007748:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800774a:	4618      	mov	r0, r3
 800774c:	3710      	adds	r7, #16
 800774e:	46bd      	mov	sp, r7
 8007750:	bd80      	pop	{r7, pc}
	...

08007754 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8007754:	b580      	push	{r7, lr}
 8007756:	b084      	sub	sp, #16
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
 800775c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800775e:	2300      	movs	r3, #0
 8007760:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d101      	bne.n	800776c <osSemaphoreWait+0x18>
    return osErrorParameter;
 8007768:	2380      	movs	r3, #128	; 0x80
 800776a:	e03a      	b.n	80077e2 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800776c:	2300      	movs	r3, #0
 800776e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007776:	d103      	bne.n	8007780 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8007778:	f04f 33ff 	mov.w	r3, #4294967295
 800777c:	60fb      	str	r3, [r7, #12]
 800777e:	e009      	b.n	8007794 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8007780:	683b      	ldr	r3, [r7, #0]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d006      	beq.n	8007794 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d101      	bne.n	8007794 <osSemaphoreWait+0x40>
      ticks = 1;
 8007790:	2301      	movs	r3, #1
 8007792:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8007794:	f7ff ff45 	bl	8007622 <inHandlerMode>
 8007798:	4603      	mov	r3, r0
 800779a:	2b00      	cmp	r3, #0
 800779c:	d017      	beq.n	80077ce <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800779e:	f107 0308 	add.w	r3, r7, #8
 80077a2:	461a      	mov	r2, r3
 80077a4:	2100      	movs	r1, #0
 80077a6:	6878      	ldr	r0, [r7, #4]
 80077a8:	f000 fd08 	bl	80081bc <xQueueReceiveFromISR>
 80077ac:	4603      	mov	r3, r0
 80077ae:	2b01      	cmp	r3, #1
 80077b0:	d001      	beq.n	80077b6 <osSemaphoreWait+0x62>
      return osErrorOS;
 80077b2:	23ff      	movs	r3, #255	; 0xff
 80077b4:	e015      	b.n	80077e2 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 80077b6:	68bb      	ldr	r3, [r7, #8]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d011      	beq.n	80077e0 <osSemaphoreWait+0x8c>
 80077bc:	4b0b      	ldr	r3, [pc, #44]	; (80077ec <osSemaphoreWait+0x98>)
 80077be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80077c2:	601a      	str	r2, [r3, #0]
 80077c4:	f3bf 8f4f 	dsb	sy
 80077c8:	f3bf 8f6f 	isb	sy
 80077cc:	e008      	b.n	80077e0 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 80077ce:	68f9      	ldr	r1, [r7, #12]
 80077d0:	6878      	ldr	r0, [r7, #4]
 80077d2:	f000 fbeb 	bl	8007fac <xQueueSemaphoreTake>
 80077d6:	4603      	mov	r3, r0
 80077d8:	2b01      	cmp	r3, #1
 80077da:	d001      	beq.n	80077e0 <osSemaphoreWait+0x8c>
    return osErrorOS;
 80077dc:	23ff      	movs	r3, #255	; 0xff
 80077de:	e000      	b.n	80077e2 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 80077e0:	2300      	movs	r3, #0
}
 80077e2:	4618      	mov	r0, r3
 80077e4:	3710      	adds	r7, #16
 80077e6:	46bd      	mov	sp, r7
 80077e8:	bd80      	pop	{r7, pc}
 80077ea:	bf00      	nop
 80077ec:	e000ed04 	.word	0xe000ed04

080077f0 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b084      	sub	sp, #16
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 80077f8:	2300      	movs	r3, #0
 80077fa:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 80077fc:	2300      	movs	r3, #0
 80077fe:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8007800:	f7ff ff0f 	bl	8007622 <inHandlerMode>
 8007804:	4603      	mov	r3, r0
 8007806:	2b00      	cmp	r3, #0
 8007808:	d016      	beq.n	8007838 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800780a:	f107 0308 	add.w	r3, r7, #8
 800780e:	4619      	mov	r1, r3
 8007810:	6878      	ldr	r0, [r7, #4]
 8007812:	f000 fb41 	bl	8007e98 <xQueueGiveFromISR>
 8007816:	4603      	mov	r3, r0
 8007818:	2b01      	cmp	r3, #1
 800781a:	d001      	beq.n	8007820 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800781c:	23ff      	movs	r3, #255	; 0xff
 800781e:	e017      	b.n	8007850 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8007820:	68bb      	ldr	r3, [r7, #8]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d013      	beq.n	800784e <osSemaphoreRelease+0x5e>
 8007826:	4b0c      	ldr	r3, [pc, #48]	; (8007858 <osSemaphoreRelease+0x68>)
 8007828:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800782c:	601a      	str	r2, [r3, #0]
 800782e:	f3bf 8f4f 	dsb	sy
 8007832:	f3bf 8f6f 	isb	sy
 8007836:	e00a      	b.n	800784e <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8007838:	2300      	movs	r3, #0
 800783a:	2200      	movs	r2, #0
 800783c:	2100      	movs	r1, #0
 800783e:	6878      	ldr	r0, [r7, #4]
 8007840:	f000 fa30 	bl	8007ca4 <xQueueGenericSend>
 8007844:	4603      	mov	r3, r0
 8007846:	2b01      	cmp	r3, #1
 8007848:	d001      	beq.n	800784e <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800784a:	23ff      	movs	r3, #255	; 0xff
 800784c:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800784e:	68fb      	ldr	r3, [r7, #12]
}
 8007850:	4618      	mov	r0, r3
 8007852:	3710      	adds	r7, #16
 8007854:	46bd      	mov	sp, r7
 8007856:	bd80      	pop	{r7, pc}
 8007858:	e000ed04 	.word	0xe000ed04

0800785c <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 800785c:	b580      	push	{r7, lr}
 800785e:	b082      	sub	sp, #8
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8007864:	f7ff fedd 	bl	8007622 <inHandlerMode>
 8007868:	4603      	mov	r3, r0
 800786a:	2b00      	cmp	r3, #0
 800786c:	d001      	beq.n	8007872 <osSemaphoreDelete+0x16>
    return osErrorISR;
 800786e:	2382      	movs	r3, #130	; 0x82
 8007870:	e003      	b.n	800787a <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 8007872:	6878      	ldr	r0, [r7, #4]
 8007874:	f000 fd1f 	bl	80082b6 <vQueueDelete>

  return osOK; 
 8007878:	2300      	movs	r3, #0
}
 800787a:	4618      	mov	r0, r3
 800787c:	3708      	adds	r7, #8
 800787e:	46bd      	mov	sp, r7
 8007880:	bd80      	pop	{r7, pc}

08007882 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8007882:	b590      	push	{r4, r7, lr}
 8007884:	b085      	sub	sp, #20
 8007886:	af02      	add	r7, sp, #8
 8007888:	6078      	str	r0, [r7, #4]
 800788a:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	689b      	ldr	r3, [r3, #8]
 8007890:	2b00      	cmp	r3, #0
 8007892:	d012      	beq.n	80078ba <osMessageCreate+0x38>
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	68db      	ldr	r3, [r3, #12]
 8007898:	2b00      	cmp	r3, #0
 800789a:	d00e      	beq.n	80078ba <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	6818      	ldr	r0, [r3, #0]
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	6859      	ldr	r1, [r3, #4]
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	689a      	ldr	r2, [r3, #8]
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	68dc      	ldr	r4, [r3, #12]
 80078ac:	2300      	movs	r3, #0
 80078ae:	9300      	str	r3, [sp, #0]
 80078b0:	4623      	mov	r3, r4
 80078b2:	f000 f92b 	bl	8007b0c <xQueueGenericCreateStatic>
 80078b6:	4603      	mov	r3, r0
 80078b8:	e008      	b.n	80078cc <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6818      	ldr	r0, [r3, #0]
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	685b      	ldr	r3, [r3, #4]
 80078c2:	2200      	movs	r2, #0
 80078c4:	4619      	mov	r1, r3
 80078c6:	f000 f994 	bl	8007bf2 <xQueueGenericCreate>
 80078ca:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 80078cc:	4618      	mov	r0, r3
 80078ce:	370c      	adds	r7, #12
 80078d0:	46bd      	mov	sp, r7
 80078d2:	bd90      	pop	{r4, r7, pc}

080078d4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80078d4:	b480      	push	{r7}
 80078d6:	b083      	sub	sp, #12
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	f103 0208 	add.w	r2, r3, #8
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	f04f 32ff 	mov.w	r2, #4294967295
 80078ec:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	f103 0208 	add.w	r2, r3, #8
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	f103 0208 	add.w	r2, r3, #8
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2200      	movs	r2, #0
 8007906:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007908:	bf00      	nop
 800790a:	370c      	adds	r7, #12
 800790c:	46bd      	mov	sp, r7
 800790e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007912:	4770      	bx	lr

08007914 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007914:	b480      	push	{r7}
 8007916:	b083      	sub	sp, #12
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2200      	movs	r2, #0
 8007920:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007922:	bf00      	nop
 8007924:	370c      	adds	r7, #12
 8007926:	46bd      	mov	sp, r7
 8007928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792c:	4770      	bx	lr

0800792e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800792e:	b480      	push	{r7}
 8007930:	b085      	sub	sp, #20
 8007932:	af00      	add	r7, sp, #0
 8007934:	6078      	str	r0, [r7, #4]
 8007936:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	685b      	ldr	r3, [r3, #4]
 800793c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800793e:	683b      	ldr	r3, [r7, #0]
 8007940:	68fa      	ldr	r2, [r7, #12]
 8007942:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	689a      	ldr	r2, [r3, #8]
 8007948:	683b      	ldr	r3, [r7, #0]
 800794a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	689b      	ldr	r3, [r3, #8]
 8007950:	683a      	ldr	r2, [r7, #0]
 8007952:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	683a      	ldr	r2, [r7, #0]
 8007958:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	687a      	ldr	r2, [r7, #4]
 800795e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	1c5a      	adds	r2, r3, #1
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	601a      	str	r2, [r3, #0]
}
 800796a:	bf00      	nop
 800796c:	3714      	adds	r7, #20
 800796e:	46bd      	mov	sp, r7
 8007970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007974:	4770      	bx	lr

08007976 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007976:	b480      	push	{r7}
 8007978:	b085      	sub	sp, #20
 800797a:	af00      	add	r7, sp, #0
 800797c:	6078      	str	r0, [r7, #4]
 800797e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007980:	683b      	ldr	r3, [r7, #0]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007986:	68bb      	ldr	r3, [r7, #8]
 8007988:	f1b3 3fff 	cmp.w	r3, #4294967295
 800798c:	d103      	bne.n	8007996 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	691b      	ldr	r3, [r3, #16]
 8007992:	60fb      	str	r3, [r7, #12]
 8007994:	e00c      	b.n	80079b0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	3308      	adds	r3, #8
 800799a:	60fb      	str	r3, [r7, #12]
 800799c:	e002      	b.n	80079a4 <vListInsert+0x2e>
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	685b      	ldr	r3, [r3, #4]
 80079a2:	60fb      	str	r3, [r7, #12]
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	685b      	ldr	r3, [r3, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	68ba      	ldr	r2, [r7, #8]
 80079ac:	429a      	cmp	r2, r3
 80079ae:	d2f6      	bcs.n	800799e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	685a      	ldr	r2, [r3, #4]
 80079b4:	683b      	ldr	r3, [r7, #0]
 80079b6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	685b      	ldr	r3, [r3, #4]
 80079bc:	683a      	ldr	r2, [r7, #0]
 80079be:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	68fa      	ldr	r2, [r7, #12]
 80079c4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	683a      	ldr	r2, [r7, #0]
 80079ca:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	687a      	ldr	r2, [r7, #4]
 80079d0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	1c5a      	adds	r2, r3, #1
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	601a      	str	r2, [r3, #0]
}
 80079dc:	bf00      	nop
 80079de:	3714      	adds	r7, #20
 80079e0:	46bd      	mov	sp, r7
 80079e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e6:	4770      	bx	lr

080079e8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80079e8:	b480      	push	{r7}
 80079ea:	b085      	sub	sp, #20
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	691b      	ldr	r3, [r3, #16]
 80079f4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	685b      	ldr	r3, [r3, #4]
 80079fa:	687a      	ldr	r2, [r7, #4]
 80079fc:	6892      	ldr	r2, [r2, #8]
 80079fe:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	689b      	ldr	r3, [r3, #8]
 8007a04:	687a      	ldr	r2, [r7, #4]
 8007a06:	6852      	ldr	r2, [r2, #4]
 8007a08:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	685b      	ldr	r3, [r3, #4]
 8007a0e:	687a      	ldr	r2, [r7, #4]
 8007a10:	429a      	cmp	r2, r3
 8007a12:	d103      	bne.n	8007a1c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	689a      	ldr	r2, [r3, #8]
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2200      	movs	r2, #0
 8007a20:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	1e5a      	subs	r2, r3, #1
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	681b      	ldr	r3, [r3, #0]
}
 8007a30:	4618      	mov	r0, r3
 8007a32:	3714      	adds	r7, #20
 8007a34:	46bd      	mov	sp, r7
 8007a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3a:	4770      	bx	lr

08007a3c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b084      	sub	sp, #16
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
 8007a44:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d109      	bne.n	8007a64 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007a50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a54:	f383 8811 	msr	BASEPRI, r3
 8007a58:	f3bf 8f6f 	isb	sy
 8007a5c:	f3bf 8f4f 	dsb	sy
 8007a60:	60bb      	str	r3, [r7, #8]
 8007a62:	e7fe      	b.n	8007a62 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8007a64:	f001 fe62 	bl	800972c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	681a      	ldr	r2, [r3, #0]
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a70:	68f9      	ldr	r1, [r7, #12]
 8007a72:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007a74:	fb01 f303 	mul.w	r3, r1, r3
 8007a78:	441a      	add	r2, r3
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	2200      	movs	r2, #0
 8007a82:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681a      	ldr	r2, [r3, #0]
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681a      	ldr	r2, [r3, #0]
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a94:	3b01      	subs	r3, #1
 8007a96:	68f9      	ldr	r1, [r7, #12]
 8007a98:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007a9a:	fb01 f303 	mul.w	r3, r1, r3
 8007a9e:	441a      	add	r2, r3
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	22ff      	movs	r2, #255	; 0xff
 8007aa8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	22ff      	movs	r2, #255	; 0xff
 8007ab0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d114      	bne.n	8007ae4 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	691b      	ldr	r3, [r3, #16]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d01a      	beq.n	8007af8 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	3310      	adds	r3, #16
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	f001 f938 	bl	8008d3c <xTaskRemoveFromEventList>
 8007acc:	4603      	mov	r3, r0
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d012      	beq.n	8007af8 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007ad2:	4b0d      	ldr	r3, [pc, #52]	; (8007b08 <xQueueGenericReset+0xcc>)
 8007ad4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ad8:	601a      	str	r2, [r3, #0]
 8007ada:	f3bf 8f4f 	dsb	sy
 8007ade:	f3bf 8f6f 	isb	sy
 8007ae2:	e009      	b.n	8007af8 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	3310      	adds	r3, #16
 8007ae8:	4618      	mov	r0, r3
 8007aea:	f7ff fef3 	bl	80078d4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	3324      	adds	r3, #36	; 0x24
 8007af2:	4618      	mov	r0, r3
 8007af4:	f7ff feee 	bl	80078d4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007af8:	f001 fe46 	bl	8009788 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007afc:	2301      	movs	r3, #1
}
 8007afe:	4618      	mov	r0, r3
 8007b00:	3710      	adds	r7, #16
 8007b02:	46bd      	mov	sp, r7
 8007b04:	bd80      	pop	{r7, pc}
 8007b06:	bf00      	nop
 8007b08:	e000ed04 	.word	0xe000ed04

08007b0c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	b08e      	sub	sp, #56	; 0x38
 8007b10:	af02      	add	r7, sp, #8
 8007b12:	60f8      	str	r0, [r7, #12]
 8007b14:	60b9      	str	r1, [r7, #8]
 8007b16:	607a      	str	r2, [r7, #4]
 8007b18:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d109      	bne.n	8007b34 <xQueueGenericCreateStatic+0x28>
 8007b20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b24:	f383 8811 	msr	BASEPRI, r3
 8007b28:	f3bf 8f6f 	isb	sy
 8007b2c:	f3bf 8f4f 	dsb	sy
 8007b30:	62bb      	str	r3, [r7, #40]	; 0x28
 8007b32:	e7fe      	b.n	8007b32 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d109      	bne.n	8007b4e <xQueueGenericCreateStatic+0x42>
 8007b3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b3e:	f383 8811 	msr	BASEPRI, r3
 8007b42:	f3bf 8f6f 	isb	sy
 8007b46:	f3bf 8f4f 	dsb	sy
 8007b4a:	627b      	str	r3, [r7, #36]	; 0x24
 8007b4c:	e7fe      	b.n	8007b4c <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d002      	beq.n	8007b5a <xQueueGenericCreateStatic+0x4e>
 8007b54:	68bb      	ldr	r3, [r7, #8]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d001      	beq.n	8007b5e <xQueueGenericCreateStatic+0x52>
 8007b5a:	2301      	movs	r3, #1
 8007b5c:	e000      	b.n	8007b60 <xQueueGenericCreateStatic+0x54>
 8007b5e:	2300      	movs	r3, #0
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d109      	bne.n	8007b78 <xQueueGenericCreateStatic+0x6c>
 8007b64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b68:	f383 8811 	msr	BASEPRI, r3
 8007b6c:	f3bf 8f6f 	isb	sy
 8007b70:	f3bf 8f4f 	dsb	sy
 8007b74:	623b      	str	r3, [r7, #32]
 8007b76:	e7fe      	b.n	8007b76 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d102      	bne.n	8007b84 <xQueueGenericCreateStatic+0x78>
 8007b7e:	68bb      	ldr	r3, [r7, #8]
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d101      	bne.n	8007b88 <xQueueGenericCreateStatic+0x7c>
 8007b84:	2301      	movs	r3, #1
 8007b86:	e000      	b.n	8007b8a <xQueueGenericCreateStatic+0x7e>
 8007b88:	2300      	movs	r3, #0
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d109      	bne.n	8007ba2 <xQueueGenericCreateStatic+0x96>
 8007b8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b92:	f383 8811 	msr	BASEPRI, r3
 8007b96:	f3bf 8f6f 	isb	sy
 8007b9a:	f3bf 8f4f 	dsb	sy
 8007b9e:	61fb      	str	r3, [r7, #28]
 8007ba0:	e7fe      	b.n	8007ba0 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007ba2:	2348      	movs	r3, #72	; 0x48
 8007ba4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007ba6:	697b      	ldr	r3, [r7, #20]
 8007ba8:	2b48      	cmp	r3, #72	; 0x48
 8007baa:	d009      	beq.n	8007bc0 <xQueueGenericCreateStatic+0xb4>
 8007bac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bb0:	f383 8811 	msr	BASEPRI, r3
 8007bb4:	f3bf 8f6f 	isb	sy
 8007bb8:	f3bf 8f4f 	dsb	sy
 8007bbc:	61bb      	str	r3, [r7, #24]
 8007bbe:	e7fe      	b.n	8007bbe <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007bc0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007bc2:	683b      	ldr	r3, [r7, #0]
 8007bc4:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007bc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d00d      	beq.n	8007be8 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007bcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bce:	2201      	movs	r2, #1
 8007bd0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007bd4:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007bd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bda:	9300      	str	r3, [sp, #0]
 8007bdc:	4613      	mov	r3, r2
 8007bde:	687a      	ldr	r2, [r7, #4]
 8007be0:	68b9      	ldr	r1, [r7, #8]
 8007be2:	68f8      	ldr	r0, [r7, #12]
 8007be4:	f000 f83e 	bl	8007c64 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007be8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007bea:	4618      	mov	r0, r3
 8007bec:	3730      	adds	r7, #48	; 0x30
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	bd80      	pop	{r7, pc}

08007bf2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007bf2:	b580      	push	{r7, lr}
 8007bf4:	b08a      	sub	sp, #40	; 0x28
 8007bf6:	af02      	add	r7, sp, #8
 8007bf8:	60f8      	str	r0, [r7, #12]
 8007bfa:	60b9      	str	r1, [r7, #8]
 8007bfc:	4613      	mov	r3, r2
 8007bfe:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d109      	bne.n	8007c1a <xQueueGenericCreate+0x28>
 8007c06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c0a:	f383 8811 	msr	BASEPRI, r3
 8007c0e:	f3bf 8f6f 	isb	sy
 8007c12:	f3bf 8f4f 	dsb	sy
 8007c16:	613b      	str	r3, [r7, #16]
 8007c18:	e7fe      	b.n	8007c18 <xQueueGenericCreate+0x26>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	68ba      	ldr	r2, [r7, #8]
 8007c1e:	fb02 f303 	mul.w	r3, r2, r3
 8007c22:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007c24:	69fb      	ldr	r3, [r7, #28]
 8007c26:	3348      	adds	r3, #72	; 0x48
 8007c28:	4618      	mov	r0, r3
 8007c2a:	f001 fe99 	bl	8009960 <pvPortMalloc>
 8007c2e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007c30:	69bb      	ldr	r3, [r7, #24]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d011      	beq.n	8007c5a <xQueueGenericCreate+0x68>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007c36:	69bb      	ldr	r3, [r7, #24]
 8007c38:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007c3a:	697b      	ldr	r3, [r7, #20]
 8007c3c:	3348      	adds	r3, #72	; 0x48
 8007c3e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007c40:	69bb      	ldr	r3, [r7, #24]
 8007c42:	2200      	movs	r2, #0
 8007c44:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007c48:	79fa      	ldrb	r2, [r7, #7]
 8007c4a:	69bb      	ldr	r3, [r7, #24]
 8007c4c:	9300      	str	r3, [sp, #0]
 8007c4e:	4613      	mov	r3, r2
 8007c50:	697a      	ldr	r2, [r7, #20]
 8007c52:	68b9      	ldr	r1, [r7, #8]
 8007c54:	68f8      	ldr	r0, [r7, #12]
 8007c56:	f000 f805 	bl	8007c64 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007c5a:	69bb      	ldr	r3, [r7, #24]
	}
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	3720      	adds	r7, #32
 8007c60:	46bd      	mov	sp, r7
 8007c62:	bd80      	pop	{r7, pc}

08007c64 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b084      	sub	sp, #16
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	60f8      	str	r0, [r7, #12]
 8007c6c:	60b9      	str	r1, [r7, #8]
 8007c6e:	607a      	str	r2, [r7, #4]
 8007c70:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007c72:	68bb      	ldr	r3, [r7, #8]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d103      	bne.n	8007c80 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007c78:	69bb      	ldr	r3, [r7, #24]
 8007c7a:	69ba      	ldr	r2, [r7, #24]
 8007c7c:	601a      	str	r2, [r3, #0]
 8007c7e:	e002      	b.n	8007c86 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007c80:	69bb      	ldr	r3, [r7, #24]
 8007c82:	687a      	ldr	r2, [r7, #4]
 8007c84:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007c86:	69bb      	ldr	r3, [r7, #24]
 8007c88:	68fa      	ldr	r2, [r7, #12]
 8007c8a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007c8c:	69bb      	ldr	r3, [r7, #24]
 8007c8e:	68ba      	ldr	r2, [r7, #8]
 8007c90:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007c92:	2101      	movs	r1, #1
 8007c94:	69b8      	ldr	r0, [r7, #24]
 8007c96:	f7ff fed1 	bl	8007a3c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007c9a:	bf00      	nop
 8007c9c:	3710      	adds	r7, #16
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	bd80      	pop	{r7, pc}
	...

08007ca4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b08e      	sub	sp, #56	; 0x38
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	60f8      	str	r0, [r7, #12]
 8007cac:	60b9      	str	r1, [r7, #8]
 8007cae:	607a      	str	r2, [r7, #4]
 8007cb0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007cba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d109      	bne.n	8007cd4 <xQueueGenericSend+0x30>
 8007cc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cc4:	f383 8811 	msr	BASEPRI, r3
 8007cc8:	f3bf 8f6f 	isb	sy
 8007ccc:	f3bf 8f4f 	dsb	sy
 8007cd0:	62bb      	str	r3, [r7, #40]	; 0x28
 8007cd2:	e7fe      	b.n	8007cd2 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d103      	bne.n	8007ce2 <xQueueGenericSend+0x3e>
 8007cda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d101      	bne.n	8007ce6 <xQueueGenericSend+0x42>
 8007ce2:	2301      	movs	r3, #1
 8007ce4:	e000      	b.n	8007ce8 <xQueueGenericSend+0x44>
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d109      	bne.n	8007d00 <xQueueGenericSend+0x5c>
 8007cec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cf0:	f383 8811 	msr	BASEPRI, r3
 8007cf4:	f3bf 8f6f 	isb	sy
 8007cf8:	f3bf 8f4f 	dsb	sy
 8007cfc:	627b      	str	r3, [r7, #36]	; 0x24
 8007cfe:	e7fe      	b.n	8007cfe <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007d00:	683b      	ldr	r3, [r7, #0]
 8007d02:	2b02      	cmp	r3, #2
 8007d04:	d103      	bne.n	8007d0e <xQueueGenericSend+0x6a>
 8007d06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d0a:	2b01      	cmp	r3, #1
 8007d0c:	d101      	bne.n	8007d12 <xQueueGenericSend+0x6e>
 8007d0e:	2301      	movs	r3, #1
 8007d10:	e000      	b.n	8007d14 <xQueueGenericSend+0x70>
 8007d12:	2300      	movs	r3, #0
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d109      	bne.n	8007d2c <xQueueGenericSend+0x88>
 8007d18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d1c:	f383 8811 	msr	BASEPRI, r3
 8007d20:	f3bf 8f6f 	isb	sy
 8007d24:	f3bf 8f4f 	dsb	sy
 8007d28:	623b      	str	r3, [r7, #32]
 8007d2a:	e7fe      	b.n	8007d2a <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007d2c:	f001 f9bc 	bl	80090a8 <xTaskGetSchedulerState>
 8007d30:	4603      	mov	r3, r0
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d102      	bne.n	8007d3c <xQueueGenericSend+0x98>
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d101      	bne.n	8007d40 <xQueueGenericSend+0x9c>
 8007d3c:	2301      	movs	r3, #1
 8007d3e:	e000      	b.n	8007d42 <xQueueGenericSend+0x9e>
 8007d40:	2300      	movs	r3, #0
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d109      	bne.n	8007d5a <xQueueGenericSend+0xb6>
 8007d46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d4a:	f383 8811 	msr	BASEPRI, r3
 8007d4e:	f3bf 8f6f 	isb	sy
 8007d52:	f3bf 8f4f 	dsb	sy
 8007d56:	61fb      	str	r3, [r7, #28]
 8007d58:	e7fe      	b.n	8007d58 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007d5a:	f001 fce7 	bl	800972c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007d5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d60:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007d62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d66:	429a      	cmp	r2, r3
 8007d68:	d302      	bcc.n	8007d70 <xQueueGenericSend+0xcc>
 8007d6a:	683b      	ldr	r3, [r7, #0]
 8007d6c:	2b02      	cmp	r3, #2
 8007d6e:	d129      	bne.n	8007dc4 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007d70:	683a      	ldr	r2, [r7, #0]
 8007d72:	68b9      	ldr	r1, [r7, #8]
 8007d74:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007d76:	f000 fad8 	bl	800832a <prvCopyDataToQueue>
 8007d7a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007d7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d010      	beq.n	8007da6 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007d84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d86:	3324      	adds	r3, #36	; 0x24
 8007d88:	4618      	mov	r0, r3
 8007d8a:	f000 ffd7 	bl	8008d3c <xTaskRemoveFromEventList>
 8007d8e:	4603      	mov	r3, r0
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d013      	beq.n	8007dbc <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007d94:	4b3f      	ldr	r3, [pc, #252]	; (8007e94 <xQueueGenericSend+0x1f0>)
 8007d96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d9a:	601a      	str	r2, [r3, #0]
 8007d9c:	f3bf 8f4f 	dsb	sy
 8007da0:	f3bf 8f6f 	isb	sy
 8007da4:	e00a      	b.n	8007dbc <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007da6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d007      	beq.n	8007dbc <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007dac:	4b39      	ldr	r3, [pc, #228]	; (8007e94 <xQueueGenericSend+0x1f0>)
 8007dae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007db2:	601a      	str	r2, [r3, #0]
 8007db4:	f3bf 8f4f 	dsb	sy
 8007db8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007dbc:	f001 fce4 	bl	8009788 <vPortExitCritical>
				return pdPASS;
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	e063      	b.n	8007e8c <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d103      	bne.n	8007dd2 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007dca:	f001 fcdd 	bl	8009788 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007dce:	2300      	movs	r3, #0
 8007dd0:	e05c      	b.n	8007e8c <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007dd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d106      	bne.n	8007de6 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007dd8:	f107 0314 	add.w	r3, r7, #20
 8007ddc:	4618      	mov	r0, r3
 8007dde:	f001 f80f 	bl	8008e00 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007de2:	2301      	movs	r3, #1
 8007de4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007de6:	f001 fccf 	bl	8009788 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007dea:	f000 fdc7 	bl	800897c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007dee:	f001 fc9d 	bl	800972c <vPortEnterCritical>
 8007df2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007df4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007df8:	b25b      	sxtb	r3, r3
 8007dfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dfe:	d103      	bne.n	8007e08 <xQueueGenericSend+0x164>
 8007e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e02:	2200      	movs	r2, #0
 8007e04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007e08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e0a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007e0e:	b25b      	sxtb	r3, r3
 8007e10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e14:	d103      	bne.n	8007e1e <xQueueGenericSend+0x17a>
 8007e16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e18:	2200      	movs	r2, #0
 8007e1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007e1e:	f001 fcb3 	bl	8009788 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007e22:	1d3a      	adds	r2, r7, #4
 8007e24:	f107 0314 	add.w	r3, r7, #20
 8007e28:	4611      	mov	r1, r2
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	f000 fffe 	bl	8008e2c <xTaskCheckForTimeOut>
 8007e30:	4603      	mov	r3, r0
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d124      	bne.n	8007e80 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007e36:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e38:	f000 fb6f 	bl	800851a <prvIsQueueFull>
 8007e3c:	4603      	mov	r3, r0
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d018      	beq.n	8007e74 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007e42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e44:	3310      	adds	r3, #16
 8007e46:	687a      	ldr	r2, [r7, #4]
 8007e48:	4611      	mov	r1, r2
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	f000 ff52 	bl	8008cf4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007e50:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e52:	f000 fafa 	bl	800844a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007e56:	f000 fd9f 	bl	8008998 <xTaskResumeAll>
 8007e5a:	4603      	mov	r3, r0
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	f47f af7c 	bne.w	8007d5a <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8007e62:	4b0c      	ldr	r3, [pc, #48]	; (8007e94 <xQueueGenericSend+0x1f0>)
 8007e64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e68:	601a      	str	r2, [r3, #0]
 8007e6a:	f3bf 8f4f 	dsb	sy
 8007e6e:	f3bf 8f6f 	isb	sy
 8007e72:	e772      	b.n	8007d5a <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007e74:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e76:	f000 fae8 	bl	800844a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007e7a:	f000 fd8d 	bl	8008998 <xTaskResumeAll>
 8007e7e:	e76c      	b.n	8007d5a <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007e80:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e82:	f000 fae2 	bl	800844a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007e86:	f000 fd87 	bl	8008998 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007e8a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	3738      	adds	r7, #56	; 0x38
 8007e90:	46bd      	mov	sp, r7
 8007e92:	bd80      	pop	{r7, pc}
 8007e94:	e000ed04 	.word	0xe000ed04

08007e98 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	b08e      	sub	sp, #56	; 0x38
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	6078      	str	r0, [r7, #4]
 8007ea0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007ea6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d109      	bne.n	8007ec0 <xQueueGiveFromISR+0x28>
 8007eac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eb0:	f383 8811 	msr	BASEPRI, r3
 8007eb4:	f3bf 8f6f 	isb	sy
 8007eb8:	f3bf 8f4f 	dsb	sy
 8007ebc:	623b      	str	r3, [r7, #32]
 8007ebe:	e7fe      	b.n	8007ebe <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007ec0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d009      	beq.n	8007edc <xQueueGiveFromISR+0x44>
 8007ec8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ecc:	f383 8811 	msr	BASEPRI, r3
 8007ed0:	f3bf 8f6f 	isb	sy
 8007ed4:	f3bf 8f4f 	dsb	sy
 8007ed8:	61fb      	str	r3, [r7, #28]
 8007eda:	e7fe      	b.n	8007eda <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007edc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d103      	bne.n	8007eec <xQueueGiveFromISR+0x54>
 8007ee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ee6:	689b      	ldr	r3, [r3, #8]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d101      	bne.n	8007ef0 <xQueueGiveFromISR+0x58>
 8007eec:	2301      	movs	r3, #1
 8007eee:	e000      	b.n	8007ef2 <xQueueGiveFromISR+0x5a>
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d109      	bne.n	8007f0a <xQueueGiveFromISR+0x72>
 8007ef6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007efa:	f383 8811 	msr	BASEPRI, r3
 8007efe:	f3bf 8f6f 	isb	sy
 8007f02:	f3bf 8f4f 	dsb	sy
 8007f06:	61bb      	str	r3, [r7, #24]
 8007f08:	e7fe      	b.n	8007f08 <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007f0a:	f001 fceb 	bl	80098e4 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007f0e:	f3ef 8211 	mrs	r2, BASEPRI
 8007f12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f16:	f383 8811 	msr	BASEPRI, r3
 8007f1a:	f3bf 8f6f 	isb	sy
 8007f1e:	f3bf 8f4f 	dsb	sy
 8007f22:	617a      	str	r2, [r7, #20]
 8007f24:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007f26:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007f28:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007f2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f2e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007f30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f34:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007f36:	429a      	cmp	r2, r3
 8007f38:	d22b      	bcs.n	8007f92 <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007f3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f3c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007f40:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007f44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f46:	1c5a      	adds	r2, r3, #1
 8007f48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f4a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007f4c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007f50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f54:	d112      	bne.n	8007f7c <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007f56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d016      	beq.n	8007f8c <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007f5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f60:	3324      	adds	r3, #36	; 0x24
 8007f62:	4618      	mov	r0, r3
 8007f64:	f000 feea 	bl	8008d3c <xTaskRemoveFromEventList>
 8007f68:	4603      	mov	r3, r0
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d00e      	beq.n	8007f8c <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d00b      	beq.n	8007f8c <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	2201      	movs	r2, #1
 8007f78:	601a      	str	r2, [r3, #0]
 8007f7a:	e007      	b.n	8007f8c <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007f7c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007f80:	3301      	adds	r3, #1
 8007f82:	b2db      	uxtb	r3, r3
 8007f84:	b25a      	sxtb	r2, r3
 8007f86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007f8c:	2301      	movs	r3, #1
 8007f8e:	637b      	str	r3, [r7, #52]	; 0x34
 8007f90:	e001      	b.n	8007f96 <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007f92:	2300      	movs	r3, #0
 8007f94:	637b      	str	r3, [r7, #52]	; 0x34
 8007f96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f98:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007fa0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	3738      	adds	r7, #56	; 0x38
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	bd80      	pop	{r7, pc}
	...

08007fac <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b08e      	sub	sp, #56	; 0x38
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
 8007fb4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007fb6:	2300      	movs	r3, #0
 8007fb8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007fc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d109      	bne.n	8007fdc <xQueueSemaphoreTake+0x30>
	__asm volatile
 8007fc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fcc:	f383 8811 	msr	BASEPRI, r3
 8007fd0:	f3bf 8f6f 	isb	sy
 8007fd4:	f3bf 8f4f 	dsb	sy
 8007fd8:	623b      	str	r3, [r7, #32]
 8007fda:	e7fe      	b.n	8007fda <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007fdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d009      	beq.n	8007ff8 <xQueueSemaphoreTake+0x4c>
 8007fe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fe8:	f383 8811 	msr	BASEPRI, r3
 8007fec:	f3bf 8f6f 	isb	sy
 8007ff0:	f3bf 8f4f 	dsb	sy
 8007ff4:	61fb      	str	r3, [r7, #28]
 8007ff6:	e7fe      	b.n	8007ff6 <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007ff8:	f001 f856 	bl	80090a8 <xTaskGetSchedulerState>
 8007ffc:	4603      	mov	r3, r0
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d102      	bne.n	8008008 <xQueueSemaphoreTake+0x5c>
 8008002:	683b      	ldr	r3, [r7, #0]
 8008004:	2b00      	cmp	r3, #0
 8008006:	d101      	bne.n	800800c <xQueueSemaphoreTake+0x60>
 8008008:	2301      	movs	r3, #1
 800800a:	e000      	b.n	800800e <xQueueSemaphoreTake+0x62>
 800800c:	2300      	movs	r3, #0
 800800e:	2b00      	cmp	r3, #0
 8008010:	d109      	bne.n	8008026 <xQueueSemaphoreTake+0x7a>
 8008012:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008016:	f383 8811 	msr	BASEPRI, r3
 800801a:	f3bf 8f6f 	isb	sy
 800801e:	f3bf 8f4f 	dsb	sy
 8008022:	61bb      	str	r3, [r7, #24]
 8008024:	e7fe      	b.n	8008024 <xQueueSemaphoreTake+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008026:	f001 fb81 	bl	800972c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800802a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800802c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800802e:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008030:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008032:	2b00      	cmp	r3, #0
 8008034:	d024      	beq.n	8008080 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008038:	1e5a      	subs	r2, r3, #1
 800803a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800803c:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800803e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d104      	bne.n	8008050 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008046:	f001 f9d3 	bl	80093f0 <pvTaskIncrementMutexHeldCount>
 800804a:	4602      	mov	r2, r0
 800804c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800804e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008050:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008052:	691b      	ldr	r3, [r3, #16]
 8008054:	2b00      	cmp	r3, #0
 8008056:	d00f      	beq.n	8008078 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008058:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800805a:	3310      	adds	r3, #16
 800805c:	4618      	mov	r0, r3
 800805e:	f000 fe6d 	bl	8008d3c <xTaskRemoveFromEventList>
 8008062:	4603      	mov	r3, r0
 8008064:	2b00      	cmp	r3, #0
 8008066:	d007      	beq.n	8008078 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008068:	4b53      	ldr	r3, [pc, #332]	; (80081b8 <xQueueSemaphoreTake+0x20c>)
 800806a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800806e:	601a      	str	r2, [r3, #0]
 8008070:	f3bf 8f4f 	dsb	sy
 8008074:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008078:	f001 fb86 	bl	8009788 <vPortExitCritical>
				return pdPASS;
 800807c:	2301      	movs	r3, #1
 800807e:	e096      	b.n	80081ae <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008080:	683b      	ldr	r3, [r7, #0]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d110      	bne.n	80080a8 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008086:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008088:	2b00      	cmp	r3, #0
 800808a:	d009      	beq.n	80080a0 <xQueueSemaphoreTake+0xf4>
 800808c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008090:	f383 8811 	msr	BASEPRI, r3
 8008094:	f3bf 8f6f 	isb	sy
 8008098:	f3bf 8f4f 	dsb	sy
 800809c:	617b      	str	r3, [r7, #20]
 800809e:	e7fe      	b.n	800809e <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80080a0:	f001 fb72 	bl	8009788 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80080a4:	2300      	movs	r3, #0
 80080a6:	e082      	b.n	80081ae <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 80080a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d106      	bne.n	80080bc <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80080ae:	f107 030c 	add.w	r3, r7, #12
 80080b2:	4618      	mov	r0, r3
 80080b4:	f000 fea4 	bl	8008e00 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80080b8:	2301      	movs	r3, #1
 80080ba:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80080bc:	f001 fb64 	bl	8009788 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80080c0:	f000 fc5c 	bl	800897c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80080c4:	f001 fb32 	bl	800972c <vPortEnterCritical>
 80080c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080ca:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80080ce:	b25b      	sxtb	r3, r3
 80080d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080d4:	d103      	bne.n	80080de <xQueueSemaphoreTake+0x132>
 80080d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080d8:	2200      	movs	r2, #0
 80080da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80080de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080e0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80080e4:	b25b      	sxtb	r3, r3
 80080e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080ea:	d103      	bne.n	80080f4 <xQueueSemaphoreTake+0x148>
 80080ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080ee:	2200      	movs	r2, #0
 80080f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80080f4:	f001 fb48 	bl	8009788 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80080f8:	463a      	mov	r2, r7
 80080fa:	f107 030c 	add.w	r3, r7, #12
 80080fe:	4611      	mov	r1, r2
 8008100:	4618      	mov	r0, r3
 8008102:	f000 fe93 	bl	8008e2c <xTaskCheckForTimeOut>
 8008106:	4603      	mov	r3, r0
 8008108:	2b00      	cmp	r3, #0
 800810a:	d132      	bne.n	8008172 <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800810c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800810e:	f000 f9ee 	bl	80084ee <prvIsQueueEmpty>
 8008112:	4603      	mov	r3, r0
 8008114:	2b00      	cmp	r3, #0
 8008116:	d026      	beq.n	8008166 <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008118:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	2b00      	cmp	r3, #0
 800811e:	d109      	bne.n	8008134 <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 8008120:	f001 fb04 	bl	800972c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008124:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008126:	689b      	ldr	r3, [r3, #8]
 8008128:	4618      	mov	r0, r3
 800812a:	f000 ffdb 	bl	80090e4 <xTaskPriorityInherit>
 800812e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8008130:	f001 fb2a 	bl	8009788 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008134:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008136:	3324      	adds	r3, #36	; 0x24
 8008138:	683a      	ldr	r2, [r7, #0]
 800813a:	4611      	mov	r1, r2
 800813c:	4618      	mov	r0, r3
 800813e:	f000 fdd9 	bl	8008cf4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008142:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008144:	f000 f981 	bl	800844a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008148:	f000 fc26 	bl	8008998 <xTaskResumeAll>
 800814c:	4603      	mov	r3, r0
 800814e:	2b00      	cmp	r3, #0
 8008150:	f47f af69 	bne.w	8008026 <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 8008154:	4b18      	ldr	r3, [pc, #96]	; (80081b8 <xQueueSemaphoreTake+0x20c>)
 8008156:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800815a:	601a      	str	r2, [r3, #0]
 800815c:	f3bf 8f4f 	dsb	sy
 8008160:	f3bf 8f6f 	isb	sy
 8008164:	e75f      	b.n	8008026 <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008166:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008168:	f000 f96f 	bl	800844a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800816c:	f000 fc14 	bl	8008998 <xTaskResumeAll>
 8008170:	e759      	b.n	8008026 <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008172:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008174:	f000 f969 	bl	800844a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008178:	f000 fc0e 	bl	8008998 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800817c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800817e:	f000 f9b6 	bl	80084ee <prvIsQueueEmpty>
 8008182:	4603      	mov	r3, r0
 8008184:	2b00      	cmp	r3, #0
 8008186:	f43f af4e 	beq.w	8008026 <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800818a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800818c:	2b00      	cmp	r3, #0
 800818e:	d00d      	beq.n	80081ac <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 8008190:	f001 facc 	bl	800972c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008194:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008196:	f000 f8b0 	bl	80082fa <prvGetDisinheritPriorityAfterTimeout>
 800819a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800819c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800819e:	689b      	ldr	r3, [r3, #8]
 80081a0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80081a2:	4618      	mov	r0, r3
 80081a4:	f001 f898 	bl	80092d8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80081a8:	f001 faee 	bl	8009788 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80081ac:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80081ae:	4618      	mov	r0, r3
 80081b0:	3738      	adds	r7, #56	; 0x38
 80081b2:	46bd      	mov	sp, r7
 80081b4:	bd80      	pop	{r7, pc}
 80081b6:	bf00      	nop
 80081b8:	e000ed04 	.word	0xe000ed04

080081bc <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80081bc:	b580      	push	{r7, lr}
 80081be:	b08e      	sub	sp, #56	; 0x38
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	60f8      	str	r0, [r7, #12]
 80081c4:	60b9      	str	r1, [r7, #8]
 80081c6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80081cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d109      	bne.n	80081e6 <xQueueReceiveFromISR+0x2a>
 80081d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081d6:	f383 8811 	msr	BASEPRI, r3
 80081da:	f3bf 8f6f 	isb	sy
 80081de:	f3bf 8f4f 	dsb	sy
 80081e2:	623b      	str	r3, [r7, #32]
 80081e4:	e7fe      	b.n	80081e4 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80081e6:	68bb      	ldr	r3, [r7, #8]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d103      	bne.n	80081f4 <xQueueReceiveFromISR+0x38>
 80081ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d101      	bne.n	80081f8 <xQueueReceiveFromISR+0x3c>
 80081f4:	2301      	movs	r3, #1
 80081f6:	e000      	b.n	80081fa <xQueueReceiveFromISR+0x3e>
 80081f8:	2300      	movs	r3, #0
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d109      	bne.n	8008212 <xQueueReceiveFromISR+0x56>
 80081fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008202:	f383 8811 	msr	BASEPRI, r3
 8008206:	f3bf 8f6f 	isb	sy
 800820a:	f3bf 8f4f 	dsb	sy
 800820e:	61fb      	str	r3, [r7, #28]
 8008210:	e7fe      	b.n	8008210 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008212:	f001 fb67 	bl	80098e4 <vPortValidateInterruptPriority>
	__asm volatile
 8008216:	f3ef 8211 	mrs	r2, BASEPRI
 800821a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800821e:	f383 8811 	msr	BASEPRI, r3
 8008222:	f3bf 8f6f 	isb	sy
 8008226:	f3bf 8f4f 	dsb	sy
 800822a:	61ba      	str	r2, [r7, #24]
 800822c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800822e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008230:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008232:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008236:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008238:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800823a:	2b00      	cmp	r3, #0
 800823c:	d02f      	beq.n	800829e <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800823e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008240:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008244:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008248:	68b9      	ldr	r1, [r7, #8]
 800824a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800824c:	f000 f8d7 	bl	80083fe <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008250:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008252:	1e5a      	subs	r2, r3, #1
 8008254:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008256:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008258:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800825c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008260:	d112      	bne.n	8008288 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008262:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008264:	691b      	ldr	r3, [r3, #16]
 8008266:	2b00      	cmp	r3, #0
 8008268:	d016      	beq.n	8008298 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800826a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800826c:	3310      	adds	r3, #16
 800826e:	4618      	mov	r0, r3
 8008270:	f000 fd64 	bl	8008d3c <xTaskRemoveFromEventList>
 8008274:	4603      	mov	r3, r0
 8008276:	2b00      	cmp	r3, #0
 8008278:	d00e      	beq.n	8008298 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d00b      	beq.n	8008298 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2201      	movs	r2, #1
 8008284:	601a      	str	r2, [r3, #0]
 8008286:	e007      	b.n	8008298 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008288:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800828c:	3301      	adds	r3, #1
 800828e:	b2db      	uxtb	r3, r3
 8008290:	b25a      	sxtb	r2, r3
 8008292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008294:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8008298:	2301      	movs	r3, #1
 800829a:	637b      	str	r3, [r7, #52]	; 0x34
 800829c:	e001      	b.n	80082a2 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 800829e:	2300      	movs	r3, #0
 80082a0:	637b      	str	r3, [r7, #52]	; 0x34
 80082a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082a4:	613b      	str	r3, [r7, #16]
	__asm volatile
 80082a6:	693b      	ldr	r3, [r7, #16]
 80082a8:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80082ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80082ae:	4618      	mov	r0, r3
 80082b0:	3738      	adds	r7, #56	; 0x38
 80082b2:	46bd      	mov	sp, r7
 80082b4:	bd80      	pop	{r7, pc}

080082b6 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80082b6:	b580      	push	{r7, lr}
 80082b8:	b084      	sub	sp, #16
 80082ba:	af00      	add	r7, sp, #0
 80082bc:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d109      	bne.n	80082dc <vQueueDelete+0x26>
	__asm volatile
 80082c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082cc:	f383 8811 	msr	BASEPRI, r3
 80082d0:	f3bf 8f6f 	isb	sy
 80082d4:	f3bf 8f4f 	dsb	sy
 80082d8:	60bb      	str	r3, [r7, #8]
 80082da:	e7fe      	b.n	80082da <vQueueDelete+0x24>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80082dc:	68f8      	ldr	r0, [r7, #12]
 80082de:	f000 f935 	bl	800854c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d102      	bne.n	80082f2 <vQueueDelete+0x3c>
		{
			vPortFree( pxQueue );
 80082ec:	68f8      	ldr	r0, [r7, #12]
 80082ee:	f001 fbff 	bl	8009af0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80082f2:	bf00      	nop
 80082f4:	3710      	adds	r7, #16
 80082f6:	46bd      	mov	sp, r7
 80082f8:	bd80      	pop	{r7, pc}

080082fa <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80082fa:	b480      	push	{r7}
 80082fc:	b085      	sub	sp, #20
 80082fe:	af00      	add	r7, sp, #0
 8008300:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008306:	2b00      	cmp	r3, #0
 8008308:	d006      	beq.n	8008318 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	f1c3 0307 	rsb	r3, r3, #7
 8008314:	60fb      	str	r3, [r7, #12]
 8008316:	e001      	b.n	800831c <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008318:	2300      	movs	r3, #0
 800831a:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800831c:	68fb      	ldr	r3, [r7, #12]
	}
 800831e:	4618      	mov	r0, r3
 8008320:	3714      	adds	r7, #20
 8008322:	46bd      	mov	sp, r7
 8008324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008328:	4770      	bx	lr

0800832a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800832a:	b580      	push	{r7, lr}
 800832c:	b086      	sub	sp, #24
 800832e:	af00      	add	r7, sp, #0
 8008330:	60f8      	str	r0, [r7, #12]
 8008332:	60b9      	str	r1, [r7, #8]
 8008334:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008336:	2300      	movs	r3, #0
 8008338:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800833e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008344:	2b00      	cmp	r3, #0
 8008346:	d10d      	bne.n	8008364 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d14d      	bne.n	80083ec <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	689b      	ldr	r3, [r3, #8]
 8008354:	4618      	mov	r0, r3
 8008356:	f000 ff3b 	bl	80091d0 <xTaskPriorityDisinherit>
 800835a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	2200      	movs	r2, #0
 8008360:	609a      	str	r2, [r3, #8]
 8008362:	e043      	b.n	80083ec <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2b00      	cmp	r3, #0
 8008368:	d119      	bne.n	800839e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	6858      	ldr	r0, [r3, #4]
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008372:	461a      	mov	r2, r3
 8008374:	68b9      	ldr	r1, [r7, #8]
 8008376:	f001 fd0d 	bl	8009d94 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	685a      	ldr	r2, [r3, #4]
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008382:	441a      	add	r2, r3
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	685a      	ldr	r2, [r3, #4]
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	689b      	ldr	r3, [r3, #8]
 8008390:	429a      	cmp	r2, r3
 8008392:	d32b      	bcc.n	80083ec <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	681a      	ldr	r2, [r3, #0]
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	605a      	str	r2, [r3, #4]
 800839c:	e026      	b.n	80083ec <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	68d8      	ldr	r0, [r3, #12]
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083a6:	461a      	mov	r2, r3
 80083a8:	68b9      	ldr	r1, [r7, #8]
 80083aa:	f001 fcf3 	bl	8009d94 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	68da      	ldr	r2, [r3, #12]
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083b6:	425b      	negs	r3, r3
 80083b8:	441a      	add	r2, r3
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	68da      	ldr	r2, [r3, #12]
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	429a      	cmp	r2, r3
 80083c8:	d207      	bcs.n	80083da <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	689a      	ldr	r2, [r3, #8]
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083d2:	425b      	negs	r3, r3
 80083d4:	441a      	add	r2, r3
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	2b02      	cmp	r3, #2
 80083de:	d105      	bne.n	80083ec <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80083e0:	693b      	ldr	r3, [r7, #16]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d002      	beq.n	80083ec <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80083e6:	693b      	ldr	r3, [r7, #16]
 80083e8:	3b01      	subs	r3, #1
 80083ea:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80083ec:	693b      	ldr	r3, [r7, #16]
 80083ee:	1c5a      	adds	r2, r3, #1
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80083f4:	697b      	ldr	r3, [r7, #20]
}
 80083f6:	4618      	mov	r0, r3
 80083f8:	3718      	adds	r7, #24
 80083fa:	46bd      	mov	sp, r7
 80083fc:	bd80      	pop	{r7, pc}

080083fe <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80083fe:	b580      	push	{r7, lr}
 8008400:	b082      	sub	sp, #8
 8008402:	af00      	add	r7, sp, #0
 8008404:	6078      	str	r0, [r7, #4]
 8008406:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800840c:	2b00      	cmp	r3, #0
 800840e:	d018      	beq.n	8008442 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	68da      	ldr	r2, [r3, #12]
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008418:	441a      	add	r2, r3
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	68da      	ldr	r2, [r3, #12]
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	689b      	ldr	r3, [r3, #8]
 8008426:	429a      	cmp	r2, r3
 8008428:	d303      	bcc.n	8008432 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681a      	ldr	r2, [r3, #0]
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	68d9      	ldr	r1, [r3, #12]
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800843a:	461a      	mov	r2, r3
 800843c:	6838      	ldr	r0, [r7, #0]
 800843e:	f001 fca9 	bl	8009d94 <memcpy>
	}
}
 8008442:	bf00      	nop
 8008444:	3708      	adds	r7, #8
 8008446:	46bd      	mov	sp, r7
 8008448:	bd80      	pop	{r7, pc}

0800844a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800844a:	b580      	push	{r7, lr}
 800844c:	b084      	sub	sp, #16
 800844e:	af00      	add	r7, sp, #0
 8008450:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008452:	f001 f96b 	bl	800972c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800845c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800845e:	e011      	b.n	8008484 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008464:	2b00      	cmp	r3, #0
 8008466:	d012      	beq.n	800848e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	3324      	adds	r3, #36	; 0x24
 800846c:	4618      	mov	r0, r3
 800846e:	f000 fc65 	bl	8008d3c <xTaskRemoveFromEventList>
 8008472:	4603      	mov	r3, r0
 8008474:	2b00      	cmp	r3, #0
 8008476:	d001      	beq.n	800847c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008478:	f000 fd38 	bl	8008eec <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800847c:	7bfb      	ldrb	r3, [r7, #15]
 800847e:	3b01      	subs	r3, #1
 8008480:	b2db      	uxtb	r3, r3
 8008482:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008484:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008488:	2b00      	cmp	r3, #0
 800848a:	dce9      	bgt.n	8008460 <prvUnlockQueue+0x16>
 800848c:	e000      	b.n	8008490 <prvUnlockQueue+0x46>
					break;
 800848e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	22ff      	movs	r2, #255	; 0xff
 8008494:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8008498:	f001 f976 	bl	8009788 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800849c:	f001 f946 	bl	800972c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80084a6:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80084a8:	e011      	b.n	80084ce <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	691b      	ldr	r3, [r3, #16]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d012      	beq.n	80084d8 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	3310      	adds	r3, #16
 80084b6:	4618      	mov	r0, r3
 80084b8:	f000 fc40 	bl	8008d3c <xTaskRemoveFromEventList>
 80084bc:	4603      	mov	r3, r0
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d001      	beq.n	80084c6 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80084c2:	f000 fd13 	bl	8008eec <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80084c6:	7bbb      	ldrb	r3, [r7, #14]
 80084c8:	3b01      	subs	r3, #1
 80084ca:	b2db      	uxtb	r3, r3
 80084cc:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80084ce:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	dce9      	bgt.n	80084aa <prvUnlockQueue+0x60>
 80084d6:	e000      	b.n	80084da <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80084d8:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	22ff      	movs	r2, #255	; 0xff
 80084de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80084e2:	f001 f951 	bl	8009788 <vPortExitCritical>
}
 80084e6:	bf00      	nop
 80084e8:	3710      	adds	r7, #16
 80084ea:	46bd      	mov	sp, r7
 80084ec:	bd80      	pop	{r7, pc}

080084ee <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80084ee:	b580      	push	{r7, lr}
 80084f0:	b084      	sub	sp, #16
 80084f2:	af00      	add	r7, sp, #0
 80084f4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80084f6:	f001 f919 	bl	800972c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d102      	bne.n	8008508 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008502:	2301      	movs	r3, #1
 8008504:	60fb      	str	r3, [r7, #12]
 8008506:	e001      	b.n	800850c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008508:	2300      	movs	r3, #0
 800850a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800850c:	f001 f93c 	bl	8009788 <vPortExitCritical>

	return xReturn;
 8008510:	68fb      	ldr	r3, [r7, #12]
}
 8008512:	4618      	mov	r0, r3
 8008514:	3710      	adds	r7, #16
 8008516:	46bd      	mov	sp, r7
 8008518:	bd80      	pop	{r7, pc}

0800851a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800851a:	b580      	push	{r7, lr}
 800851c:	b084      	sub	sp, #16
 800851e:	af00      	add	r7, sp, #0
 8008520:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008522:	f001 f903 	bl	800972c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800852e:	429a      	cmp	r2, r3
 8008530:	d102      	bne.n	8008538 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008532:	2301      	movs	r3, #1
 8008534:	60fb      	str	r3, [r7, #12]
 8008536:	e001      	b.n	800853c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008538:	2300      	movs	r3, #0
 800853a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800853c:	f001 f924 	bl	8009788 <vPortExitCritical>

	return xReturn;
 8008540:	68fb      	ldr	r3, [r7, #12]
}
 8008542:	4618      	mov	r0, r3
 8008544:	3710      	adds	r7, #16
 8008546:	46bd      	mov	sp, r7
 8008548:	bd80      	pop	{r7, pc}
	...

0800854c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800854c:	b480      	push	{r7}
 800854e:	b085      	sub	sp, #20
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008554:	2300      	movs	r3, #0
 8008556:	60fb      	str	r3, [r7, #12]
 8008558:	e016      	b.n	8008588 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800855a:	4a10      	ldr	r2, [pc, #64]	; (800859c <vQueueUnregisterQueue+0x50>)
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	00db      	lsls	r3, r3, #3
 8008560:	4413      	add	r3, r2
 8008562:	685b      	ldr	r3, [r3, #4]
 8008564:	687a      	ldr	r2, [r7, #4]
 8008566:	429a      	cmp	r2, r3
 8008568:	d10b      	bne.n	8008582 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800856a:	4a0c      	ldr	r2, [pc, #48]	; (800859c <vQueueUnregisterQueue+0x50>)
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	2100      	movs	r1, #0
 8008570:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8008574:	4a09      	ldr	r2, [pc, #36]	; (800859c <vQueueUnregisterQueue+0x50>)
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	00db      	lsls	r3, r3, #3
 800857a:	4413      	add	r3, r2
 800857c:	2200      	movs	r2, #0
 800857e:	605a      	str	r2, [r3, #4]
				break;
 8008580:	e005      	b.n	800858e <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	3301      	adds	r3, #1
 8008586:	60fb      	str	r3, [r7, #12]
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	2b07      	cmp	r3, #7
 800858c:	d9e5      	bls.n	800855a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800858e:	bf00      	nop
 8008590:	3714      	adds	r7, #20
 8008592:	46bd      	mov	sp, r7
 8008594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008598:	4770      	bx	lr
 800859a:	bf00      	nop
 800859c:	20004e74 	.word	0x20004e74

080085a0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b08e      	sub	sp, #56	; 0x38
 80085a4:	af04      	add	r7, sp, #16
 80085a6:	60f8      	str	r0, [r7, #12]
 80085a8:	60b9      	str	r1, [r7, #8]
 80085aa:	607a      	str	r2, [r7, #4]
 80085ac:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80085ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d109      	bne.n	80085c8 <xTaskCreateStatic+0x28>
 80085b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085b8:	f383 8811 	msr	BASEPRI, r3
 80085bc:	f3bf 8f6f 	isb	sy
 80085c0:	f3bf 8f4f 	dsb	sy
 80085c4:	623b      	str	r3, [r7, #32]
 80085c6:	e7fe      	b.n	80085c6 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 80085c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d109      	bne.n	80085e2 <xTaskCreateStatic+0x42>
 80085ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085d2:	f383 8811 	msr	BASEPRI, r3
 80085d6:	f3bf 8f6f 	isb	sy
 80085da:	f3bf 8f4f 	dsb	sy
 80085de:	61fb      	str	r3, [r7, #28]
 80085e0:	e7fe      	b.n	80085e0 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80085e2:	2354      	movs	r3, #84	; 0x54
 80085e4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80085e6:	693b      	ldr	r3, [r7, #16]
 80085e8:	2b54      	cmp	r3, #84	; 0x54
 80085ea:	d009      	beq.n	8008600 <xTaskCreateStatic+0x60>
 80085ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085f0:	f383 8811 	msr	BASEPRI, r3
 80085f4:	f3bf 8f6f 	isb	sy
 80085f8:	f3bf 8f4f 	dsb	sy
 80085fc:	61bb      	str	r3, [r7, #24]
 80085fe:	e7fe      	b.n	80085fe <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008600:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008602:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008604:	2b00      	cmp	r3, #0
 8008606:	d01e      	beq.n	8008646 <xTaskCreateStatic+0xa6>
 8008608:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800860a:	2b00      	cmp	r3, #0
 800860c:	d01b      	beq.n	8008646 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800860e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008610:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008614:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008616:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800861a:	2202      	movs	r2, #2
 800861c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008620:	2300      	movs	r3, #0
 8008622:	9303      	str	r3, [sp, #12]
 8008624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008626:	9302      	str	r3, [sp, #8]
 8008628:	f107 0314 	add.w	r3, r7, #20
 800862c:	9301      	str	r3, [sp, #4]
 800862e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008630:	9300      	str	r3, [sp, #0]
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	687a      	ldr	r2, [r7, #4]
 8008636:	68b9      	ldr	r1, [r7, #8]
 8008638:	68f8      	ldr	r0, [r7, #12]
 800863a:	f000 f850 	bl	80086de <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800863e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008640:	f000 f8d4 	bl	80087ec <prvAddNewTaskToReadyList>
 8008644:	e001      	b.n	800864a <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8008646:	2300      	movs	r3, #0
 8008648:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800864a:	697b      	ldr	r3, [r7, #20]
	}
 800864c:	4618      	mov	r0, r3
 800864e:	3728      	adds	r7, #40	; 0x28
 8008650:	46bd      	mov	sp, r7
 8008652:	bd80      	pop	{r7, pc}

08008654 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008654:	b580      	push	{r7, lr}
 8008656:	b08c      	sub	sp, #48	; 0x30
 8008658:	af04      	add	r7, sp, #16
 800865a:	60f8      	str	r0, [r7, #12]
 800865c:	60b9      	str	r1, [r7, #8]
 800865e:	603b      	str	r3, [r7, #0]
 8008660:	4613      	mov	r3, r2
 8008662:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008664:	88fb      	ldrh	r3, [r7, #6]
 8008666:	009b      	lsls	r3, r3, #2
 8008668:	4618      	mov	r0, r3
 800866a:	f001 f979 	bl	8009960 <pvPortMalloc>
 800866e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008670:	697b      	ldr	r3, [r7, #20]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d00e      	beq.n	8008694 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008676:	2054      	movs	r0, #84	; 0x54
 8008678:	f001 f972 	bl	8009960 <pvPortMalloc>
 800867c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800867e:	69fb      	ldr	r3, [r7, #28]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d003      	beq.n	800868c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008684:	69fb      	ldr	r3, [r7, #28]
 8008686:	697a      	ldr	r2, [r7, #20]
 8008688:	631a      	str	r2, [r3, #48]	; 0x30
 800868a:	e005      	b.n	8008698 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800868c:	6978      	ldr	r0, [r7, #20]
 800868e:	f001 fa2f 	bl	8009af0 <vPortFree>
 8008692:	e001      	b.n	8008698 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008694:	2300      	movs	r3, #0
 8008696:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008698:	69fb      	ldr	r3, [r7, #28]
 800869a:	2b00      	cmp	r3, #0
 800869c:	d017      	beq.n	80086ce <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800869e:	69fb      	ldr	r3, [r7, #28]
 80086a0:	2200      	movs	r2, #0
 80086a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80086a6:	88fa      	ldrh	r2, [r7, #6]
 80086a8:	2300      	movs	r3, #0
 80086aa:	9303      	str	r3, [sp, #12]
 80086ac:	69fb      	ldr	r3, [r7, #28]
 80086ae:	9302      	str	r3, [sp, #8]
 80086b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086b2:	9301      	str	r3, [sp, #4]
 80086b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086b6:	9300      	str	r3, [sp, #0]
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	68b9      	ldr	r1, [r7, #8]
 80086bc:	68f8      	ldr	r0, [r7, #12]
 80086be:	f000 f80e 	bl	80086de <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80086c2:	69f8      	ldr	r0, [r7, #28]
 80086c4:	f000 f892 	bl	80087ec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80086c8:	2301      	movs	r3, #1
 80086ca:	61bb      	str	r3, [r7, #24]
 80086cc:	e002      	b.n	80086d4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80086ce:	f04f 33ff 	mov.w	r3, #4294967295
 80086d2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80086d4:	69bb      	ldr	r3, [r7, #24]
	}
 80086d6:	4618      	mov	r0, r3
 80086d8:	3720      	adds	r7, #32
 80086da:	46bd      	mov	sp, r7
 80086dc:	bd80      	pop	{r7, pc}

080086de <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80086de:	b580      	push	{r7, lr}
 80086e0:	b088      	sub	sp, #32
 80086e2:	af00      	add	r7, sp, #0
 80086e4:	60f8      	str	r0, [r7, #12]
 80086e6:	60b9      	str	r1, [r7, #8]
 80086e8:	607a      	str	r2, [r7, #4]
 80086ea:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80086ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80086f6:	3b01      	subs	r3, #1
 80086f8:	009b      	lsls	r3, r3, #2
 80086fa:	4413      	add	r3, r2
 80086fc:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80086fe:	69bb      	ldr	r3, [r7, #24]
 8008700:	f023 0307 	bic.w	r3, r3, #7
 8008704:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008706:	69bb      	ldr	r3, [r7, #24]
 8008708:	f003 0307 	and.w	r3, r3, #7
 800870c:	2b00      	cmp	r3, #0
 800870e:	d009      	beq.n	8008724 <prvInitialiseNewTask+0x46>
 8008710:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008714:	f383 8811 	msr	BASEPRI, r3
 8008718:	f3bf 8f6f 	isb	sy
 800871c:	f3bf 8f4f 	dsb	sy
 8008720:	617b      	str	r3, [r7, #20]
 8008722:	e7fe      	b.n	8008722 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008724:	68bb      	ldr	r3, [r7, #8]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d01f      	beq.n	800876a <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800872a:	2300      	movs	r3, #0
 800872c:	61fb      	str	r3, [r7, #28]
 800872e:	e012      	b.n	8008756 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008730:	68ba      	ldr	r2, [r7, #8]
 8008732:	69fb      	ldr	r3, [r7, #28]
 8008734:	4413      	add	r3, r2
 8008736:	7819      	ldrb	r1, [r3, #0]
 8008738:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800873a:	69fb      	ldr	r3, [r7, #28]
 800873c:	4413      	add	r3, r2
 800873e:	3334      	adds	r3, #52	; 0x34
 8008740:	460a      	mov	r2, r1
 8008742:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008744:	68ba      	ldr	r2, [r7, #8]
 8008746:	69fb      	ldr	r3, [r7, #28]
 8008748:	4413      	add	r3, r2
 800874a:	781b      	ldrb	r3, [r3, #0]
 800874c:	2b00      	cmp	r3, #0
 800874e:	d006      	beq.n	800875e <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008750:	69fb      	ldr	r3, [r7, #28]
 8008752:	3301      	adds	r3, #1
 8008754:	61fb      	str	r3, [r7, #28]
 8008756:	69fb      	ldr	r3, [r7, #28]
 8008758:	2b0f      	cmp	r3, #15
 800875a:	d9e9      	bls.n	8008730 <prvInitialiseNewTask+0x52>
 800875c:	e000      	b.n	8008760 <prvInitialiseNewTask+0x82>
			{
				break;
 800875e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008760:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008762:	2200      	movs	r2, #0
 8008764:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008768:	e003      	b.n	8008772 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800876a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800876c:	2200      	movs	r2, #0
 800876e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008772:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008774:	2b06      	cmp	r3, #6
 8008776:	d901      	bls.n	800877c <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008778:	2306      	movs	r3, #6
 800877a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800877c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800877e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008780:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008782:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008784:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008786:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8008788:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800878a:	2200      	movs	r2, #0
 800878c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800878e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008790:	3304      	adds	r3, #4
 8008792:	4618      	mov	r0, r3
 8008794:	f7ff f8be 	bl	8007914 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008798:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800879a:	3318      	adds	r3, #24
 800879c:	4618      	mov	r0, r3
 800879e:	f7ff f8b9 	bl	8007914 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80087a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80087a6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80087a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087aa:	f1c3 0207 	rsb	r2, r3, #7
 80087ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087b0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80087b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80087b6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80087b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087ba:	2200      	movs	r2, #0
 80087bc:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80087be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087c0:	2200      	movs	r2, #0
 80087c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80087c6:	683a      	ldr	r2, [r7, #0]
 80087c8:	68f9      	ldr	r1, [r7, #12]
 80087ca:	69b8      	ldr	r0, [r7, #24]
 80087cc:	f000 fe8a 	bl	80094e4 <pxPortInitialiseStack>
 80087d0:	4602      	mov	r2, r0
 80087d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087d4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80087d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d002      	beq.n	80087e2 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80087dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80087e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80087e2:	bf00      	nop
 80087e4:	3720      	adds	r7, #32
 80087e6:	46bd      	mov	sp, r7
 80087e8:	bd80      	pop	{r7, pc}
	...

080087ec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80087ec:	b580      	push	{r7, lr}
 80087ee:	b082      	sub	sp, #8
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80087f4:	f000 ff9a 	bl	800972c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80087f8:	4b2a      	ldr	r3, [pc, #168]	; (80088a4 <prvAddNewTaskToReadyList+0xb8>)
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	3301      	adds	r3, #1
 80087fe:	4a29      	ldr	r2, [pc, #164]	; (80088a4 <prvAddNewTaskToReadyList+0xb8>)
 8008800:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008802:	4b29      	ldr	r3, [pc, #164]	; (80088a8 <prvAddNewTaskToReadyList+0xbc>)
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d109      	bne.n	800881e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800880a:	4a27      	ldr	r2, [pc, #156]	; (80088a8 <prvAddNewTaskToReadyList+0xbc>)
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008810:	4b24      	ldr	r3, [pc, #144]	; (80088a4 <prvAddNewTaskToReadyList+0xb8>)
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	2b01      	cmp	r3, #1
 8008816:	d110      	bne.n	800883a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008818:	f000 fb8c 	bl	8008f34 <prvInitialiseTaskLists>
 800881c:	e00d      	b.n	800883a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800881e:	4b23      	ldr	r3, [pc, #140]	; (80088ac <prvAddNewTaskToReadyList+0xc0>)
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d109      	bne.n	800883a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008826:	4b20      	ldr	r3, [pc, #128]	; (80088a8 <prvAddNewTaskToReadyList+0xbc>)
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008830:	429a      	cmp	r2, r3
 8008832:	d802      	bhi.n	800883a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008834:	4a1c      	ldr	r2, [pc, #112]	; (80088a8 <prvAddNewTaskToReadyList+0xbc>)
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800883a:	4b1d      	ldr	r3, [pc, #116]	; (80088b0 <prvAddNewTaskToReadyList+0xc4>)
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	3301      	adds	r3, #1
 8008840:	4a1b      	ldr	r2, [pc, #108]	; (80088b0 <prvAddNewTaskToReadyList+0xc4>)
 8008842:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008848:	2201      	movs	r2, #1
 800884a:	409a      	lsls	r2, r3
 800884c:	4b19      	ldr	r3, [pc, #100]	; (80088b4 <prvAddNewTaskToReadyList+0xc8>)
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	4313      	orrs	r3, r2
 8008852:	4a18      	ldr	r2, [pc, #96]	; (80088b4 <prvAddNewTaskToReadyList+0xc8>)
 8008854:	6013      	str	r3, [r2, #0]
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800885a:	4613      	mov	r3, r2
 800885c:	009b      	lsls	r3, r3, #2
 800885e:	4413      	add	r3, r2
 8008860:	009b      	lsls	r3, r3, #2
 8008862:	4a15      	ldr	r2, [pc, #84]	; (80088b8 <prvAddNewTaskToReadyList+0xcc>)
 8008864:	441a      	add	r2, r3
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	3304      	adds	r3, #4
 800886a:	4619      	mov	r1, r3
 800886c:	4610      	mov	r0, r2
 800886e:	f7ff f85e 	bl	800792e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008872:	f000 ff89 	bl	8009788 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008876:	4b0d      	ldr	r3, [pc, #52]	; (80088ac <prvAddNewTaskToReadyList+0xc0>)
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d00e      	beq.n	800889c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800887e:	4b0a      	ldr	r3, [pc, #40]	; (80088a8 <prvAddNewTaskToReadyList+0xbc>)
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008888:	429a      	cmp	r2, r3
 800888a:	d207      	bcs.n	800889c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800888c:	4b0b      	ldr	r3, [pc, #44]	; (80088bc <prvAddNewTaskToReadyList+0xd0>)
 800888e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008892:	601a      	str	r2, [r3, #0]
 8008894:	f3bf 8f4f 	dsb	sy
 8008898:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800889c:	bf00      	nop
 800889e:	3708      	adds	r7, #8
 80088a0:	46bd      	mov	sp, r7
 80088a2:	bd80      	pop	{r7, pc}
 80088a4:	20000644 	.word	0x20000644
 80088a8:	20000544 	.word	0x20000544
 80088ac:	20000650 	.word	0x20000650
 80088b0:	20000660 	.word	0x20000660
 80088b4:	2000064c 	.word	0x2000064c
 80088b8:	20000548 	.word	0x20000548
 80088bc:	e000ed04 	.word	0xe000ed04

080088c0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b08a      	sub	sp, #40	; 0x28
 80088c4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80088c6:	2300      	movs	r3, #0
 80088c8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80088ca:	2300      	movs	r3, #0
 80088cc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80088ce:	463a      	mov	r2, r7
 80088d0:	1d39      	adds	r1, r7, #4
 80088d2:	f107 0308 	add.w	r3, r7, #8
 80088d6:	4618      	mov	r0, r3
 80088d8:	f7f8 fe86 	bl	80015e8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80088dc:	6839      	ldr	r1, [r7, #0]
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	68ba      	ldr	r2, [r7, #8]
 80088e2:	9202      	str	r2, [sp, #8]
 80088e4:	9301      	str	r3, [sp, #4]
 80088e6:	2300      	movs	r3, #0
 80088e8:	9300      	str	r3, [sp, #0]
 80088ea:	2300      	movs	r3, #0
 80088ec:	460a      	mov	r2, r1
 80088ee:	491d      	ldr	r1, [pc, #116]	; (8008964 <vTaskStartScheduler+0xa4>)
 80088f0:	481d      	ldr	r0, [pc, #116]	; (8008968 <vTaskStartScheduler+0xa8>)
 80088f2:	f7ff fe55 	bl	80085a0 <xTaskCreateStatic>
 80088f6:	4602      	mov	r2, r0
 80088f8:	4b1c      	ldr	r3, [pc, #112]	; (800896c <vTaskStartScheduler+0xac>)
 80088fa:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80088fc:	4b1b      	ldr	r3, [pc, #108]	; (800896c <vTaskStartScheduler+0xac>)
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	2b00      	cmp	r3, #0
 8008902:	d002      	beq.n	800890a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008904:	2301      	movs	r3, #1
 8008906:	617b      	str	r3, [r7, #20]
 8008908:	e001      	b.n	800890e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800890a:	2300      	movs	r3, #0
 800890c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800890e:	697b      	ldr	r3, [r7, #20]
 8008910:	2b01      	cmp	r3, #1
 8008912:	d115      	bne.n	8008940 <vTaskStartScheduler+0x80>
 8008914:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008918:	f383 8811 	msr	BASEPRI, r3
 800891c:	f3bf 8f6f 	isb	sy
 8008920:	f3bf 8f4f 	dsb	sy
 8008924:	613b      	str	r3, [r7, #16]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008926:	4b12      	ldr	r3, [pc, #72]	; (8008970 <vTaskStartScheduler+0xb0>)
 8008928:	f04f 32ff 	mov.w	r2, #4294967295
 800892c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800892e:	4b11      	ldr	r3, [pc, #68]	; (8008974 <vTaskStartScheduler+0xb4>)
 8008930:	2201      	movs	r2, #1
 8008932:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008934:	4b10      	ldr	r3, [pc, #64]	; (8008978 <vTaskStartScheduler+0xb8>)
 8008936:	2200      	movs	r2, #0
 8008938:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800893a:	f000 fe59 	bl	80095f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800893e:	e00d      	b.n	800895c <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008940:	697b      	ldr	r3, [r7, #20]
 8008942:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008946:	d109      	bne.n	800895c <vTaskStartScheduler+0x9c>
 8008948:	f04f 0350 	mov.w	r3, #80	; 0x50
 800894c:	f383 8811 	msr	BASEPRI, r3
 8008950:	f3bf 8f6f 	isb	sy
 8008954:	f3bf 8f4f 	dsb	sy
 8008958:	60fb      	str	r3, [r7, #12]
 800895a:	e7fe      	b.n	800895a <vTaskStartScheduler+0x9a>
}
 800895c:	bf00      	nop
 800895e:	3718      	adds	r7, #24
 8008960:	46bd      	mov	sp, r7
 8008962:	bd80      	pop	{r7, pc}
 8008964:	0800b530 	.word	0x0800b530
 8008968:	08008f05 	.word	0x08008f05
 800896c:	20000668 	.word	0x20000668
 8008970:	20000664 	.word	0x20000664
 8008974:	20000650 	.word	0x20000650
 8008978:	20000648 	.word	0x20000648

0800897c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800897c:	b480      	push	{r7}
 800897e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008980:	4b04      	ldr	r3, [pc, #16]	; (8008994 <vTaskSuspendAll+0x18>)
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	3301      	adds	r3, #1
 8008986:	4a03      	ldr	r2, [pc, #12]	; (8008994 <vTaskSuspendAll+0x18>)
 8008988:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800898a:	bf00      	nop
 800898c:	46bd      	mov	sp, r7
 800898e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008992:	4770      	bx	lr
 8008994:	2000066c 	.word	0x2000066c

08008998 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008998:	b580      	push	{r7, lr}
 800899a:	b084      	sub	sp, #16
 800899c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800899e:	2300      	movs	r3, #0
 80089a0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80089a2:	2300      	movs	r3, #0
 80089a4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80089a6:	4b41      	ldr	r3, [pc, #260]	; (8008aac <xTaskResumeAll+0x114>)
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d109      	bne.n	80089c2 <xTaskResumeAll+0x2a>
 80089ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089b2:	f383 8811 	msr	BASEPRI, r3
 80089b6:	f3bf 8f6f 	isb	sy
 80089ba:	f3bf 8f4f 	dsb	sy
 80089be:	603b      	str	r3, [r7, #0]
 80089c0:	e7fe      	b.n	80089c0 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80089c2:	f000 feb3 	bl	800972c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80089c6:	4b39      	ldr	r3, [pc, #228]	; (8008aac <xTaskResumeAll+0x114>)
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	3b01      	subs	r3, #1
 80089cc:	4a37      	ldr	r2, [pc, #220]	; (8008aac <xTaskResumeAll+0x114>)
 80089ce:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80089d0:	4b36      	ldr	r3, [pc, #216]	; (8008aac <xTaskResumeAll+0x114>)
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d161      	bne.n	8008a9c <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80089d8:	4b35      	ldr	r3, [pc, #212]	; (8008ab0 <xTaskResumeAll+0x118>)
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d05d      	beq.n	8008a9c <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80089e0:	e02e      	b.n	8008a40 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80089e2:	4b34      	ldr	r3, [pc, #208]	; (8008ab4 <xTaskResumeAll+0x11c>)
 80089e4:	68db      	ldr	r3, [r3, #12]
 80089e6:	68db      	ldr	r3, [r3, #12]
 80089e8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	3318      	adds	r3, #24
 80089ee:	4618      	mov	r0, r3
 80089f0:	f7fe fffa 	bl	80079e8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	3304      	adds	r3, #4
 80089f8:	4618      	mov	r0, r3
 80089fa:	f7fe fff5 	bl	80079e8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a02:	2201      	movs	r2, #1
 8008a04:	409a      	lsls	r2, r3
 8008a06:	4b2c      	ldr	r3, [pc, #176]	; (8008ab8 <xTaskResumeAll+0x120>)
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	4313      	orrs	r3, r2
 8008a0c:	4a2a      	ldr	r2, [pc, #168]	; (8008ab8 <xTaskResumeAll+0x120>)
 8008a0e:	6013      	str	r3, [r2, #0]
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a14:	4613      	mov	r3, r2
 8008a16:	009b      	lsls	r3, r3, #2
 8008a18:	4413      	add	r3, r2
 8008a1a:	009b      	lsls	r3, r3, #2
 8008a1c:	4a27      	ldr	r2, [pc, #156]	; (8008abc <xTaskResumeAll+0x124>)
 8008a1e:	441a      	add	r2, r3
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	3304      	adds	r3, #4
 8008a24:	4619      	mov	r1, r3
 8008a26:	4610      	mov	r0, r2
 8008a28:	f7fe ff81 	bl	800792e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a30:	4b23      	ldr	r3, [pc, #140]	; (8008ac0 <xTaskResumeAll+0x128>)
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a36:	429a      	cmp	r2, r3
 8008a38:	d302      	bcc.n	8008a40 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8008a3a:	4b22      	ldr	r3, [pc, #136]	; (8008ac4 <xTaskResumeAll+0x12c>)
 8008a3c:	2201      	movs	r2, #1
 8008a3e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008a40:	4b1c      	ldr	r3, [pc, #112]	; (8008ab4 <xTaskResumeAll+0x11c>)
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d1cc      	bne.n	80089e2 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d001      	beq.n	8008a52 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008a4e:	f000 fb0b 	bl	8009068 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008a52:	4b1d      	ldr	r3, [pc, #116]	; (8008ac8 <xTaskResumeAll+0x130>)
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d010      	beq.n	8008a80 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008a5e:	f000 f837 	bl	8008ad0 <xTaskIncrementTick>
 8008a62:	4603      	mov	r3, r0
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d002      	beq.n	8008a6e <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8008a68:	4b16      	ldr	r3, [pc, #88]	; (8008ac4 <xTaskResumeAll+0x12c>)
 8008a6a:	2201      	movs	r2, #1
 8008a6c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	3b01      	subs	r3, #1
 8008a72:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d1f1      	bne.n	8008a5e <xTaskResumeAll+0xc6>

						xPendedTicks = 0;
 8008a7a:	4b13      	ldr	r3, [pc, #76]	; (8008ac8 <xTaskResumeAll+0x130>)
 8008a7c:	2200      	movs	r2, #0
 8008a7e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008a80:	4b10      	ldr	r3, [pc, #64]	; (8008ac4 <xTaskResumeAll+0x12c>)
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d009      	beq.n	8008a9c <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008a88:	2301      	movs	r3, #1
 8008a8a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008a8c:	4b0f      	ldr	r3, [pc, #60]	; (8008acc <xTaskResumeAll+0x134>)
 8008a8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a92:	601a      	str	r2, [r3, #0]
 8008a94:	f3bf 8f4f 	dsb	sy
 8008a98:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008a9c:	f000 fe74 	bl	8009788 <vPortExitCritical>

	return xAlreadyYielded;
 8008aa0:	68bb      	ldr	r3, [r7, #8]
}
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	3710      	adds	r7, #16
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	bd80      	pop	{r7, pc}
 8008aaa:	bf00      	nop
 8008aac:	2000066c 	.word	0x2000066c
 8008ab0:	20000644 	.word	0x20000644
 8008ab4:	20000604 	.word	0x20000604
 8008ab8:	2000064c 	.word	0x2000064c
 8008abc:	20000548 	.word	0x20000548
 8008ac0:	20000544 	.word	0x20000544
 8008ac4:	20000658 	.word	0x20000658
 8008ac8:	20000654 	.word	0x20000654
 8008acc:	e000ed04 	.word	0xe000ed04

08008ad0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008ad0:	b580      	push	{r7, lr}
 8008ad2:	b086      	sub	sp, #24
 8008ad4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008ada:	4b4e      	ldr	r3, [pc, #312]	; (8008c14 <xTaskIncrementTick+0x144>)
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	f040 808d 	bne.w	8008bfe <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008ae4:	4b4c      	ldr	r3, [pc, #304]	; (8008c18 <xTaskIncrementTick+0x148>)
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	3301      	adds	r3, #1
 8008aea:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008aec:	4a4a      	ldr	r2, [pc, #296]	; (8008c18 <xTaskIncrementTick+0x148>)
 8008aee:	693b      	ldr	r3, [r7, #16]
 8008af0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008af2:	693b      	ldr	r3, [r7, #16]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d11f      	bne.n	8008b38 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8008af8:	4b48      	ldr	r3, [pc, #288]	; (8008c1c <xTaskIncrementTick+0x14c>)
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d009      	beq.n	8008b16 <xTaskIncrementTick+0x46>
 8008b02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b06:	f383 8811 	msr	BASEPRI, r3
 8008b0a:	f3bf 8f6f 	isb	sy
 8008b0e:	f3bf 8f4f 	dsb	sy
 8008b12:	603b      	str	r3, [r7, #0]
 8008b14:	e7fe      	b.n	8008b14 <xTaskIncrementTick+0x44>
 8008b16:	4b41      	ldr	r3, [pc, #260]	; (8008c1c <xTaskIncrementTick+0x14c>)
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	60fb      	str	r3, [r7, #12]
 8008b1c:	4b40      	ldr	r3, [pc, #256]	; (8008c20 <xTaskIncrementTick+0x150>)
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	4a3e      	ldr	r2, [pc, #248]	; (8008c1c <xTaskIncrementTick+0x14c>)
 8008b22:	6013      	str	r3, [r2, #0]
 8008b24:	4a3e      	ldr	r2, [pc, #248]	; (8008c20 <xTaskIncrementTick+0x150>)
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	6013      	str	r3, [r2, #0]
 8008b2a:	4b3e      	ldr	r3, [pc, #248]	; (8008c24 <xTaskIncrementTick+0x154>)
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	3301      	adds	r3, #1
 8008b30:	4a3c      	ldr	r2, [pc, #240]	; (8008c24 <xTaskIncrementTick+0x154>)
 8008b32:	6013      	str	r3, [r2, #0]
 8008b34:	f000 fa98 	bl	8009068 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008b38:	4b3b      	ldr	r3, [pc, #236]	; (8008c28 <xTaskIncrementTick+0x158>)
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	693a      	ldr	r2, [r7, #16]
 8008b3e:	429a      	cmp	r2, r3
 8008b40:	d348      	bcc.n	8008bd4 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008b42:	4b36      	ldr	r3, [pc, #216]	; (8008c1c <xTaskIncrementTick+0x14c>)
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d104      	bne.n	8008b56 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b4c:	4b36      	ldr	r3, [pc, #216]	; (8008c28 <xTaskIncrementTick+0x158>)
 8008b4e:	f04f 32ff 	mov.w	r2, #4294967295
 8008b52:	601a      	str	r2, [r3, #0]
					break;
 8008b54:	e03e      	b.n	8008bd4 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b56:	4b31      	ldr	r3, [pc, #196]	; (8008c1c <xTaskIncrementTick+0x14c>)
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	68db      	ldr	r3, [r3, #12]
 8008b5c:	68db      	ldr	r3, [r3, #12]
 8008b5e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008b60:	68bb      	ldr	r3, [r7, #8]
 8008b62:	685b      	ldr	r3, [r3, #4]
 8008b64:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008b66:	693a      	ldr	r2, [r7, #16]
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	429a      	cmp	r2, r3
 8008b6c:	d203      	bcs.n	8008b76 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008b6e:	4a2e      	ldr	r2, [pc, #184]	; (8008c28 <xTaskIncrementTick+0x158>)
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008b74:	e02e      	b.n	8008bd4 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008b76:	68bb      	ldr	r3, [r7, #8]
 8008b78:	3304      	adds	r3, #4
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	f7fe ff34 	bl	80079e8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008b80:	68bb      	ldr	r3, [r7, #8]
 8008b82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d004      	beq.n	8008b92 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008b88:	68bb      	ldr	r3, [r7, #8]
 8008b8a:	3318      	adds	r3, #24
 8008b8c:	4618      	mov	r0, r3
 8008b8e:	f7fe ff2b 	bl	80079e8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008b92:	68bb      	ldr	r3, [r7, #8]
 8008b94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b96:	2201      	movs	r2, #1
 8008b98:	409a      	lsls	r2, r3
 8008b9a:	4b24      	ldr	r3, [pc, #144]	; (8008c2c <xTaskIncrementTick+0x15c>)
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	4313      	orrs	r3, r2
 8008ba0:	4a22      	ldr	r2, [pc, #136]	; (8008c2c <xTaskIncrementTick+0x15c>)
 8008ba2:	6013      	str	r3, [r2, #0]
 8008ba4:	68bb      	ldr	r3, [r7, #8]
 8008ba6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ba8:	4613      	mov	r3, r2
 8008baa:	009b      	lsls	r3, r3, #2
 8008bac:	4413      	add	r3, r2
 8008bae:	009b      	lsls	r3, r3, #2
 8008bb0:	4a1f      	ldr	r2, [pc, #124]	; (8008c30 <xTaskIncrementTick+0x160>)
 8008bb2:	441a      	add	r2, r3
 8008bb4:	68bb      	ldr	r3, [r7, #8]
 8008bb6:	3304      	adds	r3, #4
 8008bb8:	4619      	mov	r1, r3
 8008bba:	4610      	mov	r0, r2
 8008bbc:	f7fe feb7 	bl	800792e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008bc0:	68bb      	ldr	r3, [r7, #8]
 8008bc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bc4:	4b1b      	ldr	r3, [pc, #108]	; (8008c34 <xTaskIncrementTick+0x164>)
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bca:	429a      	cmp	r2, r3
 8008bcc:	d3b9      	bcc.n	8008b42 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8008bce:	2301      	movs	r3, #1
 8008bd0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008bd2:	e7b6      	b.n	8008b42 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008bd4:	4b17      	ldr	r3, [pc, #92]	; (8008c34 <xTaskIncrementTick+0x164>)
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bda:	4915      	ldr	r1, [pc, #84]	; (8008c30 <xTaskIncrementTick+0x160>)
 8008bdc:	4613      	mov	r3, r2
 8008bde:	009b      	lsls	r3, r3, #2
 8008be0:	4413      	add	r3, r2
 8008be2:	009b      	lsls	r3, r3, #2
 8008be4:	440b      	add	r3, r1
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	2b01      	cmp	r3, #1
 8008bea:	d901      	bls.n	8008bf0 <xTaskIncrementTick+0x120>
			{
				xSwitchRequired = pdTRUE;
 8008bec:	2301      	movs	r3, #1
 8008bee:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008bf0:	4b11      	ldr	r3, [pc, #68]	; (8008c38 <xTaskIncrementTick+0x168>)
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d007      	beq.n	8008c08 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8008bf8:	2301      	movs	r3, #1
 8008bfa:	617b      	str	r3, [r7, #20]
 8008bfc:	e004      	b.n	8008c08 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008bfe:	4b0f      	ldr	r3, [pc, #60]	; (8008c3c <xTaskIncrementTick+0x16c>)
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	3301      	adds	r3, #1
 8008c04:	4a0d      	ldr	r2, [pc, #52]	; (8008c3c <xTaskIncrementTick+0x16c>)
 8008c06:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008c08:	697b      	ldr	r3, [r7, #20]
}
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	3718      	adds	r7, #24
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	bd80      	pop	{r7, pc}
 8008c12:	bf00      	nop
 8008c14:	2000066c 	.word	0x2000066c
 8008c18:	20000648 	.word	0x20000648
 8008c1c:	200005fc 	.word	0x200005fc
 8008c20:	20000600 	.word	0x20000600
 8008c24:	2000065c 	.word	0x2000065c
 8008c28:	20000664 	.word	0x20000664
 8008c2c:	2000064c 	.word	0x2000064c
 8008c30:	20000548 	.word	0x20000548
 8008c34:	20000544 	.word	0x20000544
 8008c38:	20000658 	.word	0x20000658
 8008c3c:	20000654 	.word	0x20000654

08008c40 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008c40:	b480      	push	{r7}
 8008c42:	b087      	sub	sp, #28
 8008c44:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008c46:	4b26      	ldr	r3, [pc, #152]	; (8008ce0 <vTaskSwitchContext+0xa0>)
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d003      	beq.n	8008c56 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008c4e:	4b25      	ldr	r3, [pc, #148]	; (8008ce4 <vTaskSwitchContext+0xa4>)
 8008c50:	2201      	movs	r2, #1
 8008c52:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008c54:	e03e      	b.n	8008cd4 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8008c56:	4b23      	ldr	r3, [pc, #140]	; (8008ce4 <vTaskSwitchContext+0xa4>)
 8008c58:	2200      	movs	r2, #0
 8008c5a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c5c:	4b22      	ldr	r3, [pc, #136]	; (8008ce8 <vTaskSwitchContext+0xa8>)
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	fab3 f383 	clz	r3, r3
 8008c68:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8008c6a:	7afb      	ldrb	r3, [r7, #11]
 8008c6c:	f1c3 031f 	rsb	r3, r3, #31
 8008c70:	617b      	str	r3, [r7, #20]
 8008c72:	491e      	ldr	r1, [pc, #120]	; (8008cec <vTaskSwitchContext+0xac>)
 8008c74:	697a      	ldr	r2, [r7, #20]
 8008c76:	4613      	mov	r3, r2
 8008c78:	009b      	lsls	r3, r3, #2
 8008c7a:	4413      	add	r3, r2
 8008c7c:	009b      	lsls	r3, r3, #2
 8008c7e:	440b      	add	r3, r1
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d109      	bne.n	8008c9a <vTaskSwitchContext+0x5a>
	__asm volatile
 8008c86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c8a:	f383 8811 	msr	BASEPRI, r3
 8008c8e:	f3bf 8f6f 	isb	sy
 8008c92:	f3bf 8f4f 	dsb	sy
 8008c96:	607b      	str	r3, [r7, #4]
 8008c98:	e7fe      	b.n	8008c98 <vTaskSwitchContext+0x58>
 8008c9a:	697a      	ldr	r2, [r7, #20]
 8008c9c:	4613      	mov	r3, r2
 8008c9e:	009b      	lsls	r3, r3, #2
 8008ca0:	4413      	add	r3, r2
 8008ca2:	009b      	lsls	r3, r3, #2
 8008ca4:	4a11      	ldr	r2, [pc, #68]	; (8008cec <vTaskSwitchContext+0xac>)
 8008ca6:	4413      	add	r3, r2
 8008ca8:	613b      	str	r3, [r7, #16]
 8008caa:	693b      	ldr	r3, [r7, #16]
 8008cac:	685b      	ldr	r3, [r3, #4]
 8008cae:	685a      	ldr	r2, [r3, #4]
 8008cb0:	693b      	ldr	r3, [r7, #16]
 8008cb2:	605a      	str	r2, [r3, #4]
 8008cb4:	693b      	ldr	r3, [r7, #16]
 8008cb6:	685a      	ldr	r2, [r3, #4]
 8008cb8:	693b      	ldr	r3, [r7, #16]
 8008cba:	3308      	adds	r3, #8
 8008cbc:	429a      	cmp	r2, r3
 8008cbe:	d104      	bne.n	8008cca <vTaskSwitchContext+0x8a>
 8008cc0:	693b      	ldr	r3, [r7, #16]
 8008cc2:	685b      	ldr	r3, [r3, #4]
 8008cc4:	685a      	ldr	r2, [r3, #4]
 8008cc6:	693b      	ldr	r3, [r7, #16]
 8008cc8:	605a      	str	r2, [r3, #4]
 8008cca:	693b      	ldr	r3, [r7, #16]
 8008ccc:	685b      	ldr	r3, [r3, #4]
 8008cce:	68db      	ldr	r3, [r3, #12]
 8008cd0:	4a07      	ldr	r2, [pc, #28]	; (8008cf0 <vTaskSwitchContext+0xb0>)
 8008cd2:	6013      	str	r3, [r2, #0]
}
 8008cd4:	bf00      	nop
 8008cd6:	371c      	adds	r7, #28
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cde:	4770      	bx	lr
 8008ce0:	2000066c 	.word	0x2000066c
 8008ce4:	20000658 	.word	0x20000658
 8008ce8:	2000064c 	.word	0x2000064c
 8008cec:	20000548 	.word	0x20000548
 8008cf0:	20000544 	.word	0x20000544

08008cf4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008cf4:	b580      	push	{r7, lr}
 8008cf6:	b084      	sub	sp, #16
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
 8008cfc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d109      	bne.n	8008d18 <vTaskPlaceOnEventList+0x24>
 8008d04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d08:	f383 8811 	msr	BASEPRI, r3
 8008d0c:	f3bf 8f6f 	isb	sy
 8008d10:	f3bf 8f4f 	dsb	sy
 8008d14:	60fb      	str	r3, [r7, #12]
 8008d16:	e7fe      	b.n	8008d16 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008d18:	4b07      	ldr	r3, [pc, #28]	; (8008d38 <vTaskPlaceOnEventList+0x44>)
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	3318      	adds	r3, #24
 8008d1e:	4619      	mov	r1, r3
 8008d20:	6878      	ldr	r0, [r7, #4]
 8008d22:	f7fe fe28 	bl	8007976 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008d26:	2101      	movs	r1, #1
 8008d28:	6838      	ldr	r0, [r7, #0]
 8008d2a:	f000 fb75 	bl	8009418 <prvAddCurrentTaskToDelayedList>
}
 8008d2e:	bf00      	nop
 8008d30:	3710      	adds	r7, #16
 8008d32:	46bd      	mov	sp, r7
 8008d34:	bd80      	pop	{r7, pc}
 8008d36:	bf00      	nop
 8008d38:	20000544 	.word	0x20000544

08008d3c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008d3c:	b580      	push	{r7, lr}
 8008d3e:	b086      	sub	sp, #24
 8008d40:	af00      	add	r7, sp, #0
 8008d42:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	68db      	ldr	r3, [r3, #12]
 8008d48:	68db      	ldr	r3, [r3, #12]
 8008d4a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008d4c:	693b      	ldr	r3, [r7, #16]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d109      	bne.n	8008d66 <xTaskRemoveFromEventList+0x2a>
 8008d52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d56:	f383 8811 	msr	BASEPRI, r3
 8008d5a:	f3bf 8f6f 	isb	sy
 8008d5e:	f3bf 8f4f 	dsb	sy
 8008d62:	60fb      	str	r3, [r7, #12]
 8008d64:	e7fe      	b.n	8008d64 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008d66:	693b      	ldr	r3, [r7, #16]
 8008d68:	3318      	adds	r3, #24
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	f7fe fe3c 	bl	80079e8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d70:	4b1d      	ldr	r3, [pc, #116]	; (8008de8 <xTaskRemoveFromEventList+0xac>)
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d11c      	bne.n	8008db2 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008d78:	693b      	ldr	r3, [r7, #16]
 8008d7a:	3304      	adds	r3, #4
 8008d7c:	4618      	mov	r0, r3
 8008d7e:	f7fe fe33 	bl	80079e8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008d82:	693b      	ldr	r3, [r7, #16]
 8008d84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d86:	2201      	movs	r2, #1
 8008d88:	409a      	lsls	r2, r3
 8008d8a:	4b18      	ldr	r3, [pc, #96]	; (8008dec <xTaskRemoveFromEventList+0xb0>)
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	4313      	orrs	r3, r2
 8008d90:	4a16      	ldr	r2, [pc, #88]	; (8008dec <xTaskRemoveFromEventList+0xb0>)
 8008d92:	6013      	str	r3, [r2, #0]
 8008d94:	693b      	ldr	r3, [r7, #16]
 8008d96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d98:	4613      	mov	r3, r2
 8008d9a:	009b      	lsls	r3, r3, #2
 8008d9c:	4413      	add	r3, r2
 8008d9e:	009b      	lsls	r3, r3, #2
 8008da0:	4a13      	ldr	r2, [pc, #76]	; (8008df0 <xTaskRemoveFromEventList+0xb4>)
 8008da2:	441a      	add	r2, r3
 8008da4:	693b      	ldr	r3, [r7, #16]
 8008da6:	3304      	adds	r3, #4
 8008da8:	4619      	mov	r1, r3
 8008daa:	4610      	mov	r0, r2
 8008dac:	f7fe fdbf 	bl	800792e <vListInsertEnd>
 8008db0:	e005      	b.n	8008dbe <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008db2:	693b      	ldr	r3, [r7, #16]
 8008db4:	3318      	adds	r3, #24
 8008db6:	4619      	mov	r1, r3
 8008db8:	480e      	ldr	r0, [pc, #56]	; (8008df4 <xTaskRemoveFromEventList+0xb8>)
 8008dba:	f7fe fdb8 	bl	800792e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008dbe:	693b      	ldr	r3, [r7, #16]
 8008dc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008dc2:	4b0d      	ldr	r3, [pc, #52]	; (8008df8 <xTaskRemoveFromEventList+0xbc>)
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dc8:	429a      	cmp	r2, r3
 8008dca:	d905      	bls.n	8008dd8 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008dcc:	2301      	movs	r3, #1
 8008dce:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008dd0:	4b0a      	ldr	r3, [pc, #40]	; (8008dfc <xTaskRemoveFromEventList+0xc0>)
 8008dd2:	2201      	movs	r2, #1
 8008dd4:	601a      	str	r2, [r3, #0]
 8008dd6:	e001      	b.n	8008ddc <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8008dd8:	2300      	movs	r3, #0
 8008dda:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008ddc:	697b      	ldr	r3, [r7, #20]
}
 8008dde:	4618      	mov	r0, r3
 8008de0:	3718      	adds	r7, #24
 8008de2:	46bd      	mov	sp, r7
 8008de4:	bd80      	pop	{r7, pc}
 8008de6:	bf00      	nop
 8008de8:	2000066c 	.word	0x2000066c
 8008dec:	2000064c 	.word	0x2000064c
 8008df0:	20000548 	.word	0x20000548
 8008df4:	20000604 	.word	0x20000604
 8008df8:	20000544 	.word	0x20000544
 8008dfc:	20000658 	.word	0x20000658

08008e00 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008e00:	b480      	push	{r7}
 8008e02:	b083      	sub	sp, #12
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008e08:	4b06      	ldr	r3, [pc, #24]	; (8008e24 <vTaskInternalSetTimeOutState+0x24>)
 8008e0a:	681a      	ldr	r2, [r3, #0]
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008e10:	4b05      	ldr	r3, [pc, #20]	; (8008e28 <vTaskInternalSetTimeOutState+0x28>)
 8008e12:	681a      	ldr	r2, [r3, #0]
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	605a      	str	r2, [r3, #4]
}
 8008e18:	bf00      	nop
 8008e1a:	370c      	adds	r7, #12
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e22:	4770      	bx	lr
 8008e24:	2000065c 	.word	0x2000065c
 8008e28:	20000648 	.word	0x20000648

08008e2c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b088      	sub	sp, #32
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
 8008e34:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d109      	bne.n	8008e50 <xTaskCheckForTimeOut+0x24>
 8008e3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e40:	f383 8811 	msr	BASEPRI, r3
 8008e44:	f3bf 8f6f 	isb	sy
 8008e48:	f3bf 8f4f 	dsb	sy
 8008e4c:	613b      	str	r3, [r7, #16]
 8008e4e:	e7fe      	b.n	8008e4e <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8008e50:	683b      	ldr	r3, [r7, #0]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d109      	bne.n	8008e6a <xTaskCheckForTimeOut+0x3e>
 8008e56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e5a:	f383 8811 	msr	BASEPRI, r3
 8008e5e:	f3bf 8f6f 	isb	sy
 8008e62:	f3bf 8f4f 	dsb	sy
 8008e66:	60fb      	str	r3, [r7, #12]
 8008e68:	e7fe      	b.n	8008e68 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8008e6a:	f000 fc5f 	bl	800972c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008e6e:	4b1d      	ldr	r3, [pc, #116]	; (8008ee4 <xTaskCheckForTimeOut+0xb8>)
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	685b      	ldr	r3, [r3, #4]
 8008e78:	69ba      	ldr	r2, [r7, #24]
 8008e7a:	1ad3      	subs	r3, r2, r3
 8008e7c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008e7e:	683b      	ldr	r3, [r7, #0]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e86:	d102      	bne.n	8008e8e <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008e88:	2300      	movs	r3, #0
 8008e8a:	61fb      	str	r3, [r7, #28]
 8008e8c:	e023      	b.n	8008ed6 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681a      	ldr	r2, [r3, #0]
 8008e92:	4b15      	ldr	r3, [pc, #84]	; (8008ee8 <xTaskCheckForTimeOut+0xbc>)
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	429a      	cmp	r2, r3
 8008e98:	d007      	beq.n	8008eaa <xTaskCheckForTimeOut+0x7e>
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	685b      	ldr	r3, [r3, #4]
 8008e9e:	69ba      	ldr	r2, [r7, #24]
 8008ea0:	429a      	cmp	r2, r3
 8008ea2:	d302      	bcc.n	8008eaa <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008ea4:	2301      	movs	r3, #1
 8008ea6:	61fb      	str	r3, [r7, #28]
 8008ea8:	e015      	b.n	8008ed6 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008eaa:	683b      	ldr	r3, [r7, #0]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	697a      	ldr	r2, [r7, #20]
 8008eb0:	429a      	cmp	r2, r3
 8008eb2:	d20b      	bcs.n	8008ecc <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008eb4:	683b      	ldr	r3, [r7, #0]
 8008eb6:	681a      	ldr	r2, [r3, #0]
 8008eb8:	697b      	ldr	r3, [r7, #20]
 8008eba:	1ad2      	subs	r2, r2, r3
 8008ebc:	683b      	ldr	r3, [r7, #0]
 8008ebe:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008ec0:	6878      	ldr	r0, [r7, #4]
 8008ec2:	f7ff ff9d 	bl	8008e00 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	61fb      	str	r3, [r7, #28]
 8008eca:	e004      	b.n	8008ed6 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8008ecc:	683b      	ldr	r3, [r7, #0]
 8008ece:	2200      	movs	r2, #0
 8008ed0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008ed2:	2301      	movs	r3, #1
 8008ed4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008ed6:	f000 fc57 	bl	8009788 <vPortExitCritical>

	return xReturn;
 8008eda:	69fb      	ldr	r3, [r7, #28]
}
 8008edc:	4618      	mov	r0, r3
 8008ede:	3720      	adds	r7, #32
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	bd80      	pop	{r7, pc}
 8008ee4:	20000648 	.word	0x20000648
 8008ee8:	2000065c 	.word	0x2000065c

08008eec <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008eec:	b480      	push	{r7}
 8008eee:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008ef0:	4b03      	ldr	r3, [pc, #12]	; (8008f00 <vTaskMissedYield+0x14>)
 8008ef2:	2201      	movs	r2, #1
 8008ef4:	601a      	str	r2, [r3, #0]
}
 8008ef6:	bf00      	nop
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efe:	4770      	bx	lr
 8008f00:	20000658 	.word	0x20000658

08008f04 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008f04:	b580      	push	{r7, lr}
 8008f06:	b082      	sub	sp, #8
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008f0c:	f000 f852 	bl	8008fb4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008f10:	4b06      	ldr	r3, [pc, #24]	; (8008f2c <prvIdleTask+0x28>)
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	2b01      	cmp	r3, #1
 8008f16:	d9f9      	bls.n	8008f0c <prvIdleTask+0x8>
			{
				taskYIELD();
 8008f18:	4b05      	ldr	r3, [pc, #20]	; (8008f30 <prvIdleTask+0x2c>)
 8008f1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008f1e:	601a      	str	r2, [r3, #0]
 8008f20:	f3bf 8f4f 	dsb	sy
 8008f24:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008f28:	e7f0      	b.n	8008f0c <prvIdleTask+0x8>
 8008f2a:	bf00      	nop
 8008f2c:	20000548 	.word	0x20000548
 8008f30:	e000ed04 	.word	0xe000ed04

08008f34 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008f34:	b580      	push	{r7, lr}
 8008f36:	b082      	sub	sp, #8
 8008f38:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	607b      	str	r3, [r7, #4]
 8008f3e:	e00c      	b.n	8008f5a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008f40:	687a      	ldr	r2, [r7, #4]
 8008f42:	4613      	mov	r3, r2
 8008f44:	009b      	lsls	r3, r3, #2
 8008f46:	4413      	add	r3, r2
 8008f48:	009b      	lsls	r3, r3, #2
 8008f4a:	4a12      	ldr	r2, [pc, #72]	; (8008f94 <prvInitialiseTaskLists+0x60>)
 8008f4c:	4413      	add	r3, r2
 8008f4e:	4618      	mov	r0, r3
 8008f50:	f7fe fcc0 	bl	80078d4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	3301      	adds	r3, #1
 8008f58:	607b      	str	r3, [r7, #4]
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	2b06      	cmp	r3, #6
 8008f5e:	d9ef      	bls.n	8008f40 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008f60:	480d      	ldr	r0, [pc, #52]	; (8008f98 <prvInitialiseTaskLists+0x64>)
 8008f62:	f7fe fcb7 	bl	80078d4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008f66:	480d      	ldr	r0, [pc, #52]	; (8008f9c <prvInitialiseTaskLists+0x68>)
 8008f68:	f7fe fcb4 	bl	80078d4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008f6c:	480c      	ldr	r0, [pc, #48]	; (8008fa0 <prvInitialiseTaskLists+0x6c>)
 8008f6e:	f7fe fcb1 	bl	80078d4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008f72:	480c      	ldr	r0, [pc, #48]	; (8008fa4 <prvInitialiseTaskLists+0x70>)
 8008f74:	f7fe fcae 	bl	80078d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008f78:	480b      	ldr	r0, [pc, #44]	; (8008fa8 <prvInitialiseTaskLists+0x74>)
 8008f7a:	f7fe fcab 	bl	80078d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008f7e:	4b0b      	ldr	r3, [pc, #44]	; (8008fac <prvInitialiseTaskLists+0x78>)
 8008f80:	4a05      	ldr	r2, [pc, #20]	; (8008f98 <prvInitialiseTaskLists+0x64>)
 8008f82:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008f84:	4b0a      	ldr	r3, [pc, #40]	; (8008fb0 <prvInitialiseTaskLists+0x7c>)
 8008f86:	4a05      	ldr	r2, [pc, #20]	; (8008f9c <prvInitialiseTaskLists+0x68>)
 8008f88:	601a      	str	r2, [r3, #0]
}
 8008f8a:	bf00      	nop
 8008f8c:	3708      	adds	r7, #8
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	bd80      	pop	{r7, pc}
 8008f92:	bf00      	nop
 8008f94:	20000548 	.word	0x20000548
 8008f98:	200005d4 	.word	0x200005d4
 8008f9c:	200005e8 	.word	0x200005e8
 8008fa0:	20000604 	.word	0x20000604
 8008fa4:	20000618 	.word	0x20000618
 8008fa8:	20000630 	.word	0x20000630
 8008fac:	200005fc 	.word	0x200005fc
 8008fb0:	20000600 	.word	0x20000600

08008fb4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008fb4:	b580      	push	{r7, lr}
 8008fb6:	b082      	sub	sp, #8
 8008fb8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008fba:	e019      	b.n	8008ff0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008fbc:	f000 fbb6 	bl	800972c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008fc0:	4b0f      	ldr	r3, [pc, #60]	; (8009000 <prvCheckTasksWaitingTermination+0x4c>)
 8008fc2:	68db      	ldr	r3, [r3, #12]
 8008fc4:	68db      	ldr	r3, [r3, #12]
 8008fc6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	3304      	adds	r3, #4
 8008fcc:	4618      	mov	r0, r3
 8008fce:	f7fe fd0b 	bl	80079e8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008fd2:	4b0c      	ldr	r3, [pc, #48]	; (8009004 <prvCheckTasksWaitingTermination+0x50>)
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	3b01      	subs	r3, #1
 8008fd8:	4a0a      	ldr	r2, [pc, #40]	; (8009004 <prvCheckTasksWaitingTermination+0x50>)
 8008fda:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008fdc:	4b0a      	ldr	r3, [pc, #40]	; (8009008 <prvCheckTasksWaitingTermination+0x54>)
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	3b01      	subs	r3, #1
 8008fe2:	4a09      	ldr	r2, [pc, #36]	; (8009008 <prvCheckTasksWaitingTermination+0x54>)
 8008fe4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008fe6:	f000 fbcf 	bl	8009788 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008fea:	6878      	ldr	r0, [r7, #4]
 8008fec:	f000 f80e 	bl	800900c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008ff0:	4b05      	ldr	r3, [pc, #20]	; (8009008 <prvCheckTasksWaitingTermination+0x54>)
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d1e1      	bne.n	8008fbc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008ff8:	bf00      	nop
 8008ffa:	3708      	adds	r7, #8
 8008ffc:	46bd      	mov	sp, r7
 8008ffe:	bd80      	pop	{r7, pc}
 8009000:	20000618 	.word	0x20000618
 8009004:	20000644 	.word	0x20000644
 8009008:	2000062c 	.word	0x2000062c

0800900c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800900c:	b580      	push	{r7, lr}
 800900e:	b084      	sub	sp, #16
 8009010:	af00      	add	r7, sp, #0
 8009012:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800901a:	2b00      	cmp	r3, #0
 800901c:	d108      	bne.n	8009030 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009022:	4618      	mov	r0, r3
 8009024:	f000 fd64 	bl	8009af0 <vPortFree>
				vPortFree( pxTCB );
 8009028:	6878      	ldr	r0, [r7, #4]
 800902a:	f000 fd61 	bl	8009af0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800902e:	e017      	b.n	8009060 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009036:	2b01      	cmp	r3, #1
 8009038:	d103      	bne.n	8009042 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800903a:	6878      	ldr	r0, [r7, #4]
 800903c:	f000 fd58 	bl	8009af0 <vPortFree>
	}
 8009040:	e00e      	b.n	8009060 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009048:	2b02      	cmp	r3, #2
 800904a:	d009      	beq.n	8009060 <prvDeleteTCB+0x54>
 800904c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009050:	f383 8811 	msr	BASEPRI, r3
 8009054:	f3bf 8f6f 	isb	sy
 8009058:	f3bf 8f4f 	dsb	sy
 800905c:	60fb      	str	r3, [r7, #12]
 800905e:	e7fe      	b.n	800905e <prvDeleteTCB+0x52>
	}
 8009060:	bf00      	nop
 8009062:	3710      	adds	r7, #16
 8009064:	46bd      	mov	sp, r7
 8009066:	bd80      	pop	{r7, pc}

08009068 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009068:	b480      	push	{r7}
 800906a:	b083      	sub	sp, #12
 800906c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800906e:	4b0c      	ldr	r3, [pc, #48]	; (80090a0 <prvResetNextTaskUnblockTime+0x38>)
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d104      	bne.n	8009082 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009078:	4b0a      	ldr	r3, [pc, #40]	; (80090a4 <prvResetNextTaskUnblockTime+0x3c>)
 800907a:	f04f 32ff 	mov.w	r2, #4294967295
 800907e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009080:	e008      	b.n	8009094 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009082:	4b07      	ldr	r3, [pc, #28]	; (80090a0 <prvResetNextTaskUnblockTime+0x38>)
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	68db      	ldr	r3, [r3, #12]
 8009088:	68db      	ldr	r3, [r3, #12]
 800908a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	685b      	ldr	r3, [r3, #4]
 8009090:	4a04      	ldr	r2, [pc, #16]	; (80090a4 <prvResetNextTaskUnblockTime+0x3c>)
 8009092:	6013      	str	r3, [r2, #0]
}
 8009094:	bf00      	nop
 8009096:	370c      	adds	r7, #12
 8009098:	46bd      	mov	sp, r7
 800909a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909e:	4770      	bx	lr
 80090a0:	200005fc 	.word	0x200005fc
 80090a4:	20000664 	.word	0x20000664

080090a8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80090a8:	b480      	push	{r7}
 80090aa:	b083      	sub	sp, #12
 80090ac:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80090ae:	4b0b      	ldr	r3, [pc, #44]	; (80090dc <xTaskGetSchedulerState+0x34>)
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d102      	bne.n	80090bc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80090b6:	2301      	movs	r3, #1
 80090b8:	607b      	str	r3, [r7, #4]
 80090ba:	e008      	b.n	80090ce <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80090bc:	4b08      	ldr	r3, [pc, #32]	; (80090e0 <xTaskGetSchedulerState+0x38>)
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d102      	bne.n	80090ca <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80090c4:	2302      	movs	r3, #2
 80090c6:	607b      	str	r3, [r7, #4]
 80090c8:	e001      	b.n	80090ce <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80090ca:	2300      	movs	r3, #0
 80090cc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80090ce:	687b      	ldr	r3, [r7, #4]
	}
 80090d0:	4618      	mov	r0, r3
 80090d2:	370c      	adds	r7, #12
 80090d4:	46bd      	mov	sp, r7
 80090d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090da:	4770      	bx	lr
 80090dc:	20000650 	.word	0x20000650
 80090e0:	2000066c 	.word	0x2000066c

080090e4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b084      	sub	sp, #16
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80090f0:	2300      	movs	r3, #0
 80090f2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d05e      	beq.n	80091b8 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80090fa:	68bb      	ldr	r3, [r7, #8]
 80090fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80090fe:	4b31      	ldr	r3, [pc, #196]	; (80091c4 <xTaskPriorityInherit+0xe0>)
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009104:	429a      	cmp	r2, r3
 8009106:	d24e      	bcs.n	80091a6 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009108:	68bb      	ldr	r3, [r7, #8]
 800910a:	699b      	ldr	r3, [r3, #24]
 800910c:	2b00      	cmp	r3, #0
 800910e:	db06      	blt.n	800911e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009110:	4b2c      	ldr	r3, [pc, #176]	; (80091c4 <xTaskPriorityInherit+0xe0>)
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009116:	f1c3 0207 	rsb	r2, r3, #7
 800911a:	68bb      	ldr	r3, [r7, #8]
 800911c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800911e:	68bb      	ldr	r3, [r7, #8]
 8009120:	6959      	ldr	r1, [r3, #20]
 8009122:	68bb      	ldr	r3, [r7, #8]
 8009124:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009126:	4613      	mov	r3, r2
 8009128:	009b      	lsls	r3, r3, #2
 800912a:	4413      	add	r3, r2
 800912c:	009b      	lsls	r3, r3, #2
 800912e:	4a26      	ldr	r2, [pc, #152]	; (80091c8 <xTaskPriorityInherit+0xe4>)
 8009130:	4413      	add	r3, r2
 8009132:	4299      	cmp	r1, r3
 8009134:	d12f      	bne.n	8009196 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009136:	68bb      	ldr	r3, [r7, #8]
 8009138:	3304      	adds	r3, #4
 800913a:	4618      	mov	r0, r3
 800913c:	f7fe fc54 	bl	80079e8 <uxListRemove>
 8009140:	4603      	mov	r3, r0
 8009142:	2b00      	cmp	r3, #0
 8009144:	d10a      	bne.n	800915c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8009146:	68bb      	ldr	r3, [r7, #8]
 8009148:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800914a:	2201      	movs	r2, #1
 800914c:	fa02 f303 	lsl.w	r3, r2, r3
 8009150:	43da      	mvns	r2, r3
 8009152:	4b1e      	ldr	r3, [pc, #120]	; (80091cc <xTaskPriorityInherit+0xe8>)
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	4013      	ands	r3, r2
 8009158:	4a1c      	ldr	r2, [pc, #112]	; (80091cc <xTaskPriorityInherit+0xe8>)
 800915a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800915c:	4b19      	ldr	r3, [pc, #100]	; (80091c4 <xTaskPriorityInherit+0xe0>)
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009162:	68bb      	ldr	r3, [r7, #8]
 8009164:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009166:	68bb      	ldr	r3, [r7, #8]
 8009168:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800916a:	2201      	movs	r2, #1
 800916c:	409a      	lsls	r2, r3
 800916e:	4b17      	ldr	r3, [pc, #92]	; (80091cc <xTaskPriorityInherit+0xe8>)
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	4313      	orrs	r3, r2
 8009174:	4a15      	ldr	r2, [pc, #84]	; (80091cc <xTaskPriorityInherit+0xe8>)
 8009176:	6013      	str	r3, [r2, #0]
 8009178:	68bb      	ldr	r3, [r7, #8]
 800917a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800917c:	4613      	mov	r3, r2
 800917e:	009b      	lsls	r3, r3, #2
 8009180:	4413      	add	r3, r2
 8009182:	009b      	lsls	r3, r3, #2
 8009184:	4a10      	ldr	r2, [pc, #64]	; (80091c8 <xTaskPriorityInherit+0xe4>)
 8009186:	441a      	add	r2, r3
 8009188:	68bb      	ldr	r3, [r7, #8]
 800918a:	3304      	adds	r3, #4
 800918c:	4619      	mov	r1, r3
 800918e:	4610      	mov	r0, r2
 8009190:	f7fe fbcd 	bl	800792e <vListInsertEnd>
 8009194:	e004      	b.n	80091a0 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009196:	4b0b      	ldr	r3, [pc, #44]	; (80091c4 <xTaskPriorityInherit+0xe0>)
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800919c:	68bb      	ldr	r3, [r7, #8]
 800919e:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80091a0:	2301      	movs	r3, #1
 80091a2:	60fb      	str	r3, [r7, #12]
 80091a4:	e008      	b.n	80091b8 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80091a6:	68bb      	ldr	r3, [r7, #8]
 80091a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80091aa:	4b06      	ldr	r3, [pc, #24]	; (80091c4 <xTaskPriorityInherit+0xe0>)
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091b0:	429a      	cmp	r2, r3
 80091b2:	d201      	bcs.n	80091b8 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80091b4:	2301      	movs	r3, #1
 80091b6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80091b8:	68fb      	ldr	r3, [r7, #12]
	}
 80091ba:	4618      	mov	r0, r3
 80091bc:	3710      	adds	r7, #16
 80091be:	46bd      	mov	sp, r7
 80091c0:	bd80      	pop	{r7, pc}
 80091c2:	bf00      	nop
 80091c4:	20000544 	.word	0x20000544
 80091c8:	20000548 	.word	0x20000548
 80091cc:	2000064c 	.word	0x2000064c

080091d0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80091d0:	b580      	push	{r7, lr}
 80091d2:	b086      	sub	sp, #24
 80091d4:	af00      	add	r7, sp, #0
 80091d6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80091dc:	2300      	movs	r3, #0
 80091de:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d06c      	beq.n	80092c0 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80091e6:	4b39      	ldr	r3, [pc, #228]	; (80092cc <xTaskPriorityDisinherit+0xfc>)
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	693a      	ldr	r2, [r7, #16]
 80091ec:	429a      	cmp	r2, r3
 80091ee:	d009      	beq.n	8009204 <xTaskPriorityDisinherit+0x34>
 80091f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091f4:	f383 8811 	msr	BASEPRI, r3
 80091f8:	f3bf 8f6f 	isb	sy
 80091fc:	f3bf 8f4f 	dsb	sy
 8009200:	60fb      	str	r3, [r7, #12]
 8009202:	e7fe      	b.n	8009202 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8009204:	693b      	ldr	r3, [r7, #16]
 8009206:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009208:	2b00      	cmp	r3, #0
 800920a:	d109      	bne.n	8009220 <xTaskPriorityDisinherit+0x50>
 800920c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009210:	f383 8811 	msr	BASEPRI, r3
 8009214:	f3bf 8f6f 	isb	sy
 8009218:	f3bf 8f4f 	dsb	sy
 800921c:	60bb      	str	r3, [r7, #8]
 800921e:	e7fe      	b.n	800921e <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8009220:	693b      	ldr	r3, [r7, #16]
 8009222:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009224:	1e5a      	subs	r2, r3, #1
 8009226:	693b      	ldr	r3, [r7, #16]
 8009228:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800922a:	693b      	ldr	r3, [r7, #16]
 800922c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800922e:	693b      	ldr	r3, [r7, #16]
 8009230:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009232:	429a      	cmp	r2, r3
 8009234:	d044      	beq.n	80092c0 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009236:	693b      	ldr	r3, [r7, #16]
 8009238:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800923a:	2b00      	cmp	r3, #0
 800923c:	d140      	bne.n	80092c0 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800923e:	693b      	ldr	r3, [r7, #16]
 8009240:	3304      	adds	r3, #4
 8009242:	4618      	mov	r0, r3
 8009244:	f7fe fbd0 	bl	80079e8 <uxListRemove>
 8009248:	4603      	mov	r3, r0
 800924a:	2b00      	cmp	r3, #0
 800924c:	d115      	bne.n	800927a <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800924e:	693b      	ldr	r3, [r7, #16]
 8009250:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009252:	491f      	ldr	r1, [pc, #124]	; (80092d0 <xTaskPriorityDisinherit+0x100>)
 8009254:	4613      	mov	r3, r2
 8009256:	009b      	lsls	r3, r3, #2
 8009258:	4413      	add	r3, r2
 800925a:	009b      	lsls	r3, r3, #2
 800925c:	440b      	add	r3, r1
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	2b00      	cmp	r3, #0
 8009262:	d10a      	bne.n	800927a <xTaskPriorityDisinherit+0xaa>
 8009264:	693b      	ldr	r3, [r7, #16]
 8009266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009268:	2201      	movs	r2, #1
 800926a:	fa02 f303 	lsl.w	r3, r2, r3
 800926e:	43da      	mvns	r2, r3
 8009270:	4b18      	ldr	r3, [pc, #96]	; (80092d4 <xTaskPriorityDisinherit+0x104>)
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	4013      	ands	r3, r2
 8009276:	4a17      	ldr	r2, [pc, #92]	; (80092d4 <xTaskPriorityDisinherit+0x104>)
 8009278:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800927a:	693b      	ldr	r3, [r7, #16]
 800927c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800927e:	693b      	ldr	r3, [r7, #16]
 8009280:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009282:	693b      	ldr	r3, [r7, #16]
 8009284:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009286:	f1c3 0207 	rsb	r2, r3, #7
 800928a:	693b      	ldr	r3, [r7, #16]
 800928c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800928e:	693b      	ldr	r3, [r7, #16]
 8009290:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009292:	2201      	movs	r2, #1
 8009294:	409a      	lsls	r2, r3
 8009296:	4b0f      	ldr	r3, [pc, #60]	; (80092d4 <xTaskPriorityDisinherit+0x104>)
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	4313      	orrs	r3, r2
 800929c:	4a0d      	ldr	r2, [pc, #52]	; (80092d4 <xTaskPriorityDisinherit+0x104>)
 800929e:	6013      	str	r3, [r2, #0]
 80092a0:	693b      	ldr	r3, [r7, #16]
 80092a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092a4:	4613      	mov	r3, r2
 80092a6:	009b      	lsls	r3, r3, #2
 80092a8:	4413      	add	r3, r2
 80092aa:	009b      	lsls	r3, r3, #2
 80092ac:	4a08      	ldr	r2, [pc, #32]	; (80092d0 <xTaskPriorityDisinherit+0x100>)
 80092ae:	441a      	add	r2, r3
 80092b0:	693b      	ldr	r3, [r7, #16]
 80092b2:	3304      	adds	r3, #4
 80092b4:	4619      	mov	r1, r3
 80092b6:	4610      	mov	r0, r2
 80092b8:	f7fe fb39 	bl	800792e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80092bc:	2301      	movs	r3, #1
 80092be:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80092c0:	697b      	ldr	r3, [r7, #20]
	}
 80092c2:	4618      	mov	r0, r3
 80092c4:	3718      	adds	r7, #24
 80092c6:	46bd      	mov	sp, r7
 80092c8:	bd80      	pop	{r7, pc}
 80092ca:	bf00      	nop
 80092cc:	20000544 	.word	0x20000544
 80092d0:	20000548 	.word	0x20000548
 80092d4:	2000064c 	.word	0x2000064c

080092d8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80092d8:	b580      	push	{r7, lr}
 80092da:	b088      	sub	sp, #32
 80092dc:	af00      	add	r7, sp, #0
 80092de:	6078      	str	r0, [r7, #4]
 80092e0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80092e6:	2301      	movs	r3, #1
 80092e8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d075      	beq.n	80093dc <vTaskPriorityDisinheritAfterTimeout+0x104>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80092f0:	69bb      	ldr	r3, [r7, #24]
 80092f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d109      	bne.n	800930c <vTaskPriorityDisinheritAfterTimeout+0x34>
 80092f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092fc:	f383 8811 	msr	BASEPRI, r3
 8009300:	f3bf 8f6f 	isb	sy
 8009304:	f3bf 8f4f 	dsb	sy
 8009308:	60fb      	str	r3, [r7, #12]
 800930a:	e7fe      	b.n	800930a <vTaskPriorityDisinheritAfterTimeout+0x32>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800930c:	69bb      	ldr	r3, [r7, #24]
 800930e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009310:	683a      	ldr	r2, [r7, #0]
 8009312:	429a      	cmp	r2, r3
 8009314:	d902      	bls.n	800931c <vTaskPriorityDisinheritAfterTimeout+0x44>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009316:	683b      	ldr	r3, [r7, #0]
 8009318:	61fb      	str	r3, [r7, #28]
 800931a:	e002      	b.n	8009322 <vTaskPriorityDisinheritAfterTimeout+0x4a>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800931c:	69bb      	ldr	r3, [r7, #24]
 800931e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009320:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009322:	69bb      	ldr	r3, [r7, #24]
 8009324:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009326:	69fa      	ldr	r2, [r7, #28]
 8009328:	429a      	cmp	r2, r3
 800932a:	d057      	beq.n	80093dc <vTaskPriorityDisinheritAfterTimeout+0x104>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800932c:	69bb      	ldr	r3, [r7, #24]
 800932e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009330:	697a      	ldr	r2, [r7, #20]
 8009332:	429a      	cmp	r2, r3
 8009334:	d152      	bne.n	80093dc <vTaskPriorityDisinheritAfterTimeout+0x104>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009336:	4b2b      	ldr	r3, [pc, #172]	; (80093e4 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	69ba      	ldr	r2, [r7, #24]
 800933c:	429a      	cmp	r2, r3
 800933e:	d109      	bne.n	8009354 <vTaskPriorityDisinheritAfterTimeout+0x7c>
 8009340:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009344:	f383 8811 	msr	BASEPRI, r3
 8009348:	f3bf 8f6f 	isb	sy
 800934c:	f3bf 8f4f 	dsb	sy
 8009350:	60bb      	str	r3, [r7, #8]
 8009352:	e7fe      	b.n	8009352 <vTaskPriorityDisinheritAfterTimeout+0x7a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009354:	69bb      	ldr	r3, [r7, #24]
 8009356:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009358:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800935a:	69bb      	ldr	r3, [r7, #24]
 800935c:	69fa      	ldr	r2, [r7, #28]
 800935e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009360:	69bb      	ldr	r3, [r7, #24]
 8009362:	699b      	ldr	r3, [r3, #24]
 8009364:	2b00      	cmp	r3, #0
 8009366:	db04      	blt.n	8009372 <vTaskPriorityDisinheritAfterTimeout+0x9a>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009368:	69fb      	ldr	r3, [r7, #28]
 800936a:	f1c3 0207 	rsb	r2, r3, #7
 800936e:	69bb      	ldr	r3, [r7, #24]
 8009370:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009372:	69bb      	ldr	r3, [r7, #24]
 8009374:	6959      	ldr	r1, [r3, #20]
 8009376:	693a      	ldr	r2, [r7, #16]
 8009378:	4613      	mov	r3, r2
 800937a:	009b      	lsls	r3, r3, #2
 800937c:	4413      	add	r3, r2
 800937e:	009b      	lsls	r3, r3, #2
 8009380:	4a19      	ldr	r2, [pc, #100]	; (80093e8 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 8009382:	4413      	add	r3, r2
 8009384:	4299      	cmp	r1, r3
 8009386:	d129      	bne.n	80093dc <vTaskPriorityDisinheritAfterTimeout+0x104>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009388:	69bb      	ldr	r3, [r7, #24]
 800938a:	3304      	adds	r3, #4
 800938c:	4618      	mov	r0, r3
 800938e:	f7fe fb2b 	bl	80079e8 <uxListRemove>
 8009392:	4603      	mov	r3, r0
 8009394:	2b00      	cmp	r3, #0
 8009396:	d10a      	bne.n	80093ae <vTaskPriorityDisinheritAfterTimeout+0xd6>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8009398:	69bb      	ldr	r3, [r7, #24]
 800939a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800939c:	2201      	movs	r2, #1
 800939e:	fa02 f303 	lsl.w	r3, r2, r3
 80093a2:	43da      	mvns	r2, r3
 80093a4:	4b11      	ldr	r3, [pc, #68]	; (80093ec <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	4013      	ands	r3, r2
 80093aa:	4a10      	ldr	r2, [pc, #64]	; (80093ec <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80093ac:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80093ae:	69bb      	ldr	r3, [r7, #24]
 80093b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093b2:	2201      	movs	r2, #1
 80093b4:	409a      	lsls	r2, r3
 80093b6:	4b0d      	ldr	r3, [pc, #52]	; (80093ec <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	4313      	orrs	r3, r2
 80093bc:	4a0b      	ldr	r2, [pc, #44]	; (80093ec <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80093be:	6013      	str	r3, [r2, #0]
 80093c0:	69bb      	ldr	r3, [r7, #24]
 80093c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80093c4:	4613      	mov	r3, r2
 80093c6:	009b      	lsls	r3, r3, #2
 80093c8:	4413      	add	r3, r2
 80093ca:	009b      	lsls	r3, r3, #2
 80093cc:	4a06      	ldr	r2, [pc, #24]	; (80093e8 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 80093ce:	441a      	add	r2, r3
 80093d0:	69bb      	ldr	r3, [r7, #24]
 80093d2:	3304      	adds	r3, #4
 80093d4:	4619      	mov	r1, r3
 80093d6:	4610      	mov	r0, r2
 80093d8:	f7fe faa9 	bl	800792e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80093dc:	bf00      	nop
 80093de:	3720      	adds	r7, #32
 80093e0:	46bd      	mov	sp, r7
 80093e2:	bd80      	pop	{r7, pc}
 80093e4:	20000544 	.word	0x20000544
 80093e8:	20000548 	.word	0x20000548
 80093ec:	2000064c 	.word	0x2000064c

080093f0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80093f0:	b480      	push	{r7}
 80093f2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80093f4:	4b07      	ldr	r3, [pc, #28]	; (8009414 <pvTaskIncrementMutexHeldCount+0x24>)
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d004      	beq.n	8009406 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80093fc:	4b05      	ldr	r3, [pc, #20]	; (8009414 <pvTaskIncrementMutexHeldCount+0x24>)
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009402:	3201      	adds	r2, #1
 8009404:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8009406:	4b03      	ldr	r3, [pc, #12]	; (8009414 <pvTaskIncrementMutexHeldCount+0x24>)
 8009408:	681b      	ldr	r3, [r3, #0]
	}
 800940a:	4618      	mov	r0, r3
 800940c:	46bd      	mov	sp, r7
 800940e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009412:	4770      	bx	lr
 8009414:	20000544 	.word	0x20000544

08009418 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009418:	b580      	push	{r7, lr}
 800941a:	b084      	sub	sp, #16
 800941c:	af00      	add	r7, sp, #0
 800941e:	6078      	str	r0, [r7, #4]
 8009420:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009422:	4b29      	ldr	r3, [pc, #164]	; (80094c8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009428:	4b28      	ldr	r3, [pc, #160]	; (80094cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	3304      	adds	r3, #4
 800942e:	4618      	mov	r0, r3
 8009430:	f7fe fada 	bl	80079e8 <uxListRemove>
 8009434:	4603      	mov	r3, r0
 8009436:	2b00      	cmp	r3, #0
 8009438:	d10b      	bne.n	8009452 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800943a:	4b24      	ldr	r3, [pc, #144]	; (80094cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009440:	2201      	movs	r2, #1
 8009442:	fa02 f303 	lsl.w	r3, r2, r3
 8009446:	43da      	mvns	r2, r3
 8009448:	4b21      	ldr	r3, [pc, #132]	; (80094d0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	4013      	ands	r3, r2
 800944e:	4a20      	ldr	r2, [pc, #128]	; (80094d0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8009450:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009458:	d10a      	bne.n	8009470 <prvAddCurrentTaskToDelayedList+0x58>
 800945a:	683b      	ldr	r3, [r7, #0]
 800945c:	2b00      	cmp	r3, #0
 800945e:	d007      	beq.n	8009470 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009460:	4b1a      	ldr	r3, [pc, #104]	; (80094cc <prvAddCurrentTaskToDelayedList+0xb4>)
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	3304      	adds	r3, #4
 8009466:	4619      	mov	r1, r3
 8009468:	481a      	ldr	r0, [pc, #104]	; (80094d4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800946a:	f7fe fa60 	bl	800792e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800946e:	e026      	b.n	80094be <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009470:	68fa      	ldr	r2, [r7, #12]
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	4413      	add	r3, r2
 8009476:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009478:	4b14      	ldr	r3, [pc, #80]	; (80094cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	68ba      	ldr	r2, [r7, #8]
 800947e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009480:	68ba      	ldr	r2, [r7, #8]
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	429a      	cmp	r2, r3
 8009486:	d209      	bcs.n	800949c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009488:	4b13      	ldr	r3, [pc, #76]	; (80094d8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800948a:	681a      	ldr	r2, [r3, #0]
 800948c:	4b0f      	ldr	r3, [pc, #60]	; (80094cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	3304      	adds	r3, #4
 8009492:	4619      	mov	r1, r3
 8009494:	4610      	mov	r0, r2
 8009496:	f7fe fa6e 	bl	8007976 <vListInsert>
}
 800949a:	e010      	b.n	80094be <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800949c:	4b0f      	ldr	r3, [pc, #60]	; (80094dc <prvAddCurrentTaskToDelayedList+0xc4>)
 800949e:	681a      	ldr	r2, [r3, #0]
 80094a0:	4b0a      	ldr	r3, [pc, #40]	; (80094cc <prvAddCurrentTaskToDelayedList+0xb4>)
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	3304      	adds	r3, #4
 80094a6:	4619      	mov	r1, r3
 80094a8:	4610      	mov	r0, r2
 80094aa:	f7fe fa64 	bl	8007976 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80094ae:	4b0c      	ldr	r3, [pc, #48]	; (80094e0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	68ba      	ldr	r2, [r7, #8]
 80094b4:	429a      	cmp	r2, r3
 80094b6:	d202      	bcs.n	80094be <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80094b8:	4a09      	ldr	r2, [pc, #36]	; (80094e0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80094ba:	68bb      	ldr	r3, [r7, #8]
 80094bc:	6013      	str	r3, [r2, #0]
}
 80094be:	bf00      	nop
 80094c0:	3710      	adds	r7, #16
 80094c2:	46bd      	mov	sp, r7
 80094c4:	bd80      	pop	{r7, pc}
 80094c6:	bf00      	nop
 80094c8:	20000648 	.word	0x20000648
 80094cc:	20000544 	.word	0x20000544
 80094d0:	2000064c 	.word	0x2000064c
 80094d4:	20000630 	.word	0x20000630
 80094d8:	20000600 	.word	0x20000600
 80094dc:	200005fc 	.word	0x200005fc
 80094e0:	20000664 	.word	0x20000664

080094e4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80094e4:	b480      	push	{r7}
 80094e6:	b085      	sub	sp, #20
 80094e8:	af00      	add	r7, sp, #0
 80094ea:	60f8      	str	r0, [r7, #12]
 80094ec:	60b9      	str	r1, [r7, #8]
 80094ee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	3b04      	subs	r3, #4
 80094f4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80094fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	3b04      	subs	r3, #4
 8009502:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009504:	68bb      	ldr	r3, [r7, #8]
 8009506:	f023 0201 	bic.w	r2, r3, #1
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	3b04      	subs	r3, #4
 8009512:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009514:	4a0c      	ldr	r2, [pc, #48]	; (8009548 <pxPortInitialiseStack+0x64>)
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	3b14      	subs	r3, #20
 800951e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009520:	687a      	ldr	r2, [r7, #4]
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	3b04      	subs	r3, #4
 800952a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	f06f 0202 	mvn.w	r2, #2
 8009532:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	3b20      	subs	r3, #32
 8009538:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800953a:	68fb      	ldr	r3, [r7, #12]
}
 800953c:	4618      	mov	r0, r3
 800953e:	3714      	adds	r7, #20
 8009540:	46bd      	mov	sp, r7
 8009542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009546:	4770      	bx	lr
 8009548:	0800954d 	.word	0x0800954d

0800954c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800954c:	b480      	push	{r7}
 800954e:	b085      	sub	sp, #20
 8009550:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009552:	2300      	movs	r3, #0
 8009554:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009556:	4b11      	ldr	r3, [pc, #68]	; (800959c <prvTaskExitError+0x50>)
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800955e:	d009      	beq.n	8009574 <prvTaskExitError+0x28>
 8009560:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009564:	f383 8811 	msr	BASEPRI, r3
 8009568:	f3bf 8f6f 	isb	sy
 800956c:	f3bf 8f4f 	dsb	sy
 8009570:	60fb      	str	r3, [r7, #12]
 8009572:	e7fe      	b.n	8009572 <prvTaskExitError+0x26>
 8009574:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009578:	f383 8811 	msr	BASEPRI, r3
 800957c:	f3bf 8f6f 	isb	sy
 8009580:	f3bf 8f4f 	dsb	sy
 8009584:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009586:	bf00      	nop
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	2b00      	cmp	r3, #0
 800958c:	d0fc      	beq.n	8009588 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800958e:	bf00      	nop
 8009590:	3714      	adds	r7, #20
 8009592:	46bd      	mov	sp, r7
 8009594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009598:	4770      	bx	lr
 800959a:	bf00      	nop
 800959c:	20000090 	.word	0x20000090

080095a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80095a0:	4b07      	ldr	r3, [pc, #28]	; (80095c0 <pxCurrentTCBConst2>)
 80095a2:	6819      	ldr	r1, [r3, #0]
 80095a4:	6808      	ldr	r0, [r1, #0]
 80095a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095aa:	f380 8809 	msr	PSP, r0
 80095ae:	f3bf 8f6f 	isb	sy
 80095b2:	f04f 0000 	mov.w	r0, #0
 80095b6:	f380 8811 	msr	BASEPRI, r0
 80095ba:	4770      	bx	lr
 80095bc:	f3af 8000 	nop.w

080095c0 <pxCurrentTCBConst2>:
 80095c0:	20000544 	.word	0x20000544
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80095c4:	bf00      	nop
 80095c6:	bf00      	nop

080095c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80095c8:	4808      	ldr	r0, [pc, #32]	; (80095ec <prvPortStartFirstTask+0x24>)
 80095ca:	6800      	ldr	r0, [r0, #0]
 80095cc:	6800      	ldr	r0, [r0, #0]
 80095ce:	f380 8808 	msr	MSP, r0
 80095d2:	f04f 0000 	mov.w	r0, #0
 80095d6:	f380 8814 	msr	CONTROL, r0
 80095da:	b662      	cpsie	i
 80095dc:	b661      	cpsie	f
 80095de:	f3bf 8f4f 	dsb	sy
 80095e2:	f3bf 8f6f 	isb	sy
 80095e6:	df00      	svc	0
 80095e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80095ea:	bf00      	nop
 80095ec:	e000ed08 	.word	0xe000ed08

080095f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80095f0:	b580      	push	{r7, lr}
 80095f2:	b086      	sub	sp, #24
 80095f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80095f6:	4b44      	ldr	r3, [pc, #272]	; (8009708 <xPortStartScheduler+0x118>)
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	4a44      	ldr	r2, [pc, #272]	; (800970c <xPortStartScheduler+0x11c>)
 80095fc:	4293      	cmp	r3, r2
 80095fe:	d109      	bne.n	8009614 <xPortStartScheduler+0x24>
 8009600:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009604:	f383 8811 	msr	BASEPRI, r3
 8009608:	f3bf 8f6f 	isb	sy
 800960c:	f3bf 8f4f 	dsb	sy
 8009610:	613b      	str	r3, [r7, #16]
 8009612:	e7fe      	b.n	8009612 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009614:	4b3c      	ldr	r3, [pc, #240]	; (8009708 <xPortStartScheduler+0x118>)
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	4a3d      	ldr	r2, [pc, #244]	; (8009710 <xPortStartScheduler+0x120>)
 800961a:	4293      	cmp	r3, r2
 800961c:	d109      	bne.n	8009632 <xPortStartScheduler+0x42>
 800961e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009622:	f383 8811 	msr	BASEPRI, r3
 8009626:	f3bf 8f6f 	isb	sy
 800962a:	f3bf 8f4f 	dsb	sy
 800962e:	60fb      	str	r3, [r7, #12]
 8009630:	e7fe      	b.n	8009630 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009632:	4b38      	ldr	r3, [pc, #224]	; (8009714 <xPortStartScheduler+0x124>)
 8009634:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009636:	697b      	ldr	r3, [r7, #20]
 8009638:	781b      	ldrb	r3, [r3, #0]
 800963a:	b2db      	uxtb	r3, r3
 800963c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800963e:	697b      	ldr	r3, [r7, #20]
 8009640:	22ff      	movs	r2, #255	; 0xff
 8009642:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009644:	697b      	ldr	r3, [r7, #20]
 8009646:	781b      	ldrb	r3, [r3, #0]
 8009648:	b2db      	uxtb	r3, r3
 800964a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800964c:	78fb      	ldrb	r3, [r7, #3]
 800964e:	b2db      	uxtb	r3, r3
 8009650:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009654:	b2da      	uxtb	r2, r3
 8009656:	4b30      	ldr	r3, [pc, #192]	; (8009718 <xPortStartScheduler+0x128>)
 8009658:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800965a:	4b30      	ldr	r3, [pc, #192]	; (800971c <xPortStartScheduler+0x12c>)
 800965c:	2207      	movs	r2, #7
 800965e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009660:	e009      	b.n	8009676 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8009662:	4b2e      	ldr	r3, [pc, #184]	; (800971c <xPortStartScheduler+0x12c>)
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	3b01      	subs	r3, #1
 8009668:	4a2c      	ldr	r2, [pc, #176]	; (800971c <xPortStartScheduler+0x12c>)
 800966a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800966c:	78fb      	ldrb	r3, [r7, #3]
 800966e:	b2db      	uxtb	r3, r3
 8009670:	005b      	lsls	r3, r3, #1
 8009672:	b2db      	uxtb	r3, r3
 8009674:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009676:	78fb      	ldrb	r3, [r7, #3]
 8009678:	b2db      	uxtb	r3, r3
 800967a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800967e:	2b80      	cmp	r3, #128	; 0x80
 8009680:	d0ef      	beq.n	8009662 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009682:	4b26      	ldr	r3, [pc, #152]	; (800971c <xPortStartScheduler+0x12c>)
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	f1c3 0307 	rsb	r3, r3, #7
 800968a:	2b04      	cmp	r3, #4
 800968c:	d009      	beq.n	80096a2 <xPortStartScheduler+0xb2>
 800968e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009692:	f383 8811 	msr	BASEPRI, r3
 8009696:	f3bf 8f6f 	isb	sy
 800969a:	f3bf 8f4f 	dsb	sy
 800969e:	60bb      	str	r3, [r7, #8]
 80096a0:	e7fe      	b.n	80096a0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80096a2:	4b1e      	ldr	r3, [pc, #120]	; (800971c <xPortStartScheduler+0x12c>)
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	021b      	lsls	r3, r3, #8
 80096a8:	4a1c      	ldr	r2, [pc, #112]	; (800971c <xPortStartScheduler+0x12c>)
 80096aa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80096ac:	4b1b      	ldr	r3, [pc, #108]	; (800971c <xPortStartScheduler+0x12c>)
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80096b4:	4a19      	ldr	r2, [pc, #100]	; (800971c <xPortStartScheduler+0x12c>)
 80096b6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	b2da      	uxtb	r2, r3
 80096bc:	697b      	ldr	r3, [r7, #20]
 80096be:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80096c0:	4b17      	ldr	r3, [pc, #92]	; (8009720 <xPortStartScheduler+0x130>)
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	4a16      	ldr	r2, [pc, #88]	; (8009720 <xPortStartScheduler+0x130>)
 80096c6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80096ca:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80096cc:	4b14      	ldr	r3, [pc, #80]	; (8009720 <xPortStartScheduler+0x130>)
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	4a13      	ldr	r2, [pc, #76]	; (8009720 <xPortStartScheduler+0x130>)
 80096d2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80096d6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80096d8:	f000 f8d6 	bl	8009888 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80096dc:	4b11      	ldr	r3, [pc, #68]	; (8009724 <xPortStartScheduler+0x134>)
 80096de:	2200      	movs	r2, #0
 80096e0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80096e2:	f000 f8f5 	bl	80098d0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80096e6:	4b10      	ldr	r3, [pc, #64]	; (8009728 <xPortStartScheduler+0x138>)
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	4a0f      	ldr	r2, [pc, #60]	; (8009728 <xPortStartScheduler+0x138>)
 80096ec:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80096f0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80096f2:	f7ff ff69 	bl	80095c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80096f6:	f7ff faa3 	bl	8008c40 <vTaskSwitchContext>
	prvTaskExitError();
 80096fa:	f7ff ff27 	bl	800954c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80096fe:	2300      	movs	r3, #0
}
 8009700:	4618      	mov	r0, r3
 8009702:	3718      	adds	r7, #24
 8009704:	46bd      	mov	sp, r7
 8009706:	bd80      	pop	{r7, pc}
 8009708:	e000ed00 	.word	0xe000ed00
 800970c:	410fc271 	.word	0x410fc271
 8009710:	410fc270 	.word	0x410fc270
 8009714:	e000e400 	.word	0xe000e400
 8009718:	20000670 	.word	0x20000670
 800971c:	20000674 	.word	0x20000674
 8009720:	e000ed20 	.word	0xe000ed20
 8009724:	20000090 	.word	0x20000090
 8009728:	e000ef34 	.word	0xe000ef34

0800972c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800972c:	b480      	push	{r7}
 800972e:	b083      	sub	sp, #12
 8009730:	af00      	add	r7, sp, #0
 8009732:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009736:	f383 8811 	msr	BASEPRI, r3
 800973a:	f3bf 8f6f 	isb	sy
 800973e:	f3bf 8f4f 	dsb	sy
 8009742:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009744:	4b0e      	ldr	r3, [pc, #56]	; (8009780 <vPortEnterCritical+0x54>)
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	3301      	adds	r3, #1
 800974a:	4a0d      	ldr	r2, [pc, #52]	; (8009780 <vPortEnterCritical+0x54>)
 800974c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800974e:	4b0c      	ldr	r3, [pc, #48]	; (8009780 <vPortEnterCritical+0x54>)
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	2b01      	cmp	r3, #1
 8009754:	d10e      	bne.n	8009774 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009756:	4b0b      	ldr	r3, [pc, #44]	; (8009784 <vPortEnterCritical+0x58>)
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	b2db      	uxtb	r3, r3
 800975c:	2b00      	cmp	r3, #0
 800975e:	d009      	beq.n	8009774 <vPortEnterCritical+0x48>
 8009760:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009764:	f383 8811 	msr	BASEPRI, r3
 8009768:	f3bf 8f6f 	isb	sy
 800976c:	f3bf 8f4f 	dsb	sy
 8009770:	603b      	str	r3, [r7, #0]
 8009772:	e7fe      	b.n	8009772 <vPortEnterCritical+0x46>
	}
}
 8009774:	bf00      	nop
 8009776:	370c      	adds	r7, #12
 8009778:	46bd      	mov	sp, r7
 800977a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800977e:	4770      	bx	lr
 8009780:	20000090 	.word	0x20000090
 8009784:	e000ed04 	.word	0xe000ed04

08009788 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009788:	b480      	push	{r7}
 800978a:	b083      	sub	sp, #12
 800978c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800978e:	4b11      	ldr	r3, [pc, #68]	; (80097d4 <vPortExitCritical+0x4c>)
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	2b00      	cmp	r3, #0
 8009794:	d109      	bne.n	80097aa <vPortExitCritical+0x22>
 8009796:	f04f 0350 	mov.w	r3, #80	; 0x50
 800979a:	f383 8811 	msr	BASEPRI, r3
 800979e:	f3bf 8f6f 	isb	sy
 80097a2:	f3bf 8f4f 	dsb	sy
 80097a6:	607b      	str	r3, [r7, #4]
 80097a8:	e7fe      	b.n	80097a8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80097aa:	4b0a      	ldr	r3, [pc, #40]	; (80097d4 <vPortExitCritical+0x4c>)
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	3b01      	subs	r3, #1
 80097b0:	4a08      	ldr	r2, [pc, #32]	; (80097d4 <vPortExitCritical+0x4c>)
 80097b2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80097b4:	4b07      	ldr	r3, [pc, #28]	; (80097d4 <vPortExitCritical+0x4c>)
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d104      	bne.n	80097c6 <vPortExitCritical+0x3e>
 80097bc:	2300      	movs	r3, #0
 80097be:	603b      	str	r3, [r7, #0]
	__asm volatile
 80097c0:	683b      	ldr	r3, [r7, #0]
 80097c2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80097c6:	bf00      	nop
 80097c8:	370c      	adds	r7, #12
 80097ca:	46bd      	mov	sp, r7
 80097cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d0:	4770      	bx	lr
 80097d2:	bf00      	nop
 80097d4:	20000090 	.word	0x20000090
	...

080097e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80097e0:	f3ef 8009 	mrs	r0, PSP
 80097e4:	f3bf 8f6f 	isb	sy
 80097e8:	4b15      	ldr	r3, [pc, #84]	; (8009840 <pxCurrentTCBConst>)
 80097ea:	681a      	ldr	r2, [r3, #0]
 80097ec:	f01e 0f10 	tst.w	lr, #16
 80097f0:	bf08      	it	eq
 80097f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80097f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097fa:	6010      	str	r0, [r2, #0]
 80097fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009800:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009804:	f380 8811 	msr	BASEPRI, r0
 8009808:	f3bf 8f4f 	dsb	sy
 800980c:	f3bf 8f6f 	isb	sy
 8009810:	f7ff fa16 	bl	8008c40 <vTaskSwitchContext>
 8009814:	f04f 0000 	mov.w	r0, #0
 8009818:	f380 8811 	msr	BASEPRI, r0
 800981c:	bc09      	pop	{r0, r3}
 800981e:	6819      	ldr	r1, [r3, #0]
 8009820:	6808      	ldr	r0, [r1, #0]
 8009822:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009826:	f01e 0f10 	tst.w	lr, #16
 800982a:	bf08      	it	eq
 800982c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009830:	f380 8809 	msr	PSP, r0
 8009834:	f3bf 8f6f 	isb	sy
 8009838:	4770      	bx	lr
 800983a:	bf00      	nop
 800983c:	f3af 8000 	nop.w

08009840 <pxCurrentTCBConst>:
 8009840:	20000544 	.word	0x20000544
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009844:	bf00      	nop
 8009846:	bf00      	nop

08009848 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009848:	b580      	push	{r7, lr}
 800984a:	b082      	sub	sp, #8
 800984c:	af00      	add	r7, sp, #0
	__asm volatile
 800984e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009852:	f383 8811 	msr	BASEPRI, r3
 8009856:	f3bf 8f6f 	isb	sy
 800985a:	f3bf 8f4f 	dsb	sy
 800985e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009860:	f7ff f936 	bl	8008ad0 <xTaskIncrementTick>
 8009864:	4603      	mov	r3, r0
 8009866:	2b00      	cmp	r3, #0
 8009868:	d003      	beq.n	8009872 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800986a:	4b06      	ldr	r3, [pc, #24]	; (8009884 <SysTick_Handler+0x3c>)
 800986c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009870:	601a      	str	r2, [r3, #0]
 8009872:	2300      	movs	r3, #0
 8009874:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009876:	683b      	ldr	r3, [r7, #0]
 8009878:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800987c:	bf00      	nop
 800987e:	3708      	adds	r7, #8
 8009880:	46bd      	mov	sp, r7
 8009882:	bd80      	pop	{r7, pc}
 8009884:	e000ed04 	.word	0xe000ed04

08009888 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009888:	b480      	push	{r7}
 800988a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800988c:	4b0b      	ldr	r3, [pc, #44]	; (80098bc <vPortSetupTimerInterrupt+0x34>)
 800988e:	2200      	movs	r2, #0
 8009890:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009892:	4b0b      	ldr	r3, [pc, #44]	; (80098c0 <vPortSetupTimerInterrupt+0x38>)
 8009894:	2200      	movs	r2, #0
 8009896:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009898:	4b0a      	ldr	r3, [pc, #40]	; (80098c4 <vPortSetupTimerInterrupt+0x3c>)
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	4a0a      	ldr	r2, [pc, #40]	; (80098c8 <vPortSetupTimerInterrupt+0x40>)
 800989e:	fba2 2303 	umull	r2, r3, r2, r3
 80098a2:	099b      	lsrs	r3, r3, #6
 80098a4:	4a09      	ldr	r2, [pc, #36]	; (80098cc <vPortSetupTimerInterrupt+0x44>)
 80098a6:	3b01      	subs	r3, #1
 80098a8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80098aa:	4b04      	ldr	r3, [pc, #16]	; (80098bc <vPortSetupTimerInterrupt+0x34>)
 80098ac:	2207      	movs	r2, #7
 80098ae:	601a      	str	r2, [r3, #0]
}
 80098b0:	bf00      	nop
 80098b2:	46bd      	mov	sp, r7
 80098b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b8:	4770      	bx	lr
 80098ba:	bf00      	nop
 80098bc:	e000e010 	.word	0xe000e010
 80098c0:	e000e018 	.word	0xe000e018
 80098c4:	20000070 	.word	0x20000070
 80098c8:	10624dd3 	.word	0x10624dd3
 80098cc:	e000e014 	.word	0xe000e014

080098d0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80098d0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80098e0 <vPortEnableVFP+0x10>
 80098d4:	6801      	ldr	r1, [r0, #0]
 80098d6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80098da:	6001      	str	r1, [r0, #0]
 80098dc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80098de:	bf00      	nop
 80098e0:	e000ed88 	.word	0xe000ed88

080098e4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80098e4:	b480      	push	{r7}
 80098e6:	b085      	sub	sp, #20
 80098e8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80098ea:	f3ef 8305 	mrs	r3, IPSR
 80098ee:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	2b0f      	cmp	r3, #15
 80098f4:	d913      	bls.n	800991e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80098f6:	4a16      	ldr	r2, [pc, #88]	; (8009950 <vPortValidateInterruptPriority+0x6c>)
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	4413      	add	r3, r2
 80098fc:	781b      	ldrb	r3, [r3, #0]
 80098fe:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009900:	4b14      	ldr	r3, [pc, #80]	; (8009954 <vPortValidateInterruptPriority+0x70>)
 8009902:	781b      	ldrb	r3, [r3, #0]
 8009904:	7afa      	ldrb	r2, [r7, #11]
 8009906:	429a      	cmp	r2, r3
 8009908:	d209      	bcs.n	800991e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800990a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800990e:	f383 8811 	msr	BASEPRI, r3
 8009912:	f3bf 8f6f 	isb	sy
 8009916:	f3bf 8f4f 	dsb	sy
 800991a:	607b      	str	r3, [r7, #4]
 800991c:	e7fe      	b.n	800991c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800991e:	4b0e      	ldr	r3, [pc, #56]	; (8009958 <vPortValidateInterruptPriority+0x74>)
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8009926:	4b0d      	ldr	r3, [pc, #52]	; (800995c <vPortValidateInterruptPriority+0x78>)
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	429a      	cmp	r2, r3
 800992c:	d909      	bls.n	8009942 <vPortValidateInterruptPriority+0x5e>
 800992e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009932:	f383 8811 	msr	BASEPRI, r3
 8009936:	f3bf 8f6f 	isb	sy
 800993a:	f3bf 8f4f 	dsb	sy
 800993e:	603b      	str	r3, [r7, #0]
 8009940:	e7fe      	b.n	8009940 <vPortValidateInterruptPriority+0x5c>
	}
 8009942:	bf00      	nop
 8009944:	3714      	adds	r7, #20
 8009946:	46bd      	mov	sp, r7
 8009948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994c:	4770      	bx	lr
 800994e:	bf00      	nop
 8009950:	e000e3f0 	.word	0xe000e3f0
 8009954:	20000670 	.word	0x20000670
 8009958:	e000ed0c 	.word	0xe000ed0c
 800995c:	20000674 	.word	0x20000674

08009960 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b08a      	sub	sp, #40	; 0x28
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009968:	2300      	movs	r3, #0
 800996a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800996c:	f7ff f806 	bl	800897c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009970:	4b59      	ldr	r3, [pc, #356]	; (8009ad8 <pvPortMalloc+0x178>)
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	2b00      	cmp	r3, #0
 8009976:	d101      	bne.n	800997c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009978:	f000 f91a 	bl	8009bb0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800997c:	4b57      	ldr	r3, [pc, #348]	; (8009adc <pvPortMalloc+0x17c>)
 800997e:	681a      	ldr	r2, [r3, #0]
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	4013      	ands	r3, r2
 8009984:	2b00      	cmp	r3, #0
 8009986:	f040 8091 	bne.w	8009aac <pvPortMalloc+0x14c>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d01c      	beq.n	80099ca <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8009990:	2208      	movs	r2, #8
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	4413      	add	r3, r2
 8009996:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	f003 0307 	and.w	r3, r3, #7
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d013      	beq.n	80099ca <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	f023 0307 	bic.w	r3, r3, #7
 80099a8:	3308      	adds	r3, #8
 80099aa:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	f003 0307 	and.w	r3, r3, #7
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d009      	beq.n	80099ca <pvPortMalloc+0x6a>
 80099b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099ba:	f383 8811 	msr	BASEPRI, r3
 80099be:	f3bf 8f6f 	isb	sy
 80099c2:	f3bf 8f4f 	dsb	sy
 80099c6:	617b      	str	r3, [r7, #20]
 80099c8:	e7fe      	b.n	80099c8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d06d      	beq.n	8009aac <pvPortMalloc+0x14c>
 80099d0:	4b43      	ldr	r3, [pc, #268]	; (8009ae0 <pvPortMalloc+0x180>)
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	687a      	ldr	r2, [r7, #4]
 80099d6:	429a      	cmp	r2, r3
 80099d8:	d868      	bhi.n	8009aac <pvPortMalloc+0x14c>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80099da:	4b42      	ldr	r3, [pc, #264]	; (8009ae4 <pvPortMalloc+0x184>)
 80099dc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80099de:	4b41      	ldr	r3, [pc, #260]	; (8009ae4 <pvPortMalloc+0x184>)
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80099e4:	e004      	b.n	80099f0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 80099e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099e8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80099ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80099f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099f2:	685b      	ldr	r3, [r3, #4]
 80099f4:	687a      	ldr	r2, [r7, #4]
 80099f6:	429a      	cmp	r2, r3
 80099f8:	d903      	bls.n	8009a02 <pvPortMalloc+0xa2>
 80099fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d1f1      	bne.n	80099e6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009a02:	4b35      	ldr	r3, [pc, #212]	; (8009ad8 <pvPortMalloc+0x178>)
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a08:	429a      	cmp	r2, r3
 8009a0a:	d04f      	beq.n	8009aac <pvPortMalloc+0x14c>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009a0c:	6a3b      	ldr	r3, [r7, #32]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	2208      	movs	r2, #8
 8009a12:	4413      	add	r3, r2
 8009a14:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a18:	681a      	ldr	r2, [r3, #0]
 8009a1a:	6a3b      	ldr	r3, [r7, #32]
 8009a1c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a20:	685a      	ldr	r2, [r3, #4]
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	1ad2      	subs	r2, r2, r3
 8009a26:	2308      	movs	r3, #8
 8009a28:	005b      	lsls	r3, r3, #1
 8009a2a:	429a      	cmp	r2, r3
 8009a2c:	d91e      	bls.n	8009a6c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009a2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	4413      	add	r3, r2
 8009a34:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009a36:	69bb      	ldr	r3, [r7, #24]
 8009a38:	f003 0307 	and.w	r3, r3, #7
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d009      	beq.n	8009a54 <pvPortMalloc+0xf4>
 8009a40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a44:	f383 8811 	msr	BASEPRI, r3
 8009a48:	f3bf 8f6f 	isb	sy
 8009a4c:	f3bf 8f4f 	dsb	sy
 8009a50:	613b      	str	r3, [r7, #16]
 8009a52:	e7fe      	b.n	8009a52 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a56:	685a      	ldr	r2, [r3, #4]
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	1ad2      	subs	r2, r2, r3
 8009a5c:	69bb      	ldr	r3, [r7, #24]
 8009a5e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a62:	687a      	ldr	r2, [r7, #4]
 8009a64:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009a66:	69b8      	ldr	r0, [r7, #24]
 8009a68:	f000 f904 	bl	8009c74 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009a6c:	4b1c      	ldr	r3, [pc, #112]	; (8009ae0 <pvPortMalloc+0x180>)
 8009a6e:	681a      	ldr	r2, [r3, #0]
 8009a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a72:	685b      	ldr	r3, [r3, #4]
 8009a74:	1ad3      	subs	r3, r2, r3
 8009a76:	4a1a      	ldr	r2, [pc, #104]	; (8009ae0 <pvPortMalloc+0x180>)
 8009a78:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009a7a:	4b19      	ldr	r3, [pc, #100]	; (8009ae0 <pvPortMalloc+0x180>)
 8009a7c:	681a      	ldr	r2, [r3, #0]
 8009a7e:	4b1a      	ldr	r3, [pc, #104]	; (8009ae8 <pvPortMalloc+0x188>)
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	429a      	cmp	r2, r3
 8009a84:	d203      	bcs.n	8009a8e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009a86:	4b16      	ldr	r3, [pc, #88]	; (8009ae0 <pvPortMalloc+0x180>)
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	4a17      	ldr	r2, [pc, #92]	; (8009ae8 <pvPortMalloc+0x188>)
 8009a8c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a90:	685a      	ldr	r2, [r3, #4]
 8009a92:	4b12      	ldr	r3, [pc, #72]	; (8009adc <pvPortMalloc+0x17c>)
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	431a      	orrs	r2, r3
 8009a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a9a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009aa2:	4b12      	ldr	r3, [pc, #72]	; (8009aec <pvPortMalloc+0x18c>)
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	3301      	adds	r3, #1
 8009aa8:	4a10      	ldr	r2, [pc, #64]	; (8009aec <pvPortMalloc+0x18c>)
 8009aaa:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009aac:	f7fe ff74 	bl	8008998 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009ab0:	69fb      	ldr	r3, [r7, #28]
 8009ab2:	f003 0307 	and.w	r3, r3, #7
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d009      	beq.n	8009ace <pvPortMalloc+0x16e>
 8009aba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009abe:	f383 8811 	msr	BASEPRI, r3
 8009ac2:	f3bf 8f6f 	isb	sy
 8009ac6:	f3bf 8f4f 	dsb	sy
 8009aca:	60fb      	str	r3, [r7, #12]
 8009acc:	e7fe      	b.n	8009acc <pvPortMalloc+0x16c>
	return pvReturn;
 8009ace:	69fb      	ldr	r3, [r7, #28]
}
 8009ad0:	4618      	mov	r0, r3
 8009ad2:	3728      	adds	r7, #40	; 0x28
 8009ad4:	46bd      	mov	sp, r7
 8009ad6:	bd80      	pop	{r7, pc}
 8009ad8:	20004280 	.word	0x20004280
 8009adc:	20004294 	.word	0x20004294
 8009ae0:	20004284 	.word	0x20004284
 8009ae4:	20004278 	.word	0x20004278
 8009ae8:	20004288 	.word	0x20004288
 8009aec:	2000428c 	.word	0x2000428c

08009af0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	b086      	sub	sp, #24
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d04b      	beq.n	8009b9a <vPortFree+0xaa>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009b02:	2308      	movs	r3, #8
 8009b04:	425b      	negs	r3, r3
 8009b06:	697a      	ldr	r2, [r7, #20]
 8009b08:	4413      	add	r3, r2
 8009b0a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009b0c:	697b      	ldr	r3, [r7, #20]
 8009b0e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009b10:	693b      	ldr	r3, [r7, #16]
 8009b12:	685a      	ldr	r2, [r3, #4]
 8009b14:	4b23      	ldr	r3, [pc, #140]	; (8009ba4 <vPortFree+0xb4>)
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	4013      	ands	r3, r2
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d109      	bne.n	8009b32 <vPortFree+0x42>
 8009b1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b22:	f383 8811 	msr	BASEPRI, r3
 8009b26:	f3bf 8f6f 	isb	sy
 8009b2a:	f3bf 8f4f 	dsb	sy
 8009b2e:	60fb      	str	r3, [r7, #12]
 8009b30:	e7fe      	b.n	8009b30 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009b32:	693b      	ldr	r3, [r7, #16]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d009      	beq.n	8009b4e <vPortFree+0x5e>
 8009b3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b3e:	f383 8811 	msr	BASEPRI, r3
 8009b42:	f3bf 8f6f 	isb	sy
 8009b46:	f3bf 8f4f 	dsb	sy
 8009b4a:	60bb      	str	r3, [r7, #8]
 8009b4c:	e7fe      	b.n	8009b4c <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009b4e:	693b      	ldr	r3, [r7, #16]
 8009b50:	685a      	ldr	r2, [r3, #4]
 8009b52:	4b14      	ldr	r3, [pc, #80]	; (8009ba4 <vPortFree+0xb4>)
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	4013      	ands	r3, r2
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d01e      	beq.n	8009b9a <vPortFree+0xaa>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009b5c:	693b      	ldr	r3, [r7, #16]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d11a      	bne.n	8009b9a <vPortFree+0xaa>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009b64:	693b      	ldr	r3, [r7, #16]
 8009b66:	685a      	ldr	r2, [r3, #4]
 8009b68:	4b0e      	ldr	r3, [pc, #56]	; (8009ba4 <vPortFree+0xb4>)
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	43db      	mvns	r3, r3
 8009b6e:	401a      	ands	r2, r3
 8009b70:	693b      	ldr	r3, [r7, #16]
 8009b72:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009b74:	f7fe ff02 	bl	800897c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009b78:	693b      	ldr	r3, [r7, #16]
 8009b7a:	685a      	ldr	r2, [r3, #4]
 8009b7c:	4b0a      	ldr	r3, [pc, #40]	; (8009ba8 <vPortFree+0xb8>)
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	4413      	add	r3, r2
 8009b82:	4a09      	ldr	r2, [pc, #36]	; (8009ba8 <vPortFree+0xb8>)
 8009b84:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009b86:	6938      	ldr	r0, [r7, #16]
 8009b88:	f000 f874 	bl	8009c74 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009b8c:	4b07      	ldr	r3, [pc, #28]	; (8009bac <vPortFree+0xbc>)
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	3301      	adds	r3, #1
 8009b92:	4a06      	ldr	r2, [pc, #24]	; (8009bac <vPortFree+0xbc>)
 8009b94:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009b96:	f7fe feff 	bl	8008998 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009b9a:	bf00      	nop
 8009b9c:	3718      	adds	r7, #24
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	bd80      	pop	{r7, pc}
 8009ba2:	bf00      	nop
 8009ba4:	20004294 	.word	0x20004294
 8009ba8:	20004284 	.word	0x20004284
 8009bac:	20004290 	.word	0x20004290

08009bb0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009bb0:	b480      	push	{r7}
 8009bb2:	b085      	sub	sp, #20
 8009bb4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009bb6:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8009bba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009bbc:	4b27      	ldr	r3, [pc, #156]	; (8009c5c <prvHeapInit+0xac>)
 8009bbe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	f003 0307 	and.w	r3, r3, #7
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d00c      	beq.n	8009be4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	3307      	adds	r3, #7
 8009bce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	f023 0307 	bic.w	r3, r3, #7
 8009bd6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009bd8:	68ba      	ldr	r2, [r7, #8]
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	1ad3      	subs	r3, r2, r3
 8009bde:	4a1f      	ldr	r2, [pc, #124]	; (8009c5c <prvHeapInit+0xac>)
 8009be0:	4413      	add	r3, r2
 8009be2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009be8:	4a1d      	ldr	r2, [pc, #116]	; (8009c60 <prvHeapInit+0xb0>)
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009bee:	4b1c      	ldr	r3, [pc, #112]	; (8009c60 <prvHeapInit+0xb0>)
 8009bf0:	2200      	movs	r2, #0
 8009bf2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	68ba      	ldr	r2, [r7, #8]
 8009bf8:	4413      	add	r3, r2
 8009bfa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009bfc:	2208      	movs	r2, #8
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	1a9b      	subs	r3, r3, r2
 8009c02:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	f023 0307 	bic.w	r3, r3, #7
 8009c0a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	4a15      	ldr	r2, [pc, #84]	; (8009c64 <prvHeapInit+0xb4>)
 8009c10:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009c12:	4b14      	ldr	r3, [pc, #80]	; (8009c64 <prvHeapInit+0xb4>)
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	2200      	movs	r2, #0
 8009c18:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009c1a:	4b12      	ldr	r3, [pc, #72]	; (8009c64 <prvHeapInit+0xb4>)
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	2200      	movs	r2, #0
 8009c20:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009c26:	683b      	ldr	r3, [r7, #0]
 8009c28:	68fa      	ldr	r2, [r7, #12]
 8009c2a:	1ad2      	subs	r2, r2, r3
 8009c2c:	683b      	ldr	r3, [r7, #0]
 8009c2e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009c30:	4b0c      	ldr	r3, [pc, #48]	; (8009c64 <prvHeapInit+0xb4>)
 8009c32:	681a      	ldr	r2, [r3, #0]
 8009c34:	683b      	ldr	r3, [r7, #0]
 8009c36:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009c38:	683b      	ldr	r3, [r7, #0]
 8009c3a:	685b      	ldr	r3, [r3, #4]
 8009c3c:	4a0a      	ldr	r2, [pc, #40]	; (8009c68 <prvHeapInit+0xb8>)
 8009c3e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009c40:	683b      	ldr	r3, [r7, #0]
 8009c42:	685b      	ldr	r3, [r3, #4]
 8009c44:	4a09      	ldr	r2, [pc, #36]	; (8009c6c <prvHeapInit+0xbc>)
 8009c46:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009c48:	4b09      	ldr	r3, [pc, #36]	; (8009c70 <prvHeapInit+0xc0>)
 8009c4a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009c4e:	601a      	str	r2, [r3, #0]
}
 8009c50:	bf00      	nop
 8009c52:	3714      	adds	r7, #20
 8009c54:	46bd      	mov	sp, r7
 8009c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c5a:	4770      	bx	lr
 8009c5c:	20000678 	.word	0x20000678
 8009c60:	20004278 	.word	0x20004278
 8009c64:	20004280 	.word	0x20004280
 8009c68:	20004288 	.word	0x20004288
 8009c6c:	20004284 	.word	0x20004284
 8009c70:	20004294 	.word	0x20004294

08009c74 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009c74:	b480      	push	{r7}
 8009c76:	b085      	sub	sp, #20
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009c7c:	4b28      	ldr	r3, [pc, #160]	; (8009d20 <prvInsertBlockIntoFreeList+0xac>)
 8009c7e:	60fb      	str	r3, [r7, #12]
 8009c80:	e002      	b.n	8009c88 <prvInsertBlockIntoFreeList+0x14>
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	60fb      	str	r3, [r7, #12]
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	687a      	ldr	r2, [r7, #4]
 8009c8e:	429a      	cmp	r2, r3
 8009c90:	d8f7      	bhi.n	8009c82 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	685b      	ldr	r3, [r3, #4]
 8009c9a:	68ba      	ldr	r2, [r7, #8]
 8009c9c:	4413      	add	r3, r2
 8009c9e:	687a      	ldr	r2, [r7, #4]
 8009ca0:	429a      	cmp	r2, r3
 8009ca2:	d108      	bne.n	8009cb6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	685a      	ldr	r2, [r3, #4]
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	685b      	ldr	r3, [r3, #4]
 8009cac:	441a      	add	r2, r3
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	685b      	ldr	r3, [r3, #4]
 8009cbe:	68ba      	ldr	r2, [r7, #8]
 8009cc0:	441a      	add	r2, r3
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	429a      	cmp	r2, r3
 8009cc8:	d118      	bne.n	8009cfc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	681a      	ldr	r2, [r3, #0]
 8009cce:	4b15      	ldr	r3, [pc, #84]	; (8009d24 <prvInsertBlockIntoFreeList+0xb0>)
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	429a      	cmp	r2, r3
 8009cd4:	d00d      	beq.n	8009cf2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	685a      	ldr	r2, [r3, #4]
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	685b      	ldr	r3, [r3, #4]
 8009ce0:	441a      	add	r2, r3
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	681a      	ldr	r2, [r3, #0]
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	601a      	str	r2, [r3, #0]
 8009cf0:	e008      	b.n	8009d04 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009cf2:	4b0c      	ldr	r3, [pc, #48]	; (8009d24 <prvInsertBlockIntoFreeList+0xb0>)
 8009cf4:	681a      	ldr	r2, [r3, #0]
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	601a      	str	r2, [r3, #0]
 8009cfa:	e003      	b.n	8009d04 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	681a      	ldr	r2, [r3, #0]
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009d04:	68fa      	ldr	r2, [r7, #12]
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	429a      	cmp	r2, r3
 8009d0a:	d002      	beq.n	8009d12 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	687a      	ldr	r2, [r7, #4]
 8009d10:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009d12:	bf00      	nop
 8009d14:	3714      	adds	r7, #20
 8009d16:	46bd      	mov	sp, r7
 8009d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1c:	4770      	bx	lr
 8009d1e:	bf00      	nop
 8009d20:	20004278 	.word	0x20004278
 8009d24:	20004280 	.word	0x20004280

08009d28 <atoi>:
 8009d28:	220a      	movs	r2, #10
 8009d2a:	2100      	movs	r1, #0
 8009d2c:	f000 b9d6 	b.w	800a0dc <strtol>

08009d30 <calloc>:
 8009d30:	4b02      	ldr	r3, [pc, #8]	; (8009d3c <calloc+0xc>)
 8009d32:	460a      	mov	r2, r1
 8009d34:	4601      	mov	r1, r0
 8009d36:	6818      	ldr	r0, [r3, #0]
 8009d38:	f000 b83f 	b.w	8009dba <_calloc_r>
 8009d3c:	20000094 	.word	0x20000094

08009d40 <__errno>:
 8009d40:	4b01      	ldr	r3, [pc, #4]	; (8009d48 <__errno+0x8>)
 8009d42:	6818      	ldr	r0, [r3, #0]
 8009d44:	4770      	bx	lr
 8009d46:	bf00      	nop
 8009d48:	20000094 	.word	0x20000094

08009d4c <__libc_init_array>:
 8009d4c:	b570      	push	{r4, r5, r6, lr}
 8009d4e:	4e0d      	ldr	r6, [pc, #52]	; (8009d84 <__libc_init_array+0x38>)
 8009d50:	4c0d      	ldr	r4, [pc, #52]	; (8009d88 <__libc_init_array+0x3c>)
 8009d52:	1ba4      	subs	r4, r4, r6
 8009d54:	10a4      	asrs	r4, r4, #2
 8009d56:	2500      	movs	r5, #0
 8009d58:	42a5      	cmp	r5, r4
 8009d5a:	d109      	bne.n	8009d70 <__libc_init_array+0x24>
 8009d5c:	4e0b      	ldr	r6, [pc, #44]	; (8009d8c <__libc_init_array+0x40>)
 8009d5e:	4c0c      	ldr	r4, [pc, #48]	; (8009d90 <__libc_init_array+0x44>)
 8009d60:	f001 f9f0 	bl	800b144 <_init>
 8009d64:	1ba4      	subs	r4, r4, r6
 8009d66:	10a4      	asrs	r4, r4, #2
 8009d68:	2500      	movs	r5, #0
 8009d6a:	42a5      	cmp	r5, r4
 8009d6c:	d105      	bne.n	8009d7a <__libc_init_array+0x2e>
 8009d6e:	bd70      	pop	{r4, r5, r6, pc}
 8009d70:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009d74:	4798      	blx	r3
 8009d76:	3501      	adds	r5, #1
 8009d78:	e7ee      	b.n	8009d58 <__libc_init_array+0xc>
 8009d7a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009d7e:	4798      	blx	r3
 8009d80:	3501      	adds	r5, #1
 8009d82:	e7f2      	b.n	8009d6a <__libc_init_array+0x1e>
 8009d84:	0800b77c 	.word	0x0800b77c
 8009d88:	0800b77c 	.word	0x0800b77c
 8009d8c:	0800b77c 	.word	0x0800b77c
 8009d90:	0800b780 	.word	0x0800b780

08009d94 <memcpy>:
 8009d94:	b510      	push	{r4, lr}
 8009d96:	1e43      	subs	r3, r0, #1
 8009d98:	440a      	add	r2, r1
 8009d9a:	4291      	cmp	r1, r2
 8009d9c:	d100      	bne.n	8009da0 <memcpy+0xc>
 8009d9e:	bd10      	pop	{r4, pc}
 8009da0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009da4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009da8:	e7f7      	b.n	8009d9a <memcpy+0x6>

08009daa <memset>:
 8009daa:	4402      	add	r2, r0
 8009dac:	4603      	mov	r3, r0
 8009dae:	4293      	cmp	r3, r2
 8009db0:	d100      	bne.n	8009db4 <memset+0xa>
 8009db2:	4770      	bx	lr
 8009db4:	f803 1b01 	strb.w	r1, [r3], #1
 8009db8:	e7f9      	b.n	8009dae <memset+0x4>

08009dba <_calloc_r>:
 8009dba:	b538      	push	{r3, r4, r5, lr}
 8009dbc:	fb02 f401 	mul.w	r4, r2, r1
 8009dc0:	4621      	mov	r1, r4
 8009dc2:	f000 f809 	bl	8009dd8 <_malloc_r>
 8009dc6:	4605      	mov	r5, r0
 8009dc8:	b118      	cbz	r0, 8009dd2 <_calloc_r+0x18>
 8009dca:	4622      	mov	r2, r4
 8009dcc:	2100      	movs	r1, #0
 8009dce:	f7ff ffec 	bl	8009daa <memset>
 8009dd2:	4628      	mov	r0, r5
 8009dd4:	bd38      	pop	{r3, r4, r5, pc}
	...

08009dd8 <_malloc_r>:
 8009dd8:	b570      	push	{r4, r5, r6, lr}
 8009dda:	1ccd      	adds	r5, r1, #3
 8009ddc:	f025 0503 	bic.w	r5, r5, #3
 8009de0:	3508      	adds	r5, #8
 8009de2:	2d0c      	cmp	r5, #12
 8009de4:	bf38      	it	cc
 8009de6:	250c      	movcc	r5, #12
 8009de8:	2d00      	cmp	r5, #0
 8009dea:	4606      	mov	r6, r0
 8009dec:	db01      	blt.n	8009df2 <_malloc_r+0x1a>
 8009dee:	42a9      	cmp	r1, r5
 8009df0:	d903      	bls.n	8009dfa <_malloc_r+0x22>
 8009df2:	230c      	movs	r3, #12
 8009df4:	6033      	str	r3, [r6, #0]
 8009df6:	2000      	movs	r0, #0
 8009df8:	bd70      	pop	{r4, r5, r6, pc}
 8009dfa:	f000 fc39 	bl	800a670 <__malloc_lock>
 8009dfe:	4a21      	ldr	r2, [pc, #132]	; (8009e84 <_malloc_r+0xac>)
 8009e00:	6814      	ldr	r4, [r2, #0]
 8009e02:	4621      	mov	r1, r4
 8009e04:	b991      	cbnz	r1, 8009e2c <_malloc_r+0x54>
 8009e06:	4c20      	ldr	r4, [pc, #128]	; (8009e88 <_malloc_r+0xb0>)
 8009e08:	6823      	ldr	r3, [r4, #0]
 8009e0a:	b91b      	cbnz	r3, 8009e14 <_malloc_r+0x3c>
 8009e0c:	4630      	mov	r0, r6
 8009e0e:	f000 f8b9 	bl	8009f84 <_sbrk_r>
 8009e12:	6020      	str	r0, [r4, #0]
 8009e14:	4629      	mov	r1, r5
 8009e16:	4630      	mov	r0, r6
 8009e18:	f000 f8b4 	bl	8009f84 <_sbrk_r>
 8009e1c:	1c43      	adds	r3, r0, #1
 8009e1e:	d124      	bne.n	8009e6a <_malloc_r+0x92>
 8009e20:	230c      	movs	r3, #12
 8009e22:	6033      	str	r3, [r6, #0]
 8009e24:	4630      	mov	r0, r6
 8009e26:	f000 fc24 	bl	800a672 <__malloc_unlock>
 8009e2a:	e7e4      	b.n	8009df6 <_malloc_r+0x1e>
 8009e2c:	680b      	ldr	r3, [r1, #0]
 8009e2e:	1b5b      	subs	r3, r3, r5
 8009e30:	d418      	bmi.n	8009e64 <_malloc_r+0x8c>
 8009e32:	2b0b      	cmp	r3, #11
 8009e34:	d90f      	bls.n	8009e56 <_malloc_r+0x7e>
 8009e36:	600b      	str	r3, [r1, #0]
 8009e38:	50cd      	str	r5, [r1, r3]
 8009e3a:	18cc      	adds	r4, r1, r3
 8009e3c:	4630      	mov	r0, r6
 8009e3e:	f000 fc18 	bl	800a672 <__malloc_unlock>
 8009e42:	f104 000b 	add.w	r0, r4, #11
 8009e46:	1d23      	adds	r3, r4, #4
 8009e48:	f020 0007 	bic.w	r0, r0, #7
 8009e4c:	1ac3      	subs	r3, r0, r3
 8009e4e:	d0d3      	beq.n	8009df8 <_malloc_r+0x20>
 8009e50:	425a      	negs	r2, r3
 8009e52:	50e2      	str	r2, [r4, r3]
 8009e54:	e7d0      	b.n	8009df8 <_malloc_r+0x20>
 8009e56:	428c      	cmp	r4, r1
 8009e58:	684b      	ldr	r3, [r1, #4]
 8009e5a:	bf16      	itet	ne
 8009e5c:	6063      	strne	r3, [r4, #4]
 8009e5e:	6013      	streq	r3, [r2, #0]
 8009e60:	460c      	movne	r4, r1
 8009e62:	e7eb      	b.n	8009e3c <_malloc_r+0x64>
 8009e64:	460c      	mov	r4, r1
 8009e66:	6849      	ldr	r1, [r1, #4]
 8009e68:	e7cc      	b.n	8009e04 <_malloc_r+0x2c>
 8009e6a:	1cc4      	adds	r4, r0, #3
 8009e6c:	f024 0403 	bic.w	r4, r4, #3
 8009e70:	42a0      	cmp	r0, r4
 8009e72:	d005      	beq.n	8009e80 <_malloc_r+0xa8>
 8009e74:	1a21      	subs	r1, r4, r0
 8009e76:	4630      	mov	r0, r6
 8009e78:	f000 f884 	bl	8009f84 <_sbrk_r>
 8009e7c:	3001      	adds	r0, #1
 8009e7e:	d0cf      	beq.n	8009e20 <_malloc_r+0x48>
 8009e80:	6025      	str	r5, [r4, #0]
 8009e82:	e7db      	b.n	8009e3c <_malloc_r+0x64>
 8009e84:	20004298 	.word	0x20004298
 8009e88:	2000429c 	.word	0x2000429c

08009e8c <iprintf>:
 8009e8c:	b40f      	push	{r0, r1, r2, r3}
 8009e8e:	4b0a      	ldr	r3, [pc, #40]	; (8009eb8 <iprintf+0x2c>)
 8009e90:	b513      	push	{r0, r1, r4, lr}
 8009e92:	681c      	ldr	r4, [r3, #0]
 8009e94:	b124      	cbz	r4, 8009ea0 <iprintf+0x14>
 8009e96:	69a3      	ldr	r3, [r4, #24]
 8009e98:	b913      	cbnz	r3, 8009ea0 <iprintf+0x14>
 8009e9a:	4620      	mov	r0, r4
 8009e9c:	f000 fae4 	bl	800a468 <__sinit>
 8009ea0:	ab05      	add	r3, sp, #20
 8009ea2:	9a04      	ldr	r2, [sp, #16]
 8009ea4:	68a1      	ldr	r1, [r4, #8]
 8009ea6:	9301      	str	r3, [sp, #4]
 8009ea8:	4620      	mov	r0, r4
 8009eaa:	f000 fdad 	bl	800aa08 <_vfiprintf_r>
 8009eae:	b002      	add	sp, #8
 8009eb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009eb4:	b004      	add	sp, #16
 8009eb6:	4770      	bx	lr
 8009eb8:	20000094 	.word	0x20000094

08009ebc <_puts_r>:
 8009ebc:	b570      	push	{r4, r5, r6, lr}
 8009ebe:	460e      	mov	r6, r1
 8009ec0:	4605      	mov	r5, r0
 8009ec2:	b118      	cbz	r0, 8009ecc <_puts_r+0x10>
 8009ec4:	6983      	ldr	r3, [r0, #24]
 8009ec6:	b90b      	cbnz	r3, 8009ecc <_puts_r+0x10>
 8009ec8:	f000 face 	bl	800a468 <__sinit>
 8009ecc:	69ab      	ldr	r3, [r5, #24]
 8009ece:	68ac      	ldr	r4, [r5, #8]
 8009ed0:	b913      	cbnz	r3, 8009ed8 <_puts_r+0x1c>
 8009ed2:	4628      	mov	r0, r5
 8009ed4:	f000 fac8 	bl	800a468 <__sinit>
 8009ed8:	4b23      	ldr	r3, [pc, #140]	; (8009f68 <_puts_r+0xac>)
 8009eda:	429c      	cmp	r4, r3
 8009edc:	d117      	bne.n	8009f0e <_puts_r+0x52>
 8009ede:	686c      	ldr	r4, [r5, #4]
 8009ee0:	89a3      	ldrh	r3, [r4, #12]
 8009ee2:	071b      	lsls	r3, r3, #28
 8009ee4:	d51d      	bpl.n	8009f22 <_puts_r+0x66>
 8009ee6:	6923      	ldr	r3, [r4, #16]
 8009ee8:	b1db      	cbz	r3, 8009f22 <_puts_r+0x66>
 8009eea:	3e01      	subs	r6, #1
 8009eec:	68a3      	ldr	r3, [r4, #8]
 8009eee:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009ef2:	3b01      	subs	r3, #1
 8009ef4:	60a3      	str	r3, [r4, #8]
 8009ef6:	b9e9      	cbnz	r1, 8009f34 <_puts_r+0x78>
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	da2e      	bge.n	8009f5a <_puts_r+0x9e>
 8009efc:	4622      	mov	r2, r4
 8009efe:	210a      	movs	r1, #10
 8009f00:	4628      	mov	r0, r5
 8009f02:	f000 f901 	bl	800a108 <__swbuf_r>
 8009f06:	3001      	adds	r0, #1
 8009f08:	d011      	beq.n	8009f2e <_puts_r+0x72>
 8009f0a:	200a      	movs	r0, #10
 8009f0c:	e011      	b.n	8009f32 <_puts_r+0x76>
 8009f0e:	4b17      	ldr	r3, [pc, #92]	; (8009f6c <_puts_r+0xb0>)
 8009f10:	429c      	cmp	r4, r3
 8009f12:	d101      	bne.n	8009f18 <_puts_r+0x5c>
 8009f14:	68ac      	ldr	r4, [r5, #8]
 8009f16:	e7e3      	b.n	8009ee0 <_puts_r+0x24>
 8009f18:	4b15      	ldr	r3, [pc, #84]	; (8009f70 <_puts_r+0xb4>)
 8009f1a:	429c      	cmp	r4, r3
 8009f1c:	bf08      	it	eq
 8009f1e:	68ec      	ldreq	r4, [r5, #12]
 8009f20:	e7de      	b.n	8009ee0 <_puts_r+0x24>
 8009f22:	4621      	mov	r1, r4
 8009f24:	4628      	mov	r0, r5
 8009f26:	f000 f941 	bl	800a1ac <__swsetup_r>
 8009f2a:	2800      	cmp	r0, #0
 8009f2c:	d0dd      	beq.n	8009eea <_puts_r+0x2e>
 8009f2e:	f04f 30ff 	mov.w	r0, #4294967295
 8009f32:	bd70      	pop	{r4, r5, r6, pc}
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	da04      	bge.n	8009f42 <_puts_r+0x86>
 8009f38:	69a2      	ldr	r2, [r4, #24]
 8009f3a:	429a      	cmp	r2, r3
 8009f3c:	dc06      	bgt.n	8009f4c <_puts_r+0x90>
 8009f3e:	290a      	cmp	r1, #10
 8009f40:	d004      	beq.n	8009f4c <_puts_r+0x90>
 8009f42:	6823      	ldr	r3, [r4, #0]
 8009f44:	1c5a      	adds	r2, r3, #1
 8009f46:	6022      	str	r2, [r4, #0]
 8009f48:	7019      	strb	r1, [r3, #0]
 8009f4a:	e7cf      	b.n	8009eec <_puts_r+0x30>
 8009f4c:	4622      	mov	r2, r4
 8009f4e:	4628      	mov	r0, r5
 8009f50:	f000 f8da 	bl	800a108 <__swbuf_r>
 8009f54:	3001      	adds	r0, #1
 8009f56:	d1c9      	bne.n	8009eec <_puts_r+0x30>
 8009f58:	e7e9      	b.n	8009f2e <_puts_r+0x72>
 8009f5a:	6823      	ldr	r3, [r4, #0]
 8009f5c:	200a      	movs	r0, #10
 8009f5e:	1c5a      	adds	r2, r3, #1
 8009f60:	6022      	str	r2, [r4, #0]
 8009f62:	7018      	strb	r0, [r3, #0]
 8009f64:	e7e5      	b.n	8009f32 <_puts_r+0x76>
 8009f66:	bf00      	nop
 8009f68:	0800b5f4 	.word	0x0800b5f4
 8009f6c:	0800b614 	.word	0x0800b614
 8009f70:	0800b5d4 	.word	0x0800b5d4

08009f74 <puts>:
 8009f74:	4b02      	ldr	r3, [pc, #8]	; (8009f80 <puts+0xc>)
 8009f76:	4601      	mov	r1, r0
 8009f78:	6818      	ldr	r0, [r3, #0]
 8009f7a:	f7ff bf9f 	b.w	8009ebc <_puts_r>
 8009f7e:	bf00      	nop
 8009f80:	20000094 	.word	0x20000094

08009f84 <_sbrk_r>:
 8009f84:	b538      	push	{r3, r4, r5, lr}
 8009f86:	4c06      	ldr	r4, [pc, #24]	; (8009fa0 <_sbrk_r+0x1c>)
 8009f88:	2300      	movs	r3, #0
 8009f8a:	4605      	mov	r5, r0
 8009f8c:	4608      	mov	r0, r1
 8009f8e:	6023      	str	r3, [r4, #0]
 8009f90:	f7f8 f872 	bl	8002078 <_sbrk>
 8009f94:	1c43      	adds	r3, r0, #1
 8009f96:	d102      	bne.n	8009f9e <_sbrk_r+0x1a>
 8009f98:	6823      	ldr	r3, [r4, #0]
 8009f9a:	b103      	cbz	r3, 8009f9e <_sbrk_r+0x1a>
 8009f9c:	602b      	str	r3, [r5, #0]
 8009f9e:	bd38      	pop	{r3, r4, r5, pc}
 8009fa0:	20004eb4 	.word	0x20004eb4

08009fa4 <siprintf>:
 8009fa4:	b40e      	push	{r1, r2, r3}
 8009fa6:	b500      	push	{lr}
 8009fa8:	b09c      	sub	sp, #112	; 0x70
 8009faa:	ab1d      	add	r3, sp, #116	; 0x74
 8009fac:	9002      	str	r0, [sp, #8]
 8009fae:	9006      	str	r0, [sp, #24]
 8009fb0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009fb4:	4809      	ldr	r0, [pc, #36]	; (8009fdc <siprintf+0x38>)
 8009fb6:	9107      	str	r1, [sp, #28]
 8009fb8:	9104      	str	r1, [sp, #16]
 8009fba:	4909      	ldr	r1, [pc, #36]	; (8009fe0 <siprintf+0x3c>)
 8009fbc:	f853 2b04 	ldr.w	r2, [r3], #4
 8009fc0:	9105      	str	r1, [sp, #20]
 8009fc2:	6800      	ldr	r0, [r0, #0]
 8009fc4:	9301      	str	r3, [sp, #4]
 8009fc6:	a902      	add	r1, sp, #8
 8009fc8:	f000 fbfc 	bl	800a7c4 <_svfiprintf_r>
 8009fcc:	9b02      	ldr	r3, [sp, #8]
 8009fce:	2200      	movs	r2, #0
 8009fd0:	701a      	strb	r2, [r3, #0]
 8009fd2:	b01c      	add	sp, #112	; 0x70
 8009fd4:	f85d eb04 	ldr.w	lr, [sp], #4
 8009fd8:	b003      	add	sp, #12
 8009fda:	4770      	bx	lr
 8009fdc:	20000094 	.word	0x20000094
 8009fe0:	ffff0208 	.word	0xffff0208

08009fe4 <_strtol_l.isra.0>:
 8009fe4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009fe8:	4680      	mov	r8, r0
 8009fea:	4689      	mov	r9, r1
 8009fec:	4692      	mov	sl, r2
 8009fee:	461e      	mov	r6, r3
 8009ff0:	460f      	mov	r7, r1
 8009ff2:	463d      	mov	r5, r7
 8009ff4:	9808      	ldr	r0, [sp, #32]
 8009ff6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009ffa:	f000 fabf 	bl	800a57c <__locale_ctype_ptr_l>
 8009ffe:	4420      	add	r0, r4
 800a000:	7843      	ldrb	r3, [r0, #1]
 800a002:	f013 0308 	ands.w	r3, r3, #8
 800a006:	d132      	bne.n	800a06e <_strtol_l.isra.0+0x8a>
 800a008:	2c2d      	cmp	r4, #45	; 0x2d
 800a00a:	d132      	bne.n	800a072 <_strtol_l.isra.0+0x8e>
 800a00c:	787c      	ldrb	r4, [r7, #1]
 800a00e:	1cbd      	adds	r5, r7, #2
 800a010:	2201      	movs	r2, #1
 800a012:	2e00      	cmp	r6, #0
 800a014:	d05d      	beq.n	800a0d2 <_strtol_l.isra.0+0xee>
 800a016:	2e10      	cmp	r6, #16
 800a018:	d109      	bne.n	800a02e <_strtol_l.isra.0+0x4a>
 800a01a:	2c30      	cmp	r4, #48	; 0x30
 800a01c:	d107      	bne.n	800a02e <_strtol_l.isra.0+0x4a>
 800a01e:	782b      	ldrb	r3, [r5, #0]
 800a020:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a024:	2b58      	cmp	r3, #88	; 0x58
 800a026:	d14f      	bne.n	800a0c8 <_strtol_l.isra.0+0xe4>
 800a028:	786c      	ldrb	r4, [r5, #1]
 800a02a:	2610      	movs	r6, #16
 800a02c:	3502      	adds	r5, #2
 800a02e:	2a00      	cmp	r2, #0
 800a030:	bf14      	ite	ne
 800a032:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800a036:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800a03a:	2700      	movs	r7, #0
 800a03c:	fbb1 fcf6 	udiv	ip, r1, r6
 800a040:	4638      	mov	r0, r7
 800a042:	fb06 1e1c 	mls	lr, r6, ip, r1
 800a046:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800a04a:	2b09      	cmp	r3, #9
 800a04c:	d817      	bhi.n	800a07e <_strtol_l.isra.0+0x9a>
 800a04e:	461c      	mov	r4, r3
 800a050:	42a6      	cmp	r6, r4
 800a052:	dd23      	ble.n	800a09c <_strtol_l.isra.0+0xb8>
 800a054:	1c7b      	adds	r3, r7, #1
 800a056:	d007      	beq.n	800a068 <_strtol_l.isra.0+0x84>
 800a058:	4584      	cmp	ip, r0
 800a05a:	d31c      	bcc.n	800a096 <_strtol_l.isra.0+0xb2>
 800a05c:	d101      	bne.n	800a062 <_strtol_l.isra.0+0x7e>
 800a05e:	45a6      	cmp	lr, r4
 800a060:	db19      	blt.n	800a096 <_strtol_l.isra.0+0xb2>
 800a062:	fb00 4006 	mla	r0, r0, r6, r4
 800a066:	2701      	movs	r7, #1
 800a068:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a06c:	e7eb      	b.n	800a046 <_strtol_l.isra.0+0x62>
 800a06e:	462f      	mov	r7, r5
 800a070:	e7bf      	b.n	8009ff2 <_strtol_l.isra.0+0xe>
 800a072:	2c2b      	cmp	r4, #43	; 0x2b
 800a074:	bf04      	itt	eq
 800a076:	1cbd      	addeq	r5, r7, #2
 800a078:	787c      	ldrbeq	r4, [r7, #1]
 800a07a:	461a      	mov	r2, r3
 800a07c:	e7c9      	b.n	800a012 <_strtol_l.isra.0+0x2e>
 800a07e:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800a082:	2b19      	cmp	r3, #25
 800a084:	d801      	bhi.n	800a08a <_strtol_l.isra.0+0xa6>
 800a086:	3c37      	subs	r4, #55	; 0x37
 800a088:	e7e2      	b.n	800a050 <_strtol_l.isra.0+0x6c>
 800a08a:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800a08e:	2b19      	cmp	r3, #25
 800a090:	d804      	bhi.n	800a09c <_strtol_l.isra.0+0xb8>
 800a092:	3c57      	subs	r4, #87	; 0x57
 800a094:	e7dc      	b.n	800a050 <_strtol_l.isra.0+0x6c>
 800a096:	f04f 37ff 	mov.w	r7, #4294967295
 800a09a:	e7e5      	b.n	800a068 <_strtol_l.isra.0+0x84>
 800a09c:	1c7b      	adds	r3, r7, #1
 800a09e:	d108      	bne.n	800a0b2 <_strtol_l.isra.0+0xce>
 800a0a0:	2322      	movs	r3, #34	; 0x22
 800a0a2:	f8c8 3000 	str.w	r3, [r8]
 800a0a6:	4608      	mov	r0, r1
 800a0a8:	f1ba 0f00 	cmp.w	sl, #0
 800a0ac:	d107      	bne.n	800a0be <_strtol_l.isra.0+0xda>
 800a0ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0b2:	b102      	cbz	r2, 800a0b6 <_strtol_l.isra.0+0xd2>
 800a0b4:	4240      	negs	r0, r0
 800a0b6:	f1ba 0f00 	cmp.w	sl, #0
 800a0ba:	d0f8      	beq.n	800a0ae <_strtol_l.isra.0+0xca>
 800a0bc:	b10f      	cbz	r7, 800a0c2 <_strtol_l.isra.0+0xde>
 800a0be:	f105 39ff 	add.w	r9, r5, #4294967295
 800a0c2:	f8ca 9000 	str.w	r9, [sl]
 800a0c6:	e7f2      	b.n	800a0ae <_strtol_l.isra.0+0xca>
 800a0c8:	2430      	movs	r4, #48	; 0x30
 800a0ca:	2e00      	cmp	r6, #0
 800a0cc:	d1af      	bne.n	800a02e <_strtol_l.isra.0+0x4a>
 800a0ce:	2608      	movs	r6, #8
 800a0d0:	e7ad      	b.n	800a02e <_strtol_l.isra.0+0x4a>
 800a0d2:	2c30      	cmp	r4, #48	; 0x30
 800a0d4:	d0a3      	beq.n	800a01e <_strtol_l.isra.0+0x3a>
 800a0d6:	260a      	movs	r6, #10
 800a0d8:	e7a9      	b.n	800a02e <_strtol_l.isra.0+0x4a>
	...

0800a0dc <strtol>:
 800a0dc:	4b08      	ldr	r3, [pc, #32]	; (800a100 <strtol+0x24>)
 800a0de:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a0e0:	681c      	ldr	r4, [r3, #0]
 800a0e2:	4d08      	ldr	r5, [pc, #32]	; (800a104 <strtol+0x28>)
 800a0e4:	6a23      	ldr	r3, [r4, #32]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	bf08      	it	eq
 800a0ea:	462b      	moveq	r3, r5
 800a0ec:	9300      	str	r3, [sp, #0]
 800a0ee:	4613      	mov	r3, r2
 800a0f0:	460a      	mov	r2, r1
 800a0f2:	4601      	mov	r1, r0
 800a0f4:	4620      	mov	r0, r4
 800a0f6:	f7ff ff75 	bl	8009fe4 <_strtol_l.isra.0>
 800a0fa:	b003      	add	sp, #12
 800a0fc:	bd30      	pop	{r4, r5, pc}
 800a0fe:	bf00      	nop
 800a100:	20000094 	.word	0x20000094
 800a104:	200000f8 	.word	0x200000f8

0800a108 <__swbuf_r>:
 800a108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a10a:	460e      	mov	r6, r1
 800a10c:	4614      	mov	r4, r2
 800a10e:	4605      	mov	r5, r0
 800a110:	b118      	cbz	r0, 800a11a <__swbuf_r+0x12>
 800a112:	6983      	ldr	r3, [r0, #24]
 800a114:	b90b      	cbnz	r3, 800a11a <__swbuf_r+0x12>
 800a116:	f000 f9a7 	bl	800a468 <__sinit>
 800a11a:	4b21      	ldr	r3, [pc, #132]	; (800a1a0 <__swbuf_r+0x98>)
 800a11c:	429c      	cmp	r4, r3
 800a11e:	d12a      	bne.n	800a176 <__swbuf_r+0x6e>
 800a120:	686c      	ldr	r4, [r5, #4]
 800a122:	69a3      	ldr	r3, [r4, #24]
 800a124:	60a3      	str	r3, [r4, #8]
 800a126:	89a3      	ldrh	r3, [r4, #12]
 800a128:	071a      	lsls	r2, r3, #28
 800a12a:	d52e      	bpl.n	800a18a <__swbuf_r+0x82>
 800a12c:	6923      	ldr	r3, [r4, #16]
 800a12e:	b363      	cbz	r3, 800a18a <__swbuf_r+0x82>
 800a130:	6923      	ldr	r3, [r4, #16]
 800a132:	6820      	ldr	r0, [r4, #0]
 800a134:	1ac0      	subs	r0, r0, r3
 800a136:	6963      	ldr	r3, [r4, #20]
 800a138:	b2f6      	uxtb	r6, r6
 800a13a:	4283      	cmp	r3, r0
 800a13c:	4637      	mov	r7, r6
 800a13e:	dc04      	bgt.n	800a14a <__swbuf_r+0x42>
 800a140:	4621      	mov	r1, r4
 800a142:	4628      	mov	r0, r5
 800a144:	f000 f926 	bl	800a394 <_fflush_r>
 800a148:	bb28      	cbnz	r0, 800a196 <__swbuf_r+0x8e>
 800a14a:	68a3      	ldr	r3, [r4, #8]
 800a14c:	3b01      	subs	r3, #1
 800a14e:	60a3      	str	r3, [r4, #8]
 800a150:	6823      	ldr	r3, [r4, #0]
 800a152:	1c5a      	adds	r2, r3, #1
 800a154:	6022      	str	r2, [r4, #0]
 800a156:	701e      	strb	r6, [r3, #0]
 800a158:	6963      	ldr	r3, [r4, #20]
 800a15a:	3001      	adds	r0, #1
 800a15c:	4283      	cmp	r3, r0
 800a15e:	d004      	beq.n	800a16a <__swbuf_r+0x62>
 800a160:	89a3      	ldrh	r3, [r4, #12]
 800a162:	07db      	lsls	r3, r3, #31
 800a164:	d519      	bpl.n	800a19a <__swbuf_r+0x92>
 800a166:	2e0a      	cmp	r6, #10
 800a168:	d117      	bne.n	800a19a <__swbuf_r+0x92>
 800a16a:	4621      	mov	r1, r4
 800a16c:	4628      	mov	r0, r5
 800a16e:	f000 f911 	bl	800a394 <_fflush_r>
 800a172:	b190      	cbz	r0, 800a19a <__swbuf_r+0x92>
 800a174:	e00f      	b.n	800a196 <__swbuf_r+0x8e>
 800a176:	4b0b      	ldr	r3, [pc, #44]	; (800a1a4 <__swbuf_r+0x9c>)
 800a178:	429c      	cmp	r4, r3
 800a17a:	d101      	bne.n	800a180 <__swbuf_r+0x78>
 800a17c:	68ac      	ldr	r4, [r5, #8]
 800a17e:	e7d0      	b.n	800a122 <__swbuf_r+0x1a>
 800a180:	4b09      	ldr	r3, [pc, #36]	; (800a1a8 <__swbuf_r+0xa0>)
 800a182:	429c      	cmp	r4, r3
 800a184:	bf08      	it	eq
 800a186:	68ec      	ldreq	r4, [r5, #12]
 800a188:	e7cb      	b.n	800a122 <__swbuf_r+0x1a>
 800a18a:	4621      	mov	r1, r4
 800a18c:	4628      	mov	r0, r5
 800a18e:	f000 f80d 	bl	800a1ac <__swsetup_r>
 800a192:	2800      	cmp	r0, #0
 800a194:	d0cc      	beq.n	800a130 <__swbuf_r+0x28>
 800a196:	f04f 37ff 	mov.w	r7, #4294967295
 800a19a:	4638      	mov	r0, r7
 800a19c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a19e:	bf00      	nop
 800a1a0:	0800b5f4 	.word	0x0800b5f4
 800a1a4:	0800b614 	.word	0x0800b614
 800a1a8:	0800b5d4 	.word	0x0800b5d4

0800a1ac <__swsetup_r>:
 800a1ac:	4b32      	ldr	r3, [pc, #200]	; (800a278 <__swsetup_r+0xcc>)
 800a1ae:	b570      	push	{r4, r5, r6, lr}
 800a1b0:	681d      	ldr	r5, [r3, #0]
 800a1b2:	4606      	mov	r6, r0
 800a1b4:	460c      	mov	r4, r1
 800a1b6:	b125      	cbz	r5, 800a1c2 <__swsetup_r+0x16>
 800a1b8:	69ab      	ldr	r3, [r5, #24]
 800a1ba:	b913      	cbnz	r3, 800a1c2 <__swsetup_r+0x16>
 800a1bc:	4628      	mov	r0, r5
 800a1be:	f000 f953 	bl	800a468 <__sinit>
 800a1c2:	4b2e      	ldr	r3, [pc, #184]	; (800a27c <__swsetup_r+0xd0>)
 800a1c4:	429c      	cmp	r4, r3
 800a1c6:	d10f      	bne.n	800a1e8 <__swsetup_r+0x3c>
 800a1c8:	686c      	ldr	r4, [r5, #4]
 800a1ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a1ce:	b29a      	uxth	r2, r3
 800a1d0:	0715      	lsls	r5, r2, #28
 800a1d2:	d42c      	bmi.n	800a22e <__swsetup_r+0x82>
 800a1d4:	06d0      	lsls	r0, r2, #27
 800a1d6:	d411      	bmi.n	800a1fc <__swsetup_r+0x50>
 800a1d8:	2209      	movs	r2, #9
 800a1da:	6032      	str	r2, [r6, #0]
 800a1dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a1e0:	81a3      	strh	r3, [r4, #12]
 800a1e2:	f04f 30ff 	mov.w	r0, #4294967295
 800a1e6:	e03e      	b.n	800a266 <__swsetup_r+0xba>
 800a1e8:	4b25      	ldr	r3, [pc, #148]	; (800a280 <__swsetup_r+0xd4>)
 800a1ea:	429c      	cmp	r4, r3
 800a1ec:	d101      	bne.n	800a1f2 <__swsetup_r+0x46>
 800a1ee:	68ac      	ldr	r4, [r5, #8]
 800a1f0:	e7eb      	b.n	800a1ca <__swsetup_r+0x1e>
 800a1f2:	4b24      	ldr	r3, [pc, #144]	; (800a284 <__swsetup_r+0xd8>)
 800a1f4:	429c      	cmp	r4, r3
 800a1f6:	bf08      	it	eq
 800a1f8:	68ec      	ldreq	r4, [r5, #12]
 800a1fa:	e7e6      	b.n	800a1ca <__swsetup_r+0x1e>
 800a1fc:	0751      	lsls	r1, r2, #29
 800a1fe:	d512      	bpl.n	800a226 <__swsetup_r+0x7a>
 800a200:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a202:	b141      	cbz	r1, 800a216 <__swsetup_r+0x6a>
 800a204:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a208:	4299      	cmp	r1, r3
 800a20a:	d002      	beq.n	800a212 <__swsetup_r+0x66>
 800a20c:	4630      	mov	r0, r6
 800a20e:	f000 fa31 	bl	800a674 <_free_r>
 800a212:	2300      	movs	r3, #0
 800a214:	6363      	str	r3, [r4, #52]	; 0x34
 800a216:	89a3      	ldrh	r3, [r4, #12]
 800a218:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a21c:	81a3      	strh	r3, [r4, #12]
 800a21e:	2300      	movs	r3, #0
 800a220:	6063      	str	r3, [r4, #4]
 800a222:	6923      	ldr	r3, [r4, #16]
 800a224:	6023      	str	r3, [r4, #0]
 800a226:	89a3      	ldrh	r3, [r4, #12]
 800a228:	f043 0308 	orr.w	r3, r3, #8
 800a22c:	81a3      	strh	r3, [r4, #12]
 800a22e:	6923      	ldr	r3, [r4, #16]
 800a230:	b94b      	cbnz	r3, 800a246 <__swsetup_r+0x9a>
 800a232:	89a3      	ldrh	r3, [r4, #12]
 800a234:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a238:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a23c:	d003      	beq.n	800a246 <__swsetup_r+0x9a>
 800a23e:	4621      	mov	r1, r4
 800a240:	4630      	mov	r0, r6
 800a242:	f000 f9c3 	bl	800a5cc <__smakebuf_r>
 800a246:	89a2      	ldrh	r2, [r4, #12]
 800a248:	f012 0301 	ands.w	r3, r2, #1
 800a24c:	d00c      	beq.n	800a268 <__swsetup_r+0xbc>
 800a24e:	2300      	movs	r3, #0
 800a250:	60a3      	str	r3, [r4, #8]
 800a252:	6963      	ldr	r3, [r4, #20]
 800a254:	425b      	negs	r3, r3
 800a256:	61a3      	str	r3, [r4, #24]
 800a258:	6923      	ldr	r3, [r4, #16]
 800a25a:	b953      	cbnz	r3, 800a272 <__swsetup_r+0xc6>
 800a25c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a260:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800a264:	d1ba      	bne.n	800a1dc <__swsetup_r+0x30>
 800a266:	bd70      	pop	{r4, r5, r6, pc}
 800a268:	0792      	lsls	r2, r2, #30
 800a26a:	bf58      	it	pl
 800a26c:	6963      	ldrpl	r3, [r4, #20]
 800a26e:	60a3      	str	r3, [r4, #8]
 800a270:	e7f2      	b.n	800a258 <__swsetup_r+0xac>
 800a272:	2000      	movs	r0, #0
 800a274:	e7f7      	b.n	800a266 <__swsetup_r+0xba>
 800a276:	bf00      	nop
 800a278:	20000094 	.word	0x20000094
 800a27c:	0800b5f4 	.word	0x0800b5f4
 800a280:	0800b614 	.word	0x0800b614
 800a284:	0800b5d4 	.word	0x0800b5d4

0800a288 <__sflush_r>:
 800a288:	898a      	ldrh	r2, [r1, #12]
 800a28a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a28e:	4605      	mov	r5, r0
 800a290:	0710      	lsls	r0, r2, #28
 800a292:	460c      	mov	r4, r1
 800a294:	d458      	bmi.n	800a348 <__sflush_r+0xc0>
 800a296:	684b      	ldr	r3, [r1, #4]
 800a298:	2b00      	cmp	r3, #0
 800a29a:	dc05      	bgt.n	800a2a8 <__sflush_r+0x20>
 800a29c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	dc02      	bgt.n	800a2a8 <__sflush_r+0x20>
 800a2a2:	2000      	movs	r0, #0
 800a2a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a2a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a2aa:	2e00      	cmp	r6, #0
 800a2ac:	d0f9      	beq.n	800a2a2 <__sflush_r+0x1a>
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a2b4:	682f      	ldr	r7, [r5, #0]
 800a2b6:	6a21      	ldr	r1, [r4, #32]
 800a2b8:	602b      	str	r3, [r5, #0]
 800a2ba:	d032      	beq.n	800a322 <__sflush_r+0x9a>
 800a2bc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a2be:	89a3      	ldrh	r3, [r4, #12]
 800a2c0:	075a      	lsls	r2, r3, #29
 800a2c2:	d505      	bpl.n	800a2d0 <__sflush_r+0x48>
 800a2c4:	6863      	ldr	r3, [r4, #4]
 800a2c6:	1ac0      	subs	r0, r0, r3
 800a2c8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a2ca:	b10b      	cbz	r3, 800a2d0 <__sflush_r+0x48>
 800a2cc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a2ce:	1ac0      	subs	r0, r0, r3
 800a2d0:	2300      	movs	r3, #0
 800a2d2:	4602      	mov	r2, r0
 800a2d4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a2d6:	6a21      	ldr	r1, [r4, #32]
 800a2d8:	4628      	mov	r0, r5
 800a2da:	47b0      	blx	r6
 800a2dc:	1c43      	adds	r3, r0, #1
 800a2de:	89a3      	ldrh	r3, [r4, #12]
 800a2e0:	d106      	bne.n	800a2f0 <__sflush_r+0x68>
 800a2e2:	6829      	ldr	r1, [r5, #0]
 800a2e4:	291d      	cmp	r1, #29
 800a2e6:	d848      	bhi.n	800a37a <__sflush_r+0xf2>
 800a2e8:	4a29      	ldr	r2, [pc, #164]	; (800a390 <__sflush_r+0x108>)
 800a2ea:	40ca      	lsrs	r2, r1
 800a2ec:	07d6      	lsls	r6, r2, #31
 800a2ee:	d544      	bpl.n	800a37a <__sflush_r+0xf2>
 800a2f0:	2200      	movs	r2, #0
 800a2f2:	6062      	str	r2, [r4, #4]
 800a2f4:	04d9      	lsls	r1, r3, #19
 800a2f6:	6922      	ldr	r2, [r4, #16]
 800a2f8:	6022      	str	r2, [r4, #0]
 800a2fa:	d504      	bpl.n	800a306 <__sflush_r+0x7e>
 800a2fc:	1c42      	adds	r2, r0, #1
 800a2fe:	d101      	bne.n	800a304 <__sflush_r+0x7c>
 800a300:	682b      	ldr	r3, [r5, #0]
 800a302:	b903      	cbnz	r3, 800a306 <__sflush_r+0x7e>
 800a304:	6560      	str	r0, [r4, #84]	; 0x54
 800a306:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a308:	602f      	str	r7, [r5, #0]
 800a30a:	2900      	cmp	r1, #0
 800a30c:	d0c9      	beq.n	800a2a2 <__sflush_r+0x1a>
 800a30e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a312:	4299      	cmp	r1, r3
 800a314:	d002      	beq.n	800a31c <__sflush_r+0x94>
 800a316:	4628      	mov	r0, r5
 800a318:	f000 f9ac 	bl	800a674 <_free_r>
 800a31c:	2000      	movs	r0, #0
 800a31e:	6360      	str	r0, [r4, #52]	; 0x34
 800a320:	e7c0      	b.n	800a2a4 <__sflush_r+0x1c>
 800a322:	2301      	movs	r3, #1
 800a324:	4628      	mov	r0, r5
 800a326:	47b0      	blx	r6
 800a328:	1c41      	adds	r1, r0, #1
 800a32a:	d1c8      	bne.n	800a2be <__sflush_r+0x36>
 800a32c:	682b      	ldr	r3, [r5, #0]
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d0c5      	beq.n	800a2be <__sflush_r+0x36>
 800a332:	2b1d      	cmp	r3, #29
 800a334:	d001      	beq.n	800a33a <__sflush_r+0xb2>
 800a336:	2b16      	cmp	r3, #22
 800a338:	d101      	bne.n	800a33e <__sflush_r+0xb6>
 800a33a:	602f      	str	r7, [r5, #0]
 800a33c:	e7b1      	b.n	800a2a2 <__sflush_r+0x1a>
 800a33e:	89a3      	ldrh	r3, [r4, #12]
 800a340:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a344:	81a3      	strh	r3, [r4, #12]
 800a346:	e7ad      	b.n	800a2a4 <__sflush_r+0x1c>
 800a348:	690f      	ldr	r7, [r1, #16]
 800a34a:	2f00      	cmp	r7, #0
 800a34c:	d0a9      	beq.n	800a2a2 <__sflush_r+0x1a>
 800a34e:	0793      	lsls	r3, r2, #30
 800a350:	680e      	ldr	r6, [r1, #0]
 800a352:	bf08      	it	eq
 800a354:	694b      	ldreq	r3, [r1, #20]
 800a356:	600f      	str	r7, [r1, #0]
 800a358:	bf18      	it	ne
 800a35a:	2300      	movne	r3, #0
 800a35c:	eba6 0807 	sub.w	r8, r6, r7
 800a360:	608b      	str	r3, [r1, #8]
 800a362:	f1b8 0f00 	cmp.w	r8, #0
 800a366:	dd9c      	ble.n	800a2a2 <__sflush_r+0x1a>
 800a368:	4643      	mov	r3, r8
 800a36a:	463a      	mov	r2, r7
 800a36c:	6a21      	ldr	r1, [r4, #32]
 800a36e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a370:	4628      	mov	r0, r5
 800a372:	47b0      	blx	r6
 800a374:	2800      	cmp	r0, #0
 800a376:	dc06      	bgt.n	800a386 <__sflush_r+0xfe>
 800a378:	89a3      	ldrh	r3, [r4, #12]
 800a37a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a37e:	81a3      	strh	r3, [r4, #12]
 800a380:	f04f 30ff 	mov.w	r0, #4294967295
 800a384:	e78e      	b.n	800a2a4 <__sflush_r+0x1c>
 800a386:	4407      	add	r7, r0
 800a388:	eba8 0800 	sub.w	r8, r8, r0
 800a38c:	e7e9      	b.n	800a362 <__sflush_r+0xda>
 800a38e:	bf00      	nop
 800a390:	20400001 	.word	0x20400001

0800a394 <_fflush_r>:
 800a394:	b538      	push	{r3, r4, r5, lr}
 800a396:	690b      	ldr	r3, [r1, #16]
 800a398:	4605      	mov	r5, r0
 800a39a:	460c      	mov	r4, r1
 800a39c:	b1db      	cbz	r3, 800a3d6 <_fflush_r+0x42>
 800a39e:	b118      	cbz	r0, 800a3a8 <_fflush_r+0x14>
 800a3a0:	6983      	ldr	r3, [r0, #24]
 800a3a2:	b90b      	cbnz	r3, 800a3a8 <_fflush_r+0x14>
 800a3a4:	f000 f860 	bl	800a468 <__sinit>
 800a3a8:	4b0c      	ldr	r3, [pc, #48]	; (800a3dc <_fflush_r+0x48>)
 800a3aa:	429c      	cmp	r4, r3
 800a3ac:	d109      	bne.n	800a3c2 <_fflush_r+0x2e>
 800a3ae:	686c      	ldr	r4, [r5, #4]
 800a3b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a3b4:	b17b      	cbz	r3, 800a3d6 <_fflush_r+0x42>
 800a3b6:	4621      	mov	r1, r4
 800a3b8:	4628      	mov	r0, r5
 800a3ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a3be:	f7ff bf63 	b.w	800a288 <__sflush_r>
 800a3c2:	4b07      	ldr	r3, [pc, #28]	; (800a3e0 <_fflush_r+0x4c>)
 800a3c4:	429c      	cmp	r4, r3
 800a3c6:	d101      	bne.n	800a3cc <_fflush_r+0x38>
 800a3c8:	68ac      	ldr	r4, [r5, #8]
 800a3ca:	e7f1      	b.n	800a3b0 <_fflush_r+0x1c>
 800a3cc:	4b05      	ldr	r3, [pc, #20]	; (800a3e4 <_fflush_r+0x50>)
 800a3ce:	429c      	cmp	r4, r3
 800a3d0:	bf08      	it	eq
 800a3d2:	68ec      	ldreq	r4, [r5, #12]
 800a3d4:	e7ec      	b.n	800a3b0 <_fflush_r+0x1c>
 800a3d6:	2000      	movs	r0, #0
 800a3d8:	bd38      	pop	{r3, r4, r5, pc}
 800a3da:	bf00      	nop
 800a3dc:	0800b5f4 	.word	0x0800b5f4
 800a3e0:	0800b614 	.word	0x0800b614
 800a3e4:	0800b5d4 	.word	0x0800b5d4

0800a3e8 <std>:
 800a3e8:	2300      	movs	r3, #0
 800a3ea:	b510      	push	{r4, lr}
 800a3ec:	4604      	mov	r4, r0
 800a3ee:	e9c0 3300 	strd	r3, r3, [r0]
 800a3f2:	6083      	str	r3, [r0, #8]
 800a3f4:	8181      	strh	r1, [r0, #12]
 800a3f6:	6643      	str	r3, [r0, #100]	; 0x64
 800a3f8:	81c2      	strh	r2, [r0, #14]
 800a3fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a3fe:	6183      	str	r3, [r0, #24]
 800a400:	4619      	mov	r1, r3
 800a402:	2208      	movs	r2, #8
 800a404:	305c      	adds	r0, #92	; 0x5c
 800a406:	f7ff fcd0 	bl	8009daa <memset>
 800a40a:	4b05      	ldr	r3, [pc, #20]	; (800a420 <std+0x38>)
 800a40c:	6263      	str	r3, [r4, #36]	; 0x24
 800a40e:	4b05      	ldr	r3, [pc, #20]	; (800a424 <std+0x3c>)
 800a410:	62a3      	str	r3, [r4, #40]	; 0x28
 800a412:	4b05      	ldr	r3, [pc, #20]	; (800a428 <std+0x40>)
 800a414:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a416:	4b05      	ldr	r3, [pc, #20]	; (800a42c <std+0x44>)
 800a418:	6224      	str	r4, [r4, #32]
 800a41a:	6323      	str	r3, [r4, #48]	; 0x30
 800a41c:	bd10      	pop	{r4, pc}
 800a41e:	bf00      	nop
 800a420:	0800af45 	.word	0x0800af45
 800a424:	0800af67 	.word	0x0800af67
 800a428:	0800af9f 	.word	0x0800af9f
 800a42c:	0800afc3 	.word	0x0800afc3

0800a430 <_cleanup_r>:
 800a430:	4901      	ldr	r1, [pc, #4]	; (800a438 <_cleanup_r+0x8>)
 800a432:	f000 b885 	b.w	800a540 <_fwalk_reent>
 800a436:	bf00      	nop
 800a438:	0800a395 	.word	0x0800a395

0800a43c <__sfmoreglue>:
 800a43c:	b570      	push	{r4, r5, r6, lr}
 800a43e:	1e4a      	subs	r2, r1, #1
 800a440:	2568      	movs	r5, #104	; 0x68
 800a442:	4355      	muls	r5, r2
 800a444:	460e      	mov	r6, r1
 800a446:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a44a:	f7ff fcc5 	bl	8009dd8 <_malloc_r>
 800a44e:	4604      	mov	r4, r0
 800a450:	b140      	cbz	r0, 800a464 <__sfmoreglue+0x28>
 800a452:	2100      	movs	r1, #0
 800a454:	e9c0 1600 	strd	r1, r6, [r0]
 800a458:	300c      	adds	r0, #12
 800a45a:	60a0      	str	r0, [r4, #8]
 800a45c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a460:	f7ff fca3 	bl	8009daa <memset>
 800a464:	4620      	mov	r0, r4
 800a466:	bd70      	pop	{r4, r5, r6, pc}

0800a468 <__sinit>:
 800a468:	6983      	ldr	r3, [r0, #24]
 800a46a:	b510      	push	{r4, lr}
 800a46c:	4604      	mov	r4, r0
 800a46e:	bb33      	cbnz	r3, 800a4be <__sinit+0x56>
 800a470:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800a474:	6503      	str	r3, [r0, #80]	; 0x50
 800a476:	4b12      	ldr	r3, [pc, #72]	; (800a4c0 <__sinit+0x58>)
 800a478:	4a12      	ldr	r2, [pc, #72]	; (800a4c4 <__sinit+0x5c>)
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	6282      	str	r2, [r0, #40]	; 0x28
 800a47e:	4298      	cmp	r0, r3
 800a480:	bf04      	itt	eq
 800a482:	2301      	moveq	r3, #1
 800a484:	6183      	streq	r3, [r0, #24]
 800a486:	f000 f81f 	bl	800a4c8 <__sfp>
 800a48a:	6060      	str	r0, [r4, #4]
 800a48c:	4620      	mov	r0, r4
 800a48e:	f000 f81b 	bl	800a4c8 <__sfp>
 800a492:	60a0      	str	r0, [r4, #8]
 800a494:	4620      	mov	r0, r4
 800a496:	f000 f817 	bl	800a4c8 <__sfp>
 800a49a:	2200      	movs	r2, #0
 800a49c:	60e0      	str	r0, [r4, #12]
 800a49e:	2104      	movs	r1, #4
 800a4a0:	6860      	ldr	r0, [r4, #4]
 800a4a2:	f7ff ffa1 	bl	800a3e8 <std>
 800a4a6:	2201      	movs	r2, #1
 800a4a8:	2109      	movs	r1, #9
 800a4aa:	68a0      	ldr	r0, [r4, #8]
 800a4ac:	f7ff ff9c 	bl	800a3e8 <std>
 800a4b0:	2202      	movs	r2, #2
 800a4b2:	2112      	movs	r1, #18
 800a4b4:	68e0      	ldr	r0, [r4, #12]
 800a4b6:	f7ff ff97 	bl	800a3e8 <std>
 800a4ba:	2301      	movs	r3, #1
 800a4bc:	61a3      	str	r3, [r4, #24]
 800a4be:	bd10      	pop	{r4, pc}
 800a4c0:	0800b5d0 	.word	0x0800b5d0
 800a4c4:	0800a431 	.word	0x0800a431

0800a4c8 <__sfp>:
 800a4c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4ca:	4b1b      	ldr	r3, [pc, #108]	; (800a538 <__sfp+0x70>)
 800a4cc:	681e      	ldr	r6, [r3, #0]
 800a4ce:	69b3      	ldr	r3, [r6, #24]
 800a4d0:	4607      	mov	r7, r0
 800a4d2:	b913      	cbnz	r3, 800a4da <__sfp+0x12>
 800a4d4:	4630      	mov	r0, r6
 800a4d6:	f7ff ffc7 	bl	800a468 <__sinit>
 800a4da:	3648      	adds	r6, #72	; 0x48
 800a4dc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a4e0:	3b01      	subs	r3, #1
 800a4e2:	d503      	bpl.n	800a4ec <__sfp+0x24>
 800a4e4:	6833      	ldr	r3, [r6, #0]
 800a4e6:	b133      	cbz	r3, 800a4f6 <__sfp+0x2e>
 800a4e8:	6836      	ldr	r6, [r6, #0]
 800a4ea:	e7f7      	b.n	800a4dc <__sfp+0x14>
 800a4ec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a4f0:	b16d      	cbz	r5, 800a50e <__sfp+0x46>
 800a4f2:	3468      	adds	r4, #104	; 0x68
 800a4f4:	e7f4      	b.n	800a4e0 <__sfp+0x18>
 800a4f6:	2104      	movs	r1, #4
 800a4f8:	4638      	mov	r0, r7
 800a4fa:	f7ff ff9f 	bl	800a43c <__sfmoreglue>
 800a4fe:	6030      	str	r0, [r6, #0]
 800a500:	2800      	cmp	r0, #0
 800a502:	d1f1      	bne.n	800a4e8 <__sfp+0x20>
 800a504:	230c      	movs	r3, #12
 800a506:	603b      	str	r3, [r7, #0]
 800a508:	4604      	mov	r4, r0
 800a50a:	4620      	mov	r0, r4
 800a50c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a50e:	4b0b      	ldr	r3, [pc, #44]	; (800a53c <__sfp+0x74>)
 800a510:	6665      	str	r5, [r4, #100]	; 0x64
 800a512:	e9c4 5500 	strd	r5, r5, [r4]
 800a516:	60a5      	str	r5, [r4, #8]
 800a518:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800a51c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800a520:	2208      	movs	r2, #8
 800a522:	4629      	mov	r1, r5
 800a524:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a528:	f7ff fc3f 	bl	8009daa <memset>
 800a52c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a530:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a534:	e7e9      	b.n	800a50a <__sfp+0x42>
 800a536:	bf00      	nop
 800a538:	0800b5d0 	.word	0x0800b5d0
 800a53c:	ffff0001 	.word	0xffff0001

0800a540 <_fwalk_reent>:
 800a540:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a544:	4680      	mov	r8, r0
 800a546:	4689      	mov	r9, r1
 800a548:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a54c:	2600      	movs	r6, #0
 800a54e:	b914      	cbnz	r4, 800a556 <_fwalk_reent+0x16>
 800a550:	4630      	mov	r0, r6
 800a552:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a556:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800a55a:	3f01      	subs	r7, #1
 800a55c:	d501      	bpl.n	800a562 <_fwalk_reent+0x22>
 800a55e:	6824      	ldr	r4, [r4, #0]
 800a560:	e7f5      	b.n	800a54e <_fwalk_reent+0xe>
 800a562:	89ab      	ldrh	r3, [r5, #12]
 800a564:	2b01      	cmp	r3, #1
 800a566:	d907      	bls.n	800a578 <_fwalk_reent+0x38>
 800a568:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a56c:	3301      	adds	r3, #1
 800a56e:	d003      	beq.n	800a578 <_fwalk_reent+0x38>
 800a570:	4629      	mov	r1, r5
 800a572:	4640      	mov	r0, r8
 800a574:	47c8      	blx	r9
 800a576:	4306      	orrs	r6, r0
 800a578:	3568      	adds	r5, #104	; 0x68
 800a57a:	e7ee      	b.n	800a55a <_fwalk_reent+0x1a>

0800a57c <__locale_ctype_ptr_l>:
 800a57c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800a580:	4770      	bx	lr

0800a582 <__swhatbuf_r>:
 800a582:	b570      	push	{r4, r5, r6, lr}
 800a584:	460e      	mov	r6, r1
 800a586:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a58a:	2900      	cmp	r1, #0
 800a58c:	b096      	sub	sp, #88	; 0x58
 800a58e:	4614      	mov	r4, r2
 800a590:	461d      	mov	r5, r3
 800a592:	da07      	bge.n	800a5a4 <__swhatbuf_r+0x22>
 800a594:	2300      	movs	r3, #0
 800a596:	602b      	str	r3, [r5, #0]
 800a598:	89b3      	ldrh	r3, [r6, #12]
 800a59a:	061a      	lsls	r2, r3, #24
 800a59c:	d410      	bmi.n	800a5c0 <__swhatbuf_r+0x3e>
 800a59e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a5a2:	e00e      	b.n	800a5c2 <__swhatbuf_r+0x40>
 800a5a4:	466a      	mov	r2, sp
 800a5a6:	f000 fd3f 	bl	800b028 <_fstat_r>
 800a5aa:	2800      	cmp	r0, #0
 800a5ac:	dbf2      	blt.n	800a594 <__swhatbuf_r+0x12>
 800a5ae:	9a01      	ldr	r2, [sp, #4]
 800a5b0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a5b4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a5b8:	425a      	negs	r2, r3
 800a5ba:	415a      	adcs	r2, r3
 800a5bc:	602a      	str	r2, [r5, #0]
 800a5be:	e7ee      	b.n	800a59e <__swhatbuf_r+0x1c>
 800a5c0:	2340      	movs	r3, #64	; 0x40
 800a5c2:	2000      	movs	r0, #0
 800a5c4:	6023      	str	r3, [r4, #0]
 800a5c6:	b016      	add	sp, #88	; 0x58
 800a5c8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a5cc <__smakebuf_r>:
 800a5cc:	898b      	ldrh	r3, [r1, #12]
 800a5ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a5d0:	079d      	lsls	r5, r3, #30
 800a5d2:	4606      	mov	r6, r0
 800a5d4:	460c      	mov	r4, r1
 800a5d6:	d507      	bpl.n	800a5e8 <__smakebuf_r+0x1c>
 800a5d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a5dc:	6023      	str	r3, [r4, #0]
 800a5de:	6123      	str	r3, [r4, #16]
 800a5e0:	2301      	movs	r3, #1
 800a5e2:	6163      	str	r3, [r4, #20]
 800a5e4:	b002      	add	sp, #8
 800a5e6:	bd70      	pop	{r4, r5, r6, pc}
 800a5e8:	ab01      	add	r3, sp, #4
 800a5ea:	466a      	mov	r2, sp
 800a5ec:	f7ff ffc9 	bl	800a582 <__swhatbuf_r>
 800a5f0:	9900      	ldr	r1, [sp, #0]
 800a5f2:	4605      	mov	r5, r0
 800a5f4:	4630      	mov	r0, r6
 800a5f6:	f7ff fbef 	bl	8009dd8 <_malloc_r>
 800a5fa:	b948      	cbnz	r0, 800a610 <__smakebuf_r+0x44>
 800a5fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a600:	059a      	lsls	r2, r3, #22
 800a602:	d4ef      	bmi.n	800a5e4 <__smakebuf_r+0x18>
 800a604:	f023 0303 	bic.w	r3, r3, #3
 800a608:	f043 0302 	orr.w	r3, r3, #2
 800a60c:	81a3      	strh	r3, [r4, #12]
 800a60e:	e7e3      	b.n	800a5d8 <__smakebuf_r+0xc>
 800a610:	4b0d      	ldr	r3, [pc, #52]	; (800a648 <__smakebuf_r+0x7c>)
 800a612:	62b3      	str	r3, [r6, #40]	; 0x28
 800a614:	89a3      	ldrh	r3, [r4, #12]
 800a616:	6020      	str	r0, [r4, #0]
 800a618:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a61c:	81a3      	strh	r3, [r4, #12]
 800a61e:	9b00      	ldr	r3, [sp, #0]
 800a620:	6163      	str	r3, [r4, #20]
 800a622:	9b01      	ldr	r3, [sp, #4]
 800a624:	6120      	str	r0, [r4, #16]
 800a626:	b15b      	cbz	r3, 800a640 <__smakebuf_r+0x74>
 800a628:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a62c:	4630      	mov	r0, r6
 800a62e:	f000 fd0d 	bl	800b04c <_isatty_r>
 800a632:	b128      	cbz	r0, 800a640 <__smakebuf_r+0x74>
 800a634:	89a3      	ldrh	r3, [r4, #12]
 800a636:	f023 0303 	bic.w	r3, r3, #3
 800a63a:	f043 0301 	orr.w	r3, r3, #1
 800a63e:	81a3      	strh	r3, [r4, #12]
 800a640:	89a3      	ldrh	r3, [r4, #12]
 800a642:	431d      	orrs	r5, r3
 800a644:	81a5      	strh	r5, [r4, #12]
 800a646:	e7cd      	b.n	800a5e4 <__smakebuf_r+0x18>
 800a648:	0800a431 	.word	0x0800a431

0800a64c <__ascii_mbtowc>:
 800a64c:	b082      	sub	sp, #8
 800a64e:	b901      	cbnz	r1, 800a652 <__ascii_mbtowc+0x6>
 800a650:	a901      	add	r1, sp, #4
 800a652:	b142      	cbz	r2, 800a666 <__ascii_mbtowc+0x1a>
 800a654:	b14b      	cbz	r3, 800a66a <__ascii_mbtowc+0x1e>
 800a656:	7813      	ldrb	r3, [r2, #0]
 800a658:	600b      	str	r3, [r1, #0]
 800a65a:	7812      	ldrb	r2, [r2, #0]
 800a65c:	1c10      	adds	r0, r2, #0
 800a65e:	bf18      	it	ne
 800a660:	2001      	movne	r0, #1
 800a662:	b002      	add	sp, #8
 800a664:	4770      	bx	lr
 800a666:	4610      	mov	r0, r2
 800a668:	e7fb      	b.n	800a662 <__ascii_mbtowc+0x16>
 800a66a:	f06f 0001 	mvn.w	r0, #1
 800a66e:	e7f8      	b.n	800a662 <__ascii_mbtowc+0x16>

0800a670 <__malloc_lock>:
 800a670:	4770      	bx	lr

0800a672 <__malloc_unlock>:
 800a672:	4770      	bx	lr

0800a674 <_free_r>:
 800a674:	b538      	push	{r3, r4, r5, lr}
 800a676:	4605      	mov	r5, r0
 800a678:	2900      	cmp	r1, #0
 800a67a:	d045      	beq.n	800a708 <_free_r+0x94>
 800a67c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a680:	1f0c      	subs	r4, r1, #4
 800a682:	2b00      	cmp	r3, #0
 800a684:	bfb8      	it	lt
 800a686:	18e4      	addlt	r4, r4, r3
 800a688:	f7ff fff2 	bl	800a670 <__malloc_lock>
 800a68c:	4a1f      	ldr	r2, [pc, #124]	; (800a70c <_free_r+0x98>)
 800a68e:	6813      	ldr	r3, [r2, #0]
 800a690:	4610      	mov	r0, r2
 800a692:	b933      	cbnz	r3, 800a6a2 <_free_r+0x2e>
 800a694:	6063      	str	r3, [r4, #4]
 800a696:	6014      	str	r4, [r2, #0]
 800a698:	4628      	mov	r0, r5
 800a69a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a69e:	f7ff bfe8 	b.w	800a672 <__malloc_unlock>
 800a6a2:	42a3      	cmp	r3, r4
 800a6a4:	d90c      	bls.n	800a6c0 <_free_r+0x4c>
 800a6a6:	6821      	ldr	r1, [r4, #0]
 800a6a8:	1862      	adds	r2, r4, r1
 800a6aa:	4293      	cmp	r3, r2
 800a6ac:	bf04      	itt	eq
 800a6ae:	681a      	ldreq	r2, [r3, #0]
 800a6b0:	685b      	ldreq	r3, [r3, #4]
 800a6b2:	6063      	str	r3, [r4, #4]
 800a6b4:	bf04      	itt	eq
 800a6b6:	1852      	addeq	r2, r2, r1
 800a6b8:	6022      	streq	r2, [r4, #0]
 800a6ba:	6004      	str	r4, [r0, #0]
 800a6bc:	e7ec      	b.n	800a698 <_free_r+0x24>
 800a6be:	4613      	mov	r3, r2
 800a6c0:	685a      	ldr	r2, [r3, #4]
 800a6c2:	b10a      	cbz	r2, 800a6c8 <_free_r+0x54>
 800a6c4:	42a2      	cmp	r2, r4
 800a6c6:	d9fa      	bls.n	800a6be <_free_r+0x4a>
 800a6c8:	6819      	ldr	r1, [r3, #0]
 800a6ca:	1858      	adds	r0, r3, r1
 800a6cc:	42a0      	cmp	r0, r4
 800a6ce:	d10b      	bne.n	800a6e8 <_free_r+0x74>
 800a6d0:	6820      	ldr	r0, [r4, #0]
 800a6d2:	4401      	add	r1, r0
 800a6d4:	1858      	adds	r0, r3, r1
 800a6d6:	4282      	cmp	r2, r0
 800a6d8:	6019      	str	r1, [r3, #0]
 800a6da:	d1dd      	bne.n	800a698 <_free_r+0x24>
 800a6dc:	6810      	ldr	r0, [r2, #0]
 800a6de:	6852      	ldr	r2, [r2, #4]
 800a6e0:	605a      	str	r2, [r3, #4]
 800a6e2:	4401      	add	r1, r0
 800a6e4:	6019      	str	r1, [r3, #0]
 800a6e6:	e7d7      	b.n	800a698 <_free_r+0x24>
 800a6e8:	d902      	bls.n	800a6f0 <_free_r+0x7c>
 800a6ea:	230c      	movs	r3, #12
 800a6ec:	602b      	str	r3, [r5, #0]
 800a6ee:	e7d3      	b.n	800a698 <_free_r+0x24>
 800a6f0:	6820      	ldr	r0, [r4, #0]
 800a6f2:	1821      	adds	r1, r4, r0
 800a6f4:	428a      	cmp	r2, r1
 800a6f6:	bf04      	itt	eq
 800a6f8:	6811      	ldreq	r1, [r2, #0]
 800a6fa:	6852      	ldreq	r2, [r2, #4]
 800a6fc:	6062      	str	r2, [r4, #4]
 800a6fe:	bf04      	itt	eq
 800a700:	1809      	addeq	r1, r1, r0
 800a702:	6021      	streq	r1, [r4, #0]
 800a704:	605c      	str	r4, [r3, #4]
 800a706:	e7c7      	b.n	800a698 <_free_r+0x24>
 800a708:	bd38      	pop	{r3, r4, r5, pc}
 800a70a:	bf00      	nop
 800a70c:	20004298 	.word	0x20004298

0800a710 <__ssputs_r>:
 800a710:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a714:	688e      	ldr	r6, [r1, #8]
 800a716:	429e      	cmp	r6, r3
 800a718:	4682      	mov	sl, r0
 800a71a:	460c      	mov	r4, r1
 800a71c:	4690      	mov	r8, r2
 800a71e:	4699      	mov	r9, r3
 800a720:	d837      	bhi.n	800a792 <__ssputs_r+0x82>
 800a722:	898a      	ldrh	r2, [r1, #12]
 800a724:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a728:	d031      	beq.n	800a78e <__ssputs_r+0x7e>
 800a72a:	6825      	ldr	r5, [r4, #0]
 800a72c:	6909      	ldr	r1, [r1, #16]
 800a72e:	1a6f      	subs	r7, r5, r1
 800a730:	6965      	ldr	r5, [r4, #20]
 800a732:	2302      	movs	r3, #2
 800a734:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a738:	fb95 f5f3 	sdiv	r5, r5, r3
 800a73c:	f109 0301 	add.w	r3, r9, #1
 800a740:	443b      	add	r3, r7
 800a742:	429d      	cmp	r5, r3
 800a744:	bf38      	it	cc
 800a746:	461d      	movcc	r5, r3
 800a748:	0553      	lsls	r3, r2, #21
 800a74a:	d530      	bpl.n	800a7ae <__ssputs_r+0x9e>
 800a74c:	4629      	mov	r1, r5
 800a74e:	f7ff fb43 	bl	8009dd8 <_malloc_r>
 800a752:	4606      	mov	r6, r0
 800a754:	b950      	cbnz	r0, 800a76c <__ssputs_r+0x5c>
 800a756:	230c      	movs	r3, #12
 800a758:	f8ca 3000 	str.w	r3, [sl]
 800a75c:	89a3      	ldrh	r3, [r4, #12]
 800a75e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a762:	81a3      	strh	r3, [r4, #12]
 800a764:	f04f 30ff 	mov.w	r0, #4294967295
 800a768:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a76c:	463a      	mov	r2, r7
 800a76e:	6921      	ldr	r1, [r4, #16]
 800a770:	f7ff fb10 	bl	8009d94 <memcpy>
 800a774:	89a3      	ldrh	r3, [r4, #12]
 800a776:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a77a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a77e:	81a3      	strh	r3, [r4, #12]
 800a780:	6126      	str	r6, [r4, #16]
 800a782:	6165      	str	r5, [r4, #20]
 800a784:	443e      	add	r6, r7
 800a786:	1bed      	subs	r5, r5, r7
 800a788:	6026      	str	r6, [r4, #0]
 800a78a:	60a5      	str	r5, [r4, #8]
 800a78c:	464e      	mov	r6, r9
 800a78e:	454e      	cmp	r6, r9
 800a790:	d900      	bls.n	800a794 <__ssputs_r+0x84>
 800a792:	464e      	mov	r6, r9
 800a794:	4632      	mov	r2, r6
 800a796:	4641      	mov	r1, r8
 800a798:	6820      	ldr	r0, [r4, #0]
 800a79a:	f000 fc79 	bl	800b090 <memmove>
 800a79e:	68a3      	ldr	r3, [r4, #8]
 800a7a0:	1b9b      	subs	r3, r3, r6
 800a7a2:	60a3      	str	r3, [r4, #8]
 800a7a4:	6823      	ldr	r3, [r4, #0]
 800a7a6:	441e      	add	r6, r3
 800a7a8:	6026      	str	r6, [r4, #0]
 800a7aa:	2000      	movs	r0, #0
 800a7ac:	e7dc      	b.n	800a768 <__ssputs_r+0x58>
 800a7ae:	462a      	mov	r2, r5
 800a7b0:	f000 fc87 	bl	800b0c2 <_realloc_r>
 800a7b4:	4606      	mov	r6, r0
 800a7b6:	2800      	cmp	r0, #0
 800a7b8:	d1e2      	bne.n	800a780 <__ssputs_r+0x70>
 800a7ba:	6921      	ldr	r1, [r4, #16]
 800a7bc:	4650      	mov	r0, sl
 800a7be:	f7ff ff59 	bl	800a674 <_free_r>
 800a7c2:	e7c8      	b.n	800a756 <__ssputs_r+0x46>

0800a7c4 <_svfiprintf_r>:
 800a7c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7c8:	461d      	mov	r5, r3
 800a7ca:	898b      	ldrh	r3, [r1, #12]
 800a7cc:	061f      	lsls	r7, r3, #24
 800a7ce:	b09d      	sub	sp, #116	; 0x74
 800a7d0:	4680      	mov	r8, r0
 800a7d2:	460c      	mov	r4, r1
 800a7d4:	4616      	mov	r6, r2
 800a7d6:	d50f      	bpl.n	800a7f8 <_svfiprintf_r+0x34>
 800a7d8:	690b      	ldr	r3, [r1, #16]
 800a7da:	b96b      	cbnz	r3, 800a7f8 <_svfiprintf_r+0x34>
 800a7dc:	2140      	movs	r1, #64	; 0x40
 800a7de:	f7ff fafb 	bl	8009dd8 <_malloc_r>
 800a7e2:	6020      	str	r0, [r4, #0]
 800a7e4:	6120      	str	r0, [r4, #16]
 800a7e6:	b928      	cbnz	r0, 800a7f4 <_svfiprintf_r+0x30>
 800a7e8:	230c      	movs	r3, #12
 800a7ea:	f8c8 3000 	str.w	r3, [r8]
 800a7ee:	f04f 30ff 	mov.w	r0, #4294967295
 800a7f2:	e0c8      	b.n	800a986 <_svfiprintf_r+0x1c2>
 800a7f4:	2340      	movs	r3, #64	; 0x40
 800a7f6:	6163      	str	r3, [r4, #20]
 800a7f8:	2300      	movs	r3, #0
 800a7fa:	9309      	str	r3, [sp, #36]	; 0x24
 800a7fc:	2320      	movs	r3, #32
 800a7fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a802:	2330      	movs	r3, #48	; 0x30
 800a804:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a808:	9503      	str	r5, [sp, #12]
 800a80a:	f04f 0b01 	mov.w	fp, #1
 800a80e:	4637      	mov	r7, r6
 800a810:	463d      	mov	r5, r7
 800a812:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a816:	b10b      	cbz	r3, 800a81c <_svfiprintf_r+0x58>
 800a818:	2b25      	cmp	r3, #37	; 0x25
 800a81a:	d13e      	bne.n	800a89a <_svfiprintf_r+0xd6>
 800a81c:	ebb7 0a06 	subs.w	sl, r7, r6
 800a820:	d00b      	beq.n	800a83a <_svfiprintf_r+0x76>
 800a822:	4653      	mov	r3, sl
 800a824:	4632      	mov	r2, r6
 800a826:	4621      	mov	r1, r4
 800a828:	4640      	mov	r0, r8
 800a82a:	f7ff ff71 	bl	800a710 <__ssputs_r>
 800a82e:	3001      	adds	r0, #1
 800a830:	f000 80a4 	beq.w	800a97c <_svfiprintf_r+0x1b8>
 800a834:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a836:	4453      	add	r3, sl
 800a838:	9309      	str	r3, [sp, #36]	; 0x24
 800a83a:	783b      	ldrb	r3, [r7, #0]
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	f000 809d 	beq.w	800a97c <_svfiprintf_r+0x1b8>
 800a842:	2300      	movs	r3, #0
 800a844:	f04f 32ff 	mov.w	r2, #4294967295
 800a848:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a84c:	9304      	str	r3, [sp, #16]
 800a84e:	9307      	str	r3, [sp, #28]
 800a850:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a854:	931a      	str	r3, [sp, #104]	; 0x68
 800a856:	462f      	mov	r7, r5
 800a858:	2205      	movs	r2, #5
 800a85a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800a85e:	4850      	ldr	r0, [pc, #320]	; (800a9a0 <_svfiprintf_r+0x1dc>)
 800a860:	f7f5 fcce 	bl	8000200 <memchr>
 800a864:	9b04      	ldr	r3, [sp, #16]
 800a866:	b9d0      	cbnz	r0, 800a89e <_svfiprintf_r+0xda>
 800a868:	06d9      	lsls	r1, r3, #27
 800a86a:	bf44      	itt	mi
 800a86c:	2220      	movmi	r2, #32
 800a86e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a872:	071a      	lsls	r2, r3, #28
 800a874:	bf44      	itt	mi
 800a876:	222b      	movmi	r2, #43	; 0x2b
 800a878:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a87c:	782a      	ldrb	r2, [r5, #0]
 800a87e:	2a2a      	cmp	r2, #42	; 0x2a
 800a880:	d015      	beq.n	800a8ae <_svfiprintf_r+0xea>
 800a882:	9a07      	ldr	r2, [sp, #28]
 800a884:	462f      	mov	r7, r5
 800a886:	2000      	movs	r0, #0
 800a888:	250a      	movs	r5, #10
 800a88a:	4639      	mov	r1, r7
 800a88c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a890:	3b30      	subs	r3, #48	; 0x30
 800a892:	2b09      	cmp	r3, #9
 800a894:	d94d      	bls.n	800a932 <_svfiprintf_r+0x16e>
 800a896:	b1b8      	cbz	r0, 800a8c8 <_svfiprintf_r+0x104>
 800a898:	e00f      	b.n	800a8ba <_svfiprintf_r+0xf6>
 800a89a:	462f      	mov	r7, r5
 800a89c:	e7b8      	b.n	800a810 <_svfiprintf_r+0x4c>
 800a89e:	4a40      	ldr	r2, [pc, #256]	; (800a9a0 <_svfiprintf_r+0x1dc>)
 800a8a0:	1a80      	subs	r0, r0, r2
 800a8a2:	fa0b f000 	lsl.w	r0, fp, r0
 800a8a6:	4318      	orrs	r0, r3
 800a8a8:	9004      	str	r0, [sp, #16]
 800a8aa:	463d      	mov	r5, r7
 800a8ac:	e7d3      	b.n	800a856 <_svfiprintf_r+0x92>
 800a8ae:	9a03      	ldr	r2, [sp, #12]
 800a8b0:	1d11      	adds	r1, r2, #4
 800a8b2:	6812      	ldr	r2, [r2, #0]
 800a8b4:	9103      	str	r1, [sp, #12]
 800a8b6:	2a00      	cmp	r2, #0
 800a8b8:	db01      	blt.n	800a8be <_svfiprintf_r+0xfa>
 800a8ba:	9207      	str	r2, [sp, #28]
 800a8bc:	e004      	b.n	800a8c8 <_svfiprintf_r+0x104>
 800a8be:	4252      	negs	r2, r2
 800a8c0:	f043 0302 	orr.w	r3, r3, #2
 800a8c4:	9207      	str	r2, [sp, #28]
 800a8c6:	9304      	str	r3, [sp, #16]
 800a8c8:	783b      	ldrb	r3, [r7, #0]
 800a8ca:	2b2e      	cmp	r3, #46	; 0x2e
 800a8cc:	d10c      	bne.n	800a8e8 <_svfiprintf_r+0x124>
 800a8ce:	787b      	ldrb	r3, [r7, #1]
 800a8d0:	2b2a      	cmp	r3, #42	; 0x2a
 800a8d2:	d133      	bne.n	800a93c <_svfiprintf_r+0x178>
 800a8d4:	9b03      	ldr	r3, [sp, #12]
 800a8d6:	1d1a      	adds	r2, r3, #4
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	9203      	str	r2, [sp, #12]
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	bfb8      	it	lt
 800a8e0:	f04f 33ff 	movlt.w	r3, #4294967295
 800a8e4:	3702      	adds	r7, #2
 800a8e6:	9305      	str	r3, [sp, #20]
 800a8e8:	4d2e      	ldr	r5, [pc, #184]	; (800a9a4 <_svfiprintf_r+0x1e0>)
 800a8ea:	7839      	ldrb	r1, [r7, #0]
 800a8ec:	2203      	movs	r2, #3
 800a8ee:	4628      	mov	r0, r5
 800a8f0:	f7f5 fc86 	bl	8000200 <memchr>
 800a8f4:	b138      	cbz	r0, 800a906 <_svfiprintf_r+0x142>
 800a8f6:	2340      	movs	r3, #64	; 0x40
 800a8f8:	1b40      	subs	r0, r0, r5
 800a8fa:	fa03 f000 	lsl.w	r0, r3, r0
 800a8fe:	9b04      	ldr	r3, [sp, #16]
 800a900:	4303      	orrs	r3, r0
 800a902:	3701      	adds	r7, #1
 800a904:	9304      	str	r3, [sp, #16]
 800a906:	7839      	ldrb	r1, [r7, #0]
 800a908:	4827      	ldr	r0, [pc, #156]	; (800a9a8 <_svfiprintf_r+0x1e4>)
 800a90a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a90e:	2206      	movs	r2, #6
 800a910:	1c7e      	adds	r6, r7, #1
 800a912:	f7f5 fc75 	bl	8000200 <memchr>
 800a916:	2800      	cmp	r0, #0
 800a918:	d038      	beq.n	800a98c <_svfiprintf_r+0x1c8>
 800a91a:	4b24      	ldr	r3, [pc, #144]	; (800a9ac <_svfiprintf_r+0x1e8>)
 800a91c:	bb13      	cbnz	r3, 800a964 <_svfiprintf_r+0x1a0>
 800a91e:	9b03      	ldr	r3, [sp, #12]
 800a920:	3307      	adds	r3, #7
 800a922:	f023 0307 	bic.w	r3, r3, #7
 800a926:	3308      	adds	r3, #8
 800a928:	9303      	str	r3, [sp, #12]
 800a92a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a92c:	444b      	add	r3, r9
 800a92e:	9309      	str	r3, [sp, #36]	; 0x24
 800a930:	e76d      	b.n	800a80e <_svfiprintf_r+0x4a>
 800a932:	fb05 3202 	mla	r2, r5, r2, r3
 800a936:	2001      	movs	r0, #1
 800a938:	460f      	mov	r7, r1
 800a93a:	e7a6      	b.n	800a88a <_svfiprintf_r+0xc6>
 800a93c:	2300      	movs	r3, #0
 800a93e:	3701      	adds	r7, #1
 800a940:	9305      	str	r3, [sp, #20]
 800a942:	4619      	mov	r1, r3
 800a944:	250a      	movs	r5, #10
 800a946:	4638      	mov	r0, r7
 800a948:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a94c:	3a30      	subs	r2, #48	; 0x30
 800a94e:	2a09      	cmp	r2, #9
 800a950:	d903      	bls.n	800a95a <_svfiprintf_r+0x196>
 800a952:	2b00      	cmp	r3, #0
 800a954:	d0c8      	beq.n	800a8e8 <_svfiprintf_r+0x124>
 800a956:	9105      	str	r1, [sp, #20]
 800a958:	e7c6      	b.n	800a8e8 <_svfiprintf_r+0x124>
 800a95a:	fb05 2101 	mla	r1, r5, r1, r2
 800a95e:	2301      	movs	r3, #1
 800a960:	4607      	mov	r7, r0
 800a962:	e7f0      	b.n	800a946 <_svfiprintf_r+0x182>
 800a964:	ab03      	add	r3, sp, #12
 800a966:	9300      	str	r3, [sp, #0]
 800a968:	4622      	mov	r2, r4
 800a96a:	4b11      	ldr	r3, [pc, #68]	; (800a9b0 <_svfiprintf_r+0x1ec>)
 800a96c:	a904      	add	r1, sp, #16
 800a96e:	4640      	mov	r0, r8
 800a970:	f3af 8000 	nop.w
 800a974:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a978:	4681      	mov	r9, r0
 800a97a:	d1d6      	bne.n	800a92a <_svfiprintf_r+0x166>
 800a97c:	89a3      	ldrh	r3, [r4, #12]
 800a97e:	065b      	lsls	r3, r3, #25
 800a980:	f53f af35 	bmi.w	800a7ee <_svfiprintf_r+0x2a>
 800a984:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a986:	b01d      	add	sp, #116	; 0x74
 800a988:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a98c:	ab03      	add	r3, sp, #12
 800a98e:	9300      	str	r3, [sp, #0]
 800a990:	4622      	mov	r2, r4
 800a992:	4b07      	ldr	r3, [pc, #28]	; (800a9b0 <_svfiprintf_r+0x1ec>)
 800a994:	a904      	add	r1, sp, #16
 800a996:	4640      	mov	r0, r8
 800a998:	f000 f9c2 	bl	800ad20 <_printf_i>
 800a99c:	e7ea      	b.n	800a974 <_svfiprintf_r+0x1b0>
 800a99e:	bf00      	nop
 800a9a0:	0800b63e 	.word	0x0800b63e
 800a9a4:	0800b644 	.word	0x0800b644
 800a9a8:	0800b648 	.word	0x0800b648
 800a9ac:	00000000 	.word	0x00000000
 800a9b0:	0800a711 	.word	0x0800a711

0800a9b4 <__sfputc_r>:
 800a9b4:	6893      	ldr	r3, [r2, #8]
 800a9b6:	3b01      	subs	r3, #1
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	b410      	push	{r4}
 800a9bc:	6093      	str	r3, [r2, #8]
 800a9be:	da08      	bge.n	800a9d2 <__sfputc_r+0x1e>
 800a9c0:	6994      	ldr	r4, [r2, #24]
 800a9c2:	42a3      	cmp	r3, r4
 800a9c4:	db01      	blt.n	800a9ca <__sfputc_r+0x16>
 800a9c6:	290a      	cmp	r1, #10
 800a9c8:	d103      	bne.n	800a9d2 <__sfputc_r+0x1e>
 800a9ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a9ce:	f7ff bb9b 	b.w	800a108 <__swbuf_r>
 800a9d2:	6813      	ldr	r3, [r2, #0]
 800a9d4:	1c58      	adds	r0, r3, #1
 800a9d6:	6010      	str	r0, [r2, #0]
 800a9d8:	7019      	strb	r1, [r3, #0]
 800a9da:	4608      	mov	r0, r1
 800a9dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a9e0:	4770      	bx	lr

0800a9e2 <__sfputs_r>:
 800a9e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9e4:	4606      	mov	r6, r0
 800a9e6:	460f      	mov	r7, r1
 800a9e8:	4614      	mov	r4, r2
 800a9ea:	18d5      	adds	r5, r2, r3
 800a9ec:	42ac      	cmp	r4, r5
 800a9ee:	d101      	bne.n	800a9f4 <__sfputs_r+0x12>
 800a9f0:	2000      	movs	r0, #0
 800a9f2:	e007      	b.n	800aa04 <__sfputs_r+0x22>
 800a9f4:	463a      	mov	r2, r7
 800a9f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9fa:	4630      	mov	r0, r6
 800a9fc:	f7ff ffda 	bl	800a9b4 <__sfputc_r>
 800aa00:	1c43      	adds	r3, r0, #1
 800aa02:	d1f3      	bne.n	800a9ec <__sfputs_r+0xa>
 800aa04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800aa08 <_vfiprintf_r>:
 800aa08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa0c:	460c      	mov	r4, r1
 800aa0e:	b09d      	sub	sp, #116	; 0x74
 800aa10:	4617      	mov	r7, r2
 800aa12:	461d      	mov	r5, r3
 800aa14:	4606      	mov	r6, r0
 800aa16:	b118      	cbz	r0, 800aa20 <_vfiprintf_r+0x18>
 800aa18:	6983      	ldr	r3, [r0, #24]
 800aa1a:	b90b      	cbnz	r3, 800aa20 <_vfiprintf_r+0x18>
 800aa1c:	f7ff fd24 	bl	800a468 <__sinit>
 800aa20:	4b7c      	ldr	r3, [pc, #496]	; (800ac14 <_vfiprintf_r+0x20c>)
 800aa22:	429c      	cmp	r4, r3
 800aa24:	d158      	bne.n	800aad8 <_vfiprintf_r+0xd0>
 800aa26:	6874      	ldr	r4, [r6, #4]
 800aa28:	89a3      	ldrh	r3, [r4, #12]
 800aa2a:	0718      	lsls	r0, r3, #28
 800aa2c:	d55e      	bpl.n	800aaec <_vfiprintf_r+0xe4>
 800aa2e:	6923      	ldr	r3, [r4, #16]
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d05b      	beq.n	800aaec <_vfiprintf_r+0xe4>
 800aa34:	2300      	movs	r3, #0
 800aa36:	9309      	str	r3, [sp, #36]	; 0x24
 800aa38:	2320      	movs	r3, #32
 800aa3a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aa3e:	2330      	movs	r3, #48	; 0x30
 800aa40:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800aa44:	9503      	str	r5, [sp, #12]
 800aa46:	f04f 0b01 	mov.w	fp, #1
 800aa4a:	46b8      	mov	r8, r7
 800aa4c:	4645      	mov	r5, r8
 800aa4e:	f815 3b01 	ldrb.w	r3, [r5], #1
 800aa52:	b10b      	cbz	r3, 800aa58 <_vfiprintf_r+0x50>
 800aa54:	2b25      	cmp	r3, #37	; 0x25
 800aa56:	d154      	bne.n	800ab02 <_vfiprintf_r+0xfa>
 800aa58:	ebb8 0a07 	subs.w	sl, r8, r7
 800aa5c:	d00b      	beq.n	800aa76 <_vfiprintf_r+0x6e>
 800aa5e:	4653      	mov	r3, sl
 800aa60:	463a      	mov	r2, r7
 800aa62:	4621      	mov	r1, r4
 800aa64:	4630      	mov	r0, r6
 800aa66:	f7ff ffbc 	bl	800a9e2 <__sfputs_r>
 800aa6a:	3001      	adds	r0, #1
 800aa6c:	f000 80c2 	beq.w	800abf4 <_vfiprintf_r+0x1ec>
 800aa70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa72:	4453      	add	r3, sl
 800aa74:	9309      	str	r3, [sp, #36]	; 0x24
 800aa76:	f898 3000 	ldrb.w	r3, [r8]
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	f000 80ba 	beq.w	800abf4 <_vfiprintf_r+0x1ec>
 800aa80:	2300      	movs	r3, #0
 800aa82:	f04f 32ff 	mov.w	r2, #4294967295
 800aa86:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aa8a:	9304      	str	r3, [sp, #16]
 800aa8c:	9307      	str	r3, [sp, #28]
 800aa8e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800aa92:	931a      	str	r3, [sp, #104]	; 0x68
 800aa94:	46a8      	mov	r8, r5
 800aa96:	2205      	movs	r2, #5
 800aa98:	f818 1b01 	ldrb.w	r1, [r8], #1
 800aa9c:	485e      	ldr	r0, [pc, #376]	; (800ac18 <_vfiprintf_r+0x210>)
 800aa9e:	f7f5 fbaf 	bl	8000200 <memchr>
 800aaa2:	9b04      	ldr	r3, [sp, #16]
 800aaa4:	bb78      	cbnz	r0, 800ab06 <_vfiprintf_r+0xfe>
 800aaa6:	06d9      	lsls	r1, r3, #27
 800aaa8:	bf44      	itt	mi
 800aaaa:	2220      	movmi	r2, #32
 800aaac:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800aab0:	071a      	lsls	r2, r3, #28
 800aab2:	bf44      	itt	mi
 800aab4:	222b      	movmi	r2, #43	; 0x2b
 800aab6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800aaba:	782a      	ldrb	r2, [r5, #0]
 800aabc:	2a2a      	cmp	r2, #42	; 0x2a
 800aabe:	d02a      	beq.n	800ab16 <_vfiprintf_r+0x10e>
 800aac0:	9a07      	ldr	r2, [sp, #28]
 800aac2:	46a8      	mov	r8, r5
 800aac4:	2000      	movs	r0, #0
 800aac6:	250a      	movs	r5, #10
 800aac8:	4641      	mov	r1, r8
 800aaca:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aace:	3b30      	subs	r3, #48	; 0x30
 800aad0:	2b09      	cmp	r3, #9
 800aad2:	d969      	bls.n	800aba8 <_vfiprintf_r+0x1a0>
 800aad4:	b360      	cbz	r0, 800ab30 <_vfiprintf_r+0x128>
 800aad6:	e024      	b.n	800ab22 <_vfiprintf_r+0x11a>
 800aad8:	4b50      	ldr	r3, [pc, #320]	; (800ac1c <_vfiprintf_r+0x214>)
 800aada:	429c      	cmp	r4, r3
 800aadc:	d101      	bne.n	800aae2 <_vfiprintf_r+0xda>
 800aade:	68b4      	ldr	r4, [r6, #8]
 800aae0:	e7a2      	b.n	800aa28 <_vfiprintf_r+0x20>
 800aae2:	4b4f      	ldr	r3, [pc, #316]	; (800ac20 <_vfiprintf_r+0x218>)
 800aae4:	429c      	cmp	r4, r3
 800aae6:	bf08      	it	eq
 800aae8:	68f4      	ldreq	r4, [r6, #12]
 800aaea:	e79d      	b.n	800aa28 <_vfiprintf_r+0x20>
 800aaec:	4621      	mov	r1, r4
 800aaee:	4630      	mov	r0, r6
 800aaf0:	f7ff fb5c 	bl	800a1ac <__swsetup_r>
 800aaf4:	2800      	cmp	r0, #0
 800aaf6:	d09d      	beq.n	800aa34 <_vfiprintf_r+0x2c>
 800aaf8:	f04f 30ff 	mov.w	r0, #4294967295
 800aafc:	b01d      	add	sp, #116	; 0x74
 800aafe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab02:	46a8      	mov	r8, r5
 800ab04:	e7a2      	b.n	800aa4c <_vfiprintf_r+0x44>
 800ab06:	4a44      	ldr	r2, [pc, #272]	; (800ac18 <_vfiprintf_r+0x210>)
 800ab08:	1a80      	subs	r0, r0, r2
 800ab0a:	fa0b f000 	lsl.w	r0, fp, r0
 800ab0e:	4318      	orrs	r0, r3
 800ab10:	9004      	str	r0, [sp, #16]
 800ab12:	4645      	mov	r5, r8
 800ab14:	e7be      	b.n	800aa94 <_vfiprintf_r+0x8c>
 800ab16:	9a03      	ldr	r2, [sp, #12]
 800ab18:	1d11      	adds	r1, r2, #4
 800ab1a:	6812      	ldr	r2, [r2, #0]
 800ab1c:	9103      	str	r1, [sp, #12]
 800ab1e:	2a00      	cmp	r2, #0
 800ab20:	db01      	blt.n	800ab26 <_vfiprintf_r+0x11e>
 800ab22:	9207      	str	r2, [sp, #28]
 800ab24:	e004      	b.n	800ab30 <_vfiprintf_r+0x128>
 800ab26:	4252      	negs	r2, r2
 800ab28:	f043 0302 	orr.w	r3, r3, #2
 800ab2c:	9207      	str	r2, [sp, #28]
 800ab2e:	9304      	str	r3, [sp, #16]
 800ab30:	f898 3000 	ldrb.w	r3, [r8]
 800ab34:	2b2e      	cmp	r3, #46	; 0x2e
 800ab36:	d10e      	bne.n	800ab56 <_vfiprintf_r+0x14e>
 800ab38:	f898 3001 	ldrb.w	r3, [r8, #1]
 800ab3c:	2b2a      	cmp	r3, #42	; 0x2a
 800ab3e:	d138      	bne.n	800abb2 <_vfiprintf_r+0x1aa>
 800ab40:	9b03      	ldr	r3, [sp, #12]
 800ab42:	1d1a      	adds	r2, r3, #4
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	9203      	str	r2, [sp, #12]
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	bfb8      	it	lt
 800ab4c:	f04f 33ff 	movlt.w	r3, #4294967295
 800ab50:	f108 0802 	add.w	r8, r8, #2
 800ab54:	9305      	str	r3, [sp, #20]
 800ab56:	4d33      	ldr	r5, [pc, #204]	; (800ac24 <_vfiprintf_r+0x21c>)
 800ab58:	f898 1000 	ldrb.w	r1, [r8]
 800ab5c:	2203      	movs	r2, #3
 800ab5e:	4628      	mov	r0, r5
 800ab60:	f7f5 fb4e 	bl	8000200 <memchr>
 800ab64:	b140      	cbz	r0, 800ab78 <_vfiprintf_r+0x170>
 800ab66:	2340      	movs	r3, #64	; 0x40
 800ab68:	1b40      	subs	r0, r0, r5
 800ab6a:	fa03 f000 	lsl.w	r0, r3, r0
 800ab6e:	9b04      	ldr	r3, [sp, #16]
 800ab70:	4303      	orrs	r3, r0
 800ab72:	f108 0801 	add.w	r8, r8, #1
 800ab76:	9304      	str	r3, [sp, #16]
 800ab78:	f898 1000 	ldrb.w	r1, [r8]
 800ab7c:	482a      	ldr	r0, [pc, #168]	; (800ac28 <_vfiprintf_r+0x220>)
 800ab7e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ab82:	2206      	movs	r2, #6
 800ab84:	f108 0701 	add.w	r7, r8, #1
 800ab88:	f7f5 fb3a 	bl	8000200 <memchr>
 800ab8c:	2800      	cmp	r0, #0
 800ab8e:	d037      	beq.n	800ac00 <_vfiprintf_r+0x1f8>
 800ab90:	4b26      	ldr	r3, [pc, #152]	; (800ac2c <_vfiprintf_r+0x224>)
 800ab92:	bb1b      	cbnz	r3, 800abdc <_vfiprintf_r+0x1d4>
 800ab94:	9b03      	ldr	r3, [sp, #12]
 800ab96:	3307      	adds	r3, #7
 800ab98:	f023 0307 	bic.w	r3, r3, #7
 800ab9c:	3308      	adds	r3, #8
 800ab9e:	9303      	str	r3, [sp, #12]
 800aba0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aba2:	444b      	add	r3, r9
 800aba4:	9309      	str	r3, [sp, #36]	; 0x24
 800aba6:	e750      	b.n	800aa4a <_vfiprintf_r+0x42>
 800aba8:	fb05 3202 	mla	r2, r5, r2, r3
 800abac:	2001      	movs	r0, #1
 800abae:	4688      	mov	r8, r1
 800abb0:	e78a      	b.n	800aac8 <_vfiprintf_r+0xc0>
 800abb2:	2300      	movs	r3, #0
 800abb4:	f108 0801 	add.w	r8, r8, #1
 800abb8:	9305      	str	r3, [sp, #20]
 800abba:	4619      	mov	r1, r3
 800abbc:	250a      	movs	r5, #10
 800abbe:	4640      	mov	r0, r8
 800abc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800abc4:	3a30      	subs	r2, #48	; 0x30
 800abc6:	2a09      	cmp	r2, #9
 800abc8:	d903      	bls.n	800abd2 <_vfiprintf_r+0x1ca>
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d0c3      	beq.n	800ab56 <_vfiprintf_r+0x14e>
 800abce:	9105      	str	r1, [sp, #20]
 800abd0:	e7c1      	b.n	800ab56 <_vfiprintf_r+0x14e>
 800abd2:	fb05 2101 	mla	r1, r5, r1, r2
 800abd6:	2301      	movs	r3, #1
 800abd8:	4680      	mov	r8, r0
 800abda:	e7f0      	b.n	800abbe <_vfiprintf_r+0x1b6>
 800abdc:	ab03      	add	r3, sp, #12
 800abde:	9300      	str	r3, [sp, #0]
 800abe0:	4622      	mov	r2, r4
 800abe2:	4b13      	ldr	r3, [pc, #76]	; (800ac30 <_vfiprintf_r+0x228>)
 800abe4:	a904      	add	r1, sp, #16
 800abe6:	4630      	mov	r0, r6
 800abe8:	f3af 8000 	nop.w
 800abec:	f1b0 3fff 	cmp.w	r0, #4294967295
 800abf0:	4681      	mov	r9, r0
 800abf2:	d1d5      	bne.n	800aba0 <_vfiprintf_r+0x198>
 800abf4:	89a3      	ldrh	r3, [r4, #12]
 800abf6:	065b      	lsls	r3, r3, #25
 800abf8:	f53f af7e 	bmi.w	800aaf8 <_vfiprintf_r+0xf0>
 800abfc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800abfe:	e77d      	b.n	800aafc <_vfiprintf_r+0xf4>
 800ac00:	ab03      	add	r3, sp, #12
 800ac02:	9300      	str	r3, [sp, #0]
 800ac04:	4622      	mov	r2, r4
 800ac06:	4b0a      	ldr	r3, [pc, #40]	; (800ac30 <_vfiprintf_r+0x228>)
 800ac08:	a904      	add	r1, sp, #16
 800ac0a:	4630      	mov	r0, r6
 800ac0c:	f000 f888 	bl	800ad20 <_printf_i>
 800ac10:	e7ec      	b.n	800abec <_vfiprintf_r+0x1e4>
 800ac12:	bf00      	nop
 800ac14:	0800b5f4 	.word	0x0800b5f4
 800ac18:	0800b63e 	.word	0x0800b63e
 800ac1c:	0800b614 	.word	0x0800b614
 800ac20:	0800b5d4 	.word	0x0800b5d4
 800ac24:	0800b644 	.word	0x0800b644
 800ac28:	0800b648 	.word	0x0800b648
 800ac2c:	00000000 	.word	0x00000000
 800ac30:	0800a9e3 	.word	0x0800a9e3

0800ac34 <_printf_common>:
 800ac34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac38:	4691      	mov	r9, r2
 800ac3a:	461f      	mov	r7, r3
 800ac3c:	688a      	ldr	r2, [r1, #8]
 800ac3e:	690b      	ldr	r3, [r1, #16]
 800ac40:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ac44:	4293      	cmp	r3, r2
 800ac46:	bfb8      	it	lt
 800ac48:	4613      	movlt	r3, r2
 800ac4a:	f8c9 3000 	str.w	r3, [r9]
 800ac4e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ac52:	4606      	mov	r6, r0
 800ac54:	460c      	mov	r4, r1
 800ac56:	b112      	cbz	r2, 800ac5e <_printf_common+0x2a>
 800ac58:	3301      	adds	r3, #1
 800ac5a:	f8c9 3000 	str.w	r3, [r9]
 800ac5e:	6823      	ldr	r3, [r4, #0]
 800ac60:	0699      	lsls	r1, r3, #26
 800ac62:	bf42      	ittt	mi
 800ac64:	f8d9 3000 	ldrmi.w	r3, [r9]
 800ac68:	3302      	addmi	r3, #2
 800ac6a:	f8c9 3000 	strmi.w	r3, [r9]
 800ac6e:	6825      	ldr	r5, [r4, #0]
 800ac70:	f015 0506 	ands.w	r5, r5, #6
 800ac74:	d107      	bne.n	800ac86 <_printf_common+0x52>
 800ac76:	f104 0a19 	add.w	sl, r4, #25
 800ac7a:	68e3      	ldr	r3, [r4, #12]
 800ac7c:	f8d9 2000 	ldr.w	r2, [r9]
 800ac80:	1a9b      	subs	r3, r3, r2
 800ac82:	42ab      	cmp	r3, r5
 800ac84:	dc28      	bgt.n	800acd8 <_printf_common+0xa4>
 800ac86:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800ac8a:	6822      	ldr	r2, [r4, #0]
 800ac8c:	3300      	adds	r3, #0
 800ac8e:	bf18      	it	ne
 800ac90:	2301      	movne	r3, #1
 800ac92:	0692      	lsls	r2, r2, #26
 800ac94:	d42d      	bmi.n	800acf2 <_printf_common+0xbe>
 800ac96:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ac9a:	4639      	mov	r1, r7
 800ac9c:	4630      	mov	r0, r6
 800ac9e:	47c0      	blx	r8
 800aca0:	3001      	adds	r0, #1
 800aca2:	d020      	beq.n	800ace6 <_printf_common+0xb2>
 800aca4:	6823      	ldr	r3, [r4, #0]
 800aca6:	68e5      	ldr	r5, [r4, #12]
 800aca8:	f8d9 2000 	ldr.w	r2, [r9]
 800acac:	f003 0306 	and.w	r3, r3, #6
 800acb0:	2b04      	cmp	r3, #4
 800acb2:	bf08      	it	eq
 800acb4:	1aad      	subeq	r5, r5, r2
 800acb6:	68a3      	ldr	r3, [r4, #8]
 800acb8:	6922      	ldr	r2, [r4, #16]
 800acba:	bf0c      	ite	eq
 800acbc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800acc0:	2500      	movne	r5, #0
 800acc2:	4293      	cmp	r3, r2
 800acc4:	bfc4      	itt	gt
 800acc6:	1a9b      	subgt	r3, r3, r2
 800acc8:	18ed      	addgt	r5, r5, r3
 800acca:	f04f 0900 	mov.w	r9, #0
 800acce:	341a      	adds	r4, #26
 800acd0:	454d      	cmp	r5, r9
 800acd2:	d11a      	bne.n	800ad0a <_printf_common+0xd6>
 800acd4:	2000      	movs	r0, #0
 800acd6:	e008      	b.n	800acea <_printf_common+0xb6>
 800acd8:	2301      	movs	r3, #1
 800acda:	4652      	mov	r2, sl
 800acdc:	4639      	mov	r1, r7
 800acde:	4630      	mov	r0, r6
 800ace0:	47c0      	blx	r8
 800ace2:	3001      	adds	r0, #1
 800ace4:	d103      	bne.n	800acee <_printf_common+0xba>
 800ace6:	f04f 30ff 	mov.w	r0, #4294967295
 800acea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800acee:	3501      	adds	r5, #1
 800acf0:	e7c3      	b.n	800ac7a <_printf_common+0x46>
 800acf2:	18e1      	adds	r1, r4, r3
 800acf4:	1c5a      	adds	r2, r3, #1
 800acf6:	2030      	movs	r0, #48	; 0x30
 800acf8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800acfc:	4422      	add	r2, r4
 800acfe:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ad02:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ad06:	3302      	adds	r3, #2
 800ad08:	e7c5      	b.n	800ac96 <_printf_common+0x62>
 800ad0a:	2301      	movs	r3, #1
 800ad0c:	4622      	mov	r2, r4
 800ad0e:	4639      	mov	r1, r7
 800ad10:	4630      	mov	r0, r6
 800ad12:	47c0      	blx	r8
 800ad14:	3001      	adds	r0, #1
 800ad16:	d0e6      	beq.n	800ace6 <_printf_common+0xb2>
 800ad18:	f109 0901 	add.w	r9, r9, #1
 800ad1c:	e7d8      	b.n	800acd0 <_printf_common+0x9c>
	...

0800ad20 <_printf_i>:
 800ad20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ad24:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800ad28:	460c      	mov	r4, r1
 800ad2a:	7e09      	ldrb	r1, [r1, #24]
 800ad2c:	b085      	sub	sp, #20
 800ad2e:	296e      	cmp	r1, #110	; 0x6e
 800ad30:	4617      	mov	r7, r2
 800ad32:	4606      	mov	r6, r0
 800ad34:	4698      	mov	r8, r3
 800ad36:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ad38:	f000 80b3 	beq.w	800aea2 <_printf_i+0x182>
 800ad3c:	d822      	bhi.n	800ad84 <_printf_i+0x64>
 800ad3e:	2963      	cmp	r1, #99	; 0x63
 800ad40:	d036      	beq.n	800adb0 <_printf_i+0x90>
 800ad42:	d80a      	bhi.n	800ad5a <_printf_i+0x3a>
 800ad44:	2900      	cmp	r1, #0
 800ad46:	f000 80b9 	beq.w	800aebc <_printf_i+0x19c>
 800ad4a:	2958      	cmp	r1, #88	; 0x58
 800ad4c:	f000 8083 	beq.w	800ae56 <_printf_i+0x136>
 800ad50:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ad54:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800ad58:	e032      	b.n	800adc0 <_printf_i+0xa0>
 800ad5a:	2964      	cmp	r1, #100	; 0x64
 800ad5c:	d001      	beq.n	800ad62 <_printf_i+0x42>
 800ad5e:	2969      	cmp	r1, #105	; 0x69
 800ad60:	d1f6      	bne.n	800ad50 <_printf_i+0x30>
 800ad62:	6820      	ldr	r0, [r4, #0]
 800ad64:	6813      	ldr	r3, [r2, #0]
 800ad66:	0605      	lsls	r5, r0, #24
 800ad68:	f103 0104 	add.w	r1, r3, #4
 800ad6c:	d52a      	bpl.n	800adc4 <_printf_i+0xa4>
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	6011      	str	r1, [r2, #0]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	da03      	bge.n	800ad7e <_printf_i+0x5e>
 800ad76:	222d      	movs	r2, #45	; 0x2d
 800ad78:	425b      	negs	r3, r3
 800ad7a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800ad7e:	486f      	ldr	r0, [pc, #444]	; (800af3c <_printf_i+0x21c>)
 800ad80:	220a      	movs	r2, #10
 800ad82:	e039      	b.n	800adf8 <_printf_i+0xd8>
 800ad84:	2973      	cmp	r1, #115	; 0x73
 800ad86:	f000 809d 	beq.w	800aec4 <_printf_i+0x1a4>
 800ad8a:	d808      	bhi.n	800ad9e <_printf_i+0x7e>
 800ad8c:	296f      	cmp	r1, #111	; 0x6f
 800ad8e:	d020      	beq.n	800add2 <_printf_i+0xb2>
 800ad90:	2970      	cmp	r1, #112	; 0x70
 800ad92:	d1dd      	bne.n	800ad50 <_printf_i+0x30>
 800ad94:	6823      	ldr	r3, [r4, #0]
 800ad96:	f043 0320 	orr.w	r3, r3, #32
 800ad9a:	6023      	str	r3, [r4, #0]
 800ad9c:	e003      	b.n	800ada6 <_printf_i+0x86>
 800ad9e:	2975      	cmp	r1, #117	; 0x75
 800ada0:	d017      	beq.n	800add2 <_printf_i+0xb2>
 800ada2:	2978      	cmp	r1, #120	; 0x78
 800ada4:	d1d4      	bne.n	800ad50 <_printf_i+0x30>
 800ada6:	2378      	movs	r3, #120	; 0x78
 800ada8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800adac:	4864      	ldr	r0, [pc, #400]	; (800af40 <_printf_i+0x220>)
 800adae:	e055      	b.n	800ae5c <_printf_i+0x13c>
 800adb0:	6813      	ldr	r3, [r2, #0]
 800adb2:	1d19      	adds	r1, r3, #4
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	6011      	str	r1, [r2, #0]
 800adb8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800adbc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800adc0:	2301      	movs	r3, #1
 800adc2:	e08c      	b.n	800aede <_printf_i+0x1be>
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	6011      	str	r1, [r2, #0]
 800adc8:	f010 0f40 	tst.w	r0, #64	; 0x40
 800adcc:	bf18      	it	ne
 800adce:	b21b      	sxthne	r3, r3
 800add0:	e7cf      	b.n	800ad72 <_printf_i+0x52>
 800add2:	6813      	ldr	r3, [r2, #0]
 800add4:	6825      	ldr	r5, [r4, #0]
 800add6:	1d18      	adds	r0, r3, #4
 800add8:	6010      	str	r0, [r2, #0]
 800adda:	0628      	lsls	r0, r5, #24
 800addc:	d501      	bpl.n	800ade2 <_printf_i+0xc2>
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	e002      	b.n	800ade8 <_printf_i+0xc8>
 800ade2:	0668      	lsls	r0, r5, #25
 800ade4:	d5fb      	bpl.n	800adde <_printf_i+0xbe>
 800ade6:	881b      	ldrh	r3, [r3, #0]
 800ade8:	4854      	ldr	r0, [pc, #336]	; (800af3c <_printf_i+0x21c>)
 800adea:	296f      	cmp	r1, #111	; 0x6f
 800adec:	bf14      	ite	ne
 800adee:	220a      	movne	r2, #10
 800adf0:	2208      	moveq	r2, #8
 800adf2:	2100      	movs	r1, #0
 800adf4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800adf8:	6865      	ldr	r5, [r4, #4]
 800adfa:	60a5      	str	r5, [r4, #8]
 800adfc:	2d00      	cmp	r5, #0
 800adfe:	f2c0 8095 	blt.w	800af2c <_printf_i+0x20c>
 800ae02:	6821      	ldr	r1, [r4, #0]
 800ae04:	f021 0104 	bic.w	r1, r1, #4
 800ae08:	6021      	str	r1, [r4, #0]
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d13d      	bne.n	800ae8a <_printf_i+0x16a>
 800ae0e:	2d00      	cmp	r5, #0
 800ae10:	f040 808e 	bne.w	800af30 <_printf_i+0x210>
 800ae14:	4665      	mov	r5, ip
 800ae16:	2a08      	cmp	r2, #8
 800ae18:	d10b      	bne.n	800ae32 <_printf_i+0x112>
 800ae1a:	6823      	ldr	r3, [r4, #0]
 800ae1c:	07db      	lsls	r3, r3, #31
 800ae1e:	d508      	bpl.n	800ae32 <_printf_i+0x112>
 800ae20:	6923      	ldr	r3, [r4, #16]
 800ae22:	6862      	ldr	r2, [r4, #4]
 800ae24:	429a      	cmp	r2, r3
 800ae26:	bfde      	ittt	le
 800ae28:	2330      	movle	r3, #48	; 0x30
 800ae2a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ae2e:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ae32:	ebac 0305 	sub.w	r3, ip, r5
 800ae36:	6123      	str	r3, [r4, #16]
 800ae38:	f8cd 8000 	str.w	r8, [sp]
 800ae3c:	463b      	mov	r3, r7
 800ae3e:	aa03      	add	r2, sp, #12
 800ae40:	4621      	mov	r1, r4
 800ae42:	4630      	mov	r0, r6
 800ae44:	f7ff fef6 	bl	800ac34 <_printf_common>
 800ae48:	3001      	adds	r0, #1
 800ae4a:	d14d      	bne.n	800aee8 <_printf_i+0x1c8>
 800ae4c:	f04f 30ff 	mov.w	r0, #4294967295
 800ae50:	b005      	add	sp, #20
 800ae52:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ae56:	4839      	ldr	r0, [pc, #228]	; (800af3c <_printf_i+0x21c>)
 800ae58:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800ae5c:	6813      	ldr	r3, [r2, #0]
 800ae5e:	6821      	ldr	r1, [r4, #0]
 800ae60:	1d1d      	adds	r5, r3, #4
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	6015      	str	r5, [r2, #0]
 800ae66:	060a      	lsls	r2, r1, #24
 800ae68:	d50b      	bpl.n	800ae82 <_printf_i+0x162>
 800ae6a:	07ca      	lsls	r2, r1, #31
 800ae6c:	bf44      	itt	mi
 800ae6e:	f041 0120 	orrmi.w	r1, r1, #32
 800ae72:	6021      	strmi	r1, [r4, #0]
 800ae74:	b91b      	cbnz	r3, 800ae7e <_printf_i+0x15e>
 800ae76:	6822      	ldr	r2, [r4, #0]
 800ae78:	f022 0220 	bic.w	r2, r2, #32
 800ae7c:	6022      	str	r2, [r4, #0]
 800ae7e:	2210      	movs	r2, #16
 800ae80:	e7b7      	b.n	800adf2 <_printf_i+0xd2>
 800ae82:	064d      	lsls	r5, r1, #25
 800ae84:	bf48      	it	mi
 800ae86:	b29b      	uxthmi	r3, r3
 800ae88:	e7ef      	b.n	800ae6a <_printf_i+0x14a>
 800ae8a:	4665      	mov	r5, ip
 800ae8c:	fbb3 f1f2 	udiv	r1, r3, r2
 800ae90:	fb02 3311 	mls	r3, r2, r1, r3
 800ae94:	5cc3      	ldrb	r3, [r0, r3]
 800ae96:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800ae9a:	460b      	mov	r3, r1
 800ae9c:	2900      	cmp	r1, #0
 800ae9e:	d1f5      	bne.n	800ae8c <_printf_i+0x16c>
 800aea0:	e7b9      	b.n	800ae16 <_printf_i+0xf6>
 800aea2:	6813      	ldr	r3, [r2, #0]
 800aea4:	6825      	ldr	r5, [r4, #0]
 800aea6:	6961      	ldr	r1, [r4, #20]
 800aea8:	1d18      	adds	r0, r3, #4
 800aeaa:	6010      	str	r0, [r2, #0]
 800aeac:	0628      	lsls	r0, r5, #24
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	d501      	bpl.n	800aeb6 <_printf_i+0x196>
 800aeb2:	6019      	str	r1, [r3, #0]
 800aeb4:	e002      	b.n	800aebc <_printf_i+0x19c>
 800aeb6:	066a      	lsls	r2, r5, #25
 800aeb8:	d5fb      	bpl.n	800aeb2 <_printf_i+0x192>
 800aeba:	8019      	strh	r1, [r3, #0]
 800aebc:	2300      	movs	r3, #0
 800aebe:	6123      	str	r3, [r4, #16]
 800aec0:	4665      	mov	r5, ip
 800aec2:	e7b9      	b.n	800ae38 <_printf_i+0x118>
 800aec4:	6813      	ldr	r3, [r2, #0]
 800aec6:	1d19      	adds	r1, r3, #4
 800aec8:	6011      	str	r1, [r2, #0]
 800aeca:	681d      	ldr	r5, [r3, #0]
 800aecc:	6862      	ldr	r2, [r4, #4]
 800aece:	2100      	movs	r1, #0
 800aed0:	4628      	mov	r0, r5
 800aed2:	f7f5 f995 	bl	8000200 <memchr>
 800aed6:	b108      	cbz	r0, 800aedc <_printf_i+0x1bc>
 800aed8:	1b40      	subs	r0, r0, r5
 800aeda:	6060      	str	r0, [r4, #4]
 800aedc:	6863      	ldr	r3, [r4, #4]
 800aede:	6123      	str	r3, [r4, #16]
 800aee0:	2300      	movs	r3, #0
 800aee2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aee6:	e7a7      	b.n	800ae38 <_printf_i+0x118>
 800aee8:	6923      	ldr	r3, [r4, #16]
 800aeea:	462a      	mov	r2, r5
 800aeec:	4639      	mov	r1, r7
 800aeee:	4630      	mov	r0, r6
 800aef0:	47c0      	blx	r8
 800aef2:	3001      	adds	r0, #1
 800aef4:	d0aa      	beq.n	800ae4c <_printf_i+0x12c>
 800aef6:	6823      	ldr	r3, [r4, #0]
 800aef8:	079b      	lsls	r3, r3, #30
 800aefa:	d413      	bmi.n	800af24 <_printf_i+0x204>
 800aefc:	68e0      	ldr	r0, [r4, #12]
 800aefe:	9b03      	ldr	r3, [sp, #12]
 800af00:	4298      	cmp	r0, r3
 800af02:	bfb8      	it	lt
 800af04:	4618      	movlt	r0, r3
 800af06:	e7a3      	b.n	800ae50 <_printf_i+0x130>
 800af08:	2301      	movs	r3, #1
 800af0a:	464a      	mov	r2, r9
 800af0c:	4639      	mov	r1, r7
 800af0e:	4630      	mov	r0, r6
 800af10:	47c0      	blx	r8
 800af12:	3001      	adds	r0, #1
 800af14:	d09a      	beq.n	800ae4c <_printf_i+0x12c>
 800af16:	3501      	adds	r5, #1
 800af18:	68e3      	ldr	r3, [r4, #12]
 800af1a:	9a03      	ldr	r2, [sp, #12]
 800af1c:	1a9b      	subs	r3, r3, r2
 800af1e:	42ab      	cmp	r3, r5
 800af20:	dcf2      	bgt.n	800af08 <_printf_i+0x1e8>
 800af22:	e7eb      	b.n	800aefc <_printf_i+0x1dc>
 800af24:	2500      	movs	r5, #0
 800af26:	f104 0919 	add.w	r9, r4, #25
 800af2a:	e7f5      	b.n	800af18 <_printf_i+0x1f8>
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d1ac      	bne.n	800ae8a <_printf_i+0x16a>
 800af30:	7803      	ldrb	r3, [r0, #0]
 800af32:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800af36:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800af3a:	e76c      	b.n	800ae16 <_printf_i+0xf6>
 800af3c:	0800b64f 	.word	0x0800b64f
 800af40:	0800b660 	.word	0x0800b660

0800af44 <__sread>:
 800af44:	b510      	push	{r4, lr}
 800af46:	460c      	mov	r4, r1
 800af48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af4c:	f000 f8e0 	bl	800b110 <_read_r>
 800af50:	2800      	cmp	r0, #0
 800af52:	bfab      	itete	ge
 800af54:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800af56:	89a3      	ldrhlt	r3, [r4, #12]
 800af58:	181b      	addge	r3, r3, r0
 800af5a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800af5e:	bfac      	ite	ge
 800af60:	6563      	strge	r3, [r4, #84]	; 0x54
 800af62:	81a3      	strhlt	r3, [r4, #12]
 800af64:	bd10      	pop	{r4, pc}

0800af66 <__swrite>:
 800af66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af6a:	461f      	mov	r7, r3
 800af6c:	898b      	ldrh	r3, [r1, #12]
 800af6e:	05db      	lsls	r3, r3, #23
 800af70:	4605      	mov	r5, r0
 800af72:	460c      	mov	r4, r1
 800af74:	4616      	mov	r6, r2
 800af76:	d505      	bpl.n	800af84 <__swrite+0x1e>
 800af78:	2302      	movs	r3, #2
 800af7a:	2200      	movs	r2, #0
 800af7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af80:	f000 f874 	bl	800b06c <_lseek_r>
 800af84:	89a3      	ldrh	r3, [r4, #12]
 800af86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800af8a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800af8e:	81a3      	strh	r3, [r4, #12]
 800af90:	4632      	mov	r2, r6
 800af92:	463b      	mov	r3, r7
 800af94:	4628      	mov	r0, r5
 800af96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800af9a:	f000 b823 	b.w	800afe4 <_write_r>

0800af9e <__sseek>:
 800af9e:	b510      	push	{r4, lr}
 800afa0:	460c      	mov	r4, r1
 800afa2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800afa6:	f000 f861 	bl	800b06c <_lseek_r>
 800afaa:	1c43      	adds	r3, r0, #1
 800afac:	89a3      	ldrh	r3, [r4, #12]
 800afae:	bf15      	itete	ne
 800afb0:	6560      	strne	r0, [r4, #84]	; 0x54
 800afb2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800afb6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800afba:	81a3      	strheq	r3, [r4, #12]
 800afbc:	bf18      	it	ne
 800afbe:	81a3      	strhne	r3, [r4, #12]
 800afc0:	bd10      	pop	{r4, pc}

0800afc2 <__sclose>:
 800afc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800afc6:	f000 b81f 	b.w	800b008 <_close_r>

0800afca <__ascii_wctomb>:
 800afca:	b149      	cbz	r1, 800afe0 <__ascii_wctomb+0x16>
 800afcc:	2aff      	cmp	r2, #255	; 0xff
 800afce:	bf85      	ittet	hi
 800afd0:	238a      	movhi	r3, #138	; 0x8a
 800afd2:	6003      	strhi	r3, [r0, #0]
 800afd4:	700a      	strbls	r2, [r1, #0]
 800afd6:	f04f 30ff 	movhi.w	r0, #4294967295
 800afda:	bf98      	it	ls
 800afdc:	2001      	movls	r0, #1
 800afde:	4770      	bx	lr
 800afe0:	4608      	mov	r0, r1
 800afe2:	4770      	bx	lr

0800afe4 <_write_r>:
 800afe4:	b538      	push	{r3, r4, r5, lr}
 800afe6:	4c07      	ldr	r4, [pc, #28]	; (800b004 <_write_r+0x20>)
 800afe8:	4605      	mov	r5, r0
 800afea:	4608      	mov	r0, r1
 800afec:	4611      	mov	r1, r2
 800afee:	2200      	movs	r2, #0
 800aff0:	6022      	str	r2, [r4, #0]
 800aff2:	461a      	mov	r2, r3
 800aff4:	f7f6 ffef 	bl	8001fd6 <_write>
 800aff8:	1c43      	adds	r3, r0, #1
 800affa:	d102      	bne.n	800b002 <_write_r+0x1e>
 800affc:	6823      	ldr	r3, [r4, #0]
 800affe:	b103      	cbz	r3, 800b002 <_write_r+0x1e>
 800b000:	602b      	str	r3, [r5, #0]
 800b002:	bd38      	pop	{r3, r4, r5, pc}
 800b004:	20004eb4 	.word	0x20004eb4

0800b008 <_close_r>:
 800b008:	b538      	push	{r3, r4, r5, lr}
 800b00a:	4c06      	ldr	r4, [pc, #24]	; (800b024 <_close_r+0x1c>)
 800b00c:	2300      	movs	r3, #0
 800b00e:	4605      	mov	r5, r0
 800b010:	4608      	mov	r0, r1
 800b012:	6023      	str	r3, [r4, #0]
 800b014:	f7f6 fffb 	bl	800200e <_close>
 800b018:	1c43      	adds	r3, r0, #1
 800b01a:	d102      	bne.n	800b022 <_close_r+0x1a>
 800b01c:	6823      	ldr	r3, [r4, #0]
 800b01e:	b103      	cbz	r3, 800b022 <_close_r+0x1a>
 800b020:	602b      	str	r3, [r5, #0]
 800b022:	bd38      	pop	{r3, r4, r5, pc}
 800b024:	20004eb4 	.word	0x20004eb4

0800b028 <_fstat_r>:
 800b028:	b538      	push	{r3, r4, r5, lr}
 800b02a:	4c07      	ldr	r4, [pc, #28]	; (800b048 <_fstat_r+0x20>)
 800b02c:	2300      	movs	r3, #0
 800b02e:	4605      	mov	r5, r0
 800b030:	4608      	mov	r0, r1
 800b032:	4611      	mov	r1, r2
 800b034:	6023      	str	r3, [r4, #0]
 800b036:	f7f6 fff6 	bl	8002026 <_fstat>
 800b03a:	1c43      	adds	r3, r0, #1
 800b03c:	d102      	bne.n	800b044 <_fstat_r+0x1c>
 800b03e:	6823      	ldr	r3, [r4, #0]
 800b040:	b103      	cbz	r3, 800b044 <_fstat_r+0x1c>
 800b042:	602b      	str	r3, [r5, #0]
 800b044:	bd38      	pop	{r3, r4, r5, pc}
 800b046:	bf00      	nop
 800b048:	20004eb4 	.word	0x20004eb4

0800b04c <_isatty_r>:
 800b04c:	b538      	push	{r3, r4, r5, lr}
 800b04e:	4c06      	ldr	r4, [pc, #24]	; (800b068 <_isatty_r+0x1c>)
 800b050:	2300      	movs	r3, #0
 800b052:	4605      	mov	r5, r0
 800b054:	4608      	mov	r0, r1
 800b056:	6023      	str	r3, [r4, #0]
 800b058:	f7f6 fff5 	bl	8002046 <_isatty>
 800b05c:	1c43      	adds	r3, r0, #1
 800b05e:	d102      	bne.n	800b066 <_isatty_r+0x1a>
 800b060:	6823      	ldr	r3, [r4, #0]
 800b062:	b103      	cbz	r3, 800b066 <_isatty_r+0x1a>
 800b064:	602b      	str	r3, [r5, #0]
 800b066:	bd38      	pop	{r3, r4, r5, pc}
 800b068:	20004eb4 	.word	0x20004eb4

0800b06c <_lseek_r>:
 800b06c:	b538      	push	{r3, r4, r5, lr}
 800b06e:	4c07      	ldr	r4, [pc, #28]	; (800b08c <_lseek_r+0x20>)
 800b070:	4605      	mov	r5, r0
 800b072:	4608      	mov	r0, r1
 800b074:	4611      	mov	r1, r2
 800b076:	2200      	movs	r2, #0
 800b078:	6022      	str	r2, [r4, #0]
 800b07a:	461a      	mov	r2, r3
 800b07c:	f7f6 ffee 	bl	800205c <_lseek>
 800b080:	1c43      	adds	r3, r0, #1
 800b082:	d102      	bne.n	800b08a <_lseek_r+0x1e>
 800b084:	6823      	ldr	r3, [r4, #0]
 800b086:	b103      	cbz	r3, 800b08a <_lseek_r+0x1e>
 800b088:	602b      	str	r3, [r5, #0]
 800b08a:	bd38      	pop	{r3, r4, r5, pc}
 800b08c:	20004eb4 	.word	0x20004eb4

0800b090 <memmove>:
 800b090:	4288      	cmp	r0, r1
 800b092:	b510      	push	{r4, lr}
 800b094:	eb01 0302 	add.w	r3, r1, r2
 800b098:	d807      	bhi.n	800b0aa <memmove+0x1a>
 800b09a:	1e42      	subs	r2, r0, #1
 800b09c:	4299      	cmp	r1, r3
 800b09e:	d00a      	beq.n	800b0b6 <memmove+0x26>
 800b0a0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b0a4:	f802 4f01 	strb.w	r4, [r2, #1]!
 800b0a8:	e7f8      	b.n	800b09c <memmove+0xc>
 800b0aa:	4283      	cmp	r3, r0
 800b0ac:	d9f5      	bls.n	800b09a <memmove+0xa>
 800b0ae:	1881      	adds	r1, r0, r2
 800b0b0:	1ad2      	subs	r2, r2, r3
 800b0b2:	42d3      	cmn	r3, r2
 800b0b4:	d100      	bne.n	800b0b8 <memmove+0x28>
 800b0b6:	bd10      	pop	{r4, pc}
 800b0b8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b0bc:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800b0c0:	e7f7      	b.n	800b0b2 <memmove+0x22>

0800b0c2 <_realloc_r>:
 800b0c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0c4:	4607      	mov	r7, r0
 800b0c6:	4614      	mov	r4, r2
 800b0c8:	460e      	mov	r6, r1
 800b0ca:	b921      	cbnz	r1, 800b0d6 <_realloc_r+0x14>
 800b0cc:	4611      	mov	r1, r2
 800b0ce:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b0d2:	f7fe be81 	b.w	8009dd8 <_malloc_r>
 800b0d6:	b922      	cbnz	r2, 800b0e2 <_realloc_r+0x20>
 800b0d8:	f7ff facc 	bl	800a674 <_free_r>
 800b0dc:	4625      	mov	r5, r4
 800b0de:	4628      	mov	r0, r5
 800b0e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b0e2:	f000 f827 	bl	800b134 <_malloc_usable_size_r>
 800b0e6:	42a0      	cmp	r0, r4
 800b0e8:	d20f      	bcs.n	800b10a <_realloc_r+0x48>
 800b0ea:	4621      	mov	r1, r4
 800b0ec:	4638      	mov	r0, r7
 800b0ee:	f7fe fe73 	bl	8009dd8 <_malloc_r>
 800b0f2:	4605      	mov	r5, r0
 800b0f4:	2800      	cmp	r0, #0
 800b0f6:	d0f2      	beq.n	800b0de <_realloc_r+0x1c>
 800b0f8:	4631      	mov	r1, r6
 800b0fa:	4622      	mov	r2, r4
 800b0fc:	f7fe fe4a 	bl	8009d94 <memcpy>
 800b100:	4631      	mov	r1, r6
 800b102:	4638      	mov	r0, r7
 800b104:	f7ff fab6 	bl	800a674 <_free_r>
 800b108:	e7e9      	b.n	800b0de <_realloc_r+0x1c>
 800b10a:	4635      	mov	r5, r6
 800b10c:	e7e7      	b.n	800b0de <_realloc_r+0x1c>
	...

0800b110 <_read_r>:
 800b110:	b538      	push	{r3, r4, r5, lr}
 800b112:	4c07      	ldr	r4, [pc, #28]	; (800b130 <_read_r+0x20>)
 800b114:	4605      	mov	r5, r0
 800b116:	4608      	mov	r0, r1
 800b118:	4611      	mov	r1, r2
 800b11a:	2200      	movs	r2, #0
 800b11c:	6022      	str	r2, [r4, #0]
 800b11e:	461a      	mov	r2, r3
 800b120:	f7f6 ff3c 	bl	8001f9c <_read>
 800b124:	1c43      	adds	r3, r0, #1
 800b126:	d102      	bne.n	800b12e <_read_r+0x1e>
 800b128:	6823      	ldr	r3, [r4, #0]
 800b12a:	b103      	cbz	r3, 800b12e <_read_r+0x1e>
 800b12c:	602b      	str	r3, [r5, #0]
 800b12e:	bd38      	pop	{r3, r4, r5, pc}
 800b130:	20004eb4 	.word	0x20004eb4

0800b134 <_malloc_usable_size_r>:
 800b134:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b138:	1f18      	subs	r0, r3, #4
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	bfbc      	itt	lt
 800b13e:	580b      	ldrlt	r3, [r1, r0]
 800b140:	18c0      	addlt	r0, r0, r3
 800b142:	4770      	bx	lr

0800b144 <_init>:
 800b144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b146:	bf00      	nop
 800b148:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b14a:	bc08      	pop	{r3}
 800b14c:	469e      	mov	lr, r3
 800b14e:	4770      	bx	lr

0800b150 <_fini>:
 800b150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b152:	bf00      	nop
 800b154:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b156:	bc08      	pop	{r3}
 800b158:	469e      	mov	lr, r3
 800b15a:	4770      	bx	lr
