set_property -dict { PACKAGE_PIN W5   IOSTANDARD LVCMOS33 } [get_ports clk]
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]

set_property -dict { PACKAGE_PIN V17   IOSTANDARD LVCMOS33 } [get_ports {rst_n}]
set_property -dict { PACKAGE_PIN V16   IOSTANDARD LVCMOS33 } [get_ports {start_sample}]

# cs d0 d1 sclk

set_property -dict { PACKAGE_PIN A14   IOSTANDARD LVCMOS33 } [get_ports {cs_n}];#Sch name = JA1
set_property -dict { PACKAGE_PIN A16   IOSTANDARD LVCMOS33 } [get_ports {din1}];#Sch name = JA2
set_property -dict { PACKAGE_PIN B16   IOSTANDARD LVCMOS33 } [get_ports {sclk}];#Sch name = JA3

#cs d1 d2 clk jc
set_property -dict { PACKAGE_PIN K17   IOSTANDARD LVCMOS33 } [get_ports {dac_cs}];#Sch name = JC1
set_property -dict { PACKAGE_PIN M18   IOSTANDARD LVCMOS33 } [get_ports {dac_mosi}];#Sch name = JC2
set_property -dict { PACKAGE_PIN P18   IOSTANDARD LVCMOS33 } [get_ports {dac_sclk}];#Sch name = JC4

set_property -dict { PACKAGE_PIN A18   IOSTANDARD LVCMOS33 } [get_ports tx]