xpm_cdc.sv,systemverilog,xil_defaultlib,C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_fifo.sv,systemverilog,xil_defaultlib,C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,
axi_chip2chip_v5_0_rfs.v,verilog,axi_chip2chip_v5_0_6,../../../ipstatic/ipshared/68d6/hdl/axi_chip2chip_v5_0_rfs.v,
axi_chip2chip_0.v,verilog,xil_defaultlib,../../../../axi_chip2chip_0_ex.srcs/sources_1/ip/axi_chip2chip_0/sim/axi_chip2chip_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
