@W: CL249 :"/home/romuald/Projects/alchitry/PPU/work/verilog/vga_signals_2.v":121:2:121:7|Initial value is not supported on state machine M_vstate_q
@W: CL249 :"/home/romuald/Projects/alchitry/PPU/work/verilog/vga_signals_2.v":121:2:121:7|Initial value is not supported on state machine M_hstate_q

