

================================================================
== Synthesis Summary Report of 'spmv_stream_lb'
================================================================
+ General Information: 
    * Date:           Tue Jun 10 16:47:54 2025
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        SpMv
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+----------+---------+-----------+------------+-----+
    |                                  Modules                                  | Issue|      | Latency | Latency| Iteration|         | Trip |          |          |         |           |            |     |
    |                                  & Loops                                  | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|   BRAM   |   DSP   |     FF    |     LUT    | URAM|
    +---------------------------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+----------+---------+-----------+------------+-----+
    |+ spmv_stream_lb*                                                          |     -|  0.16|        -|       -|         -|        -|     -|  dataflow|  72 (25%)|  14 (6%)|  6869 (6%)|  7701 (14%)|    -|
    | + Loop_VITIS_LOOP_338_1_proc                                              |     -|  2.49|        -|       -|         -|        -|     -|        no|         -|        -|   43 (~0%)|    98 (~0%)|    -|
    |  o VITIS_LOOP_338_1                                                       |     -|  9.00|        -|       -|         2|        1|     -|       yes|         -|        -|          -|           -|    -|
    | + entry_proc                                                              |     -|  5.37|        0|   0.000|         -|        0|     -|        no|         -|        -|    2 (~0%)|    29 (~0%)|    -|
    | + spmv_compute*                                                           |     -|  0.16|        -|       -|         -|        -|     -|  dataflow|    4 (1%)|   7 (3%)|  3248 (3%)|   3512 (6%)|    -|
    |  + spmv_compute_Loop_VITIS_LOOP_192_1_proc3                               |     -|  0.60|        -|       -|         -|        -|     -|        no|         -|        -|  208 (~0%)|   461 (~0%)|    -|
    |   + spmv_compute_Loop_VITIS_LOOP_192_1_proc3_Pipeline_VITIS_LOOP_192_1    |     -|  0.60|        -|       -|         -|        -|     -|        no|         -|        -|  170 (~0%)|   389 (~0%)|    -|
    |    o VITIS_LOOP_192_1                                                     |     -|  9.00|        -|       -|         3|        1|     -|       yes|         -|        -|          -|           -|    -|
    |  + spmv_compute_Loop_VITIS_LOOP_216_2_proc                                |     -|  0.16|        -|       -|         -|        -|     -|        no|         -|   7 (3%)|  2617 (2%)|   2791 (5%)|    -|
    |   + spmv_compute_Loop_VITIS_LOOP_216_2_proc_Pipeline_VITIS_LOOP_216_2     |     -|  0.16|        -|       -|         -|        -|     -|        no|         -|   7 (3%)|  2551 (2%)|   2542 (4%)|    -|
    |    o VITIS_LOOP_216_2                                                     |    II|  9.00|        -|       -|        33|        4|     -|       yes|         -|        -|          -|           -|    -|
    | + spmv_compute_1*                                                         |     -|  0.16|        -|       -|         -|        -|     -|  dataflow|    4 (1%)|   7 (3%)|  3248 (3%)|   3512 (6%)|    -|
    |  + spmv_compute_1_Loop_VITIS_LOOP_192_1_proc4                             |     -|  0.60|        -|       -|         -|        -|     -|        no|         -|        -|  208 (~0%)|   461 (~0%)|    -|
    |   + spmv_compute_1_Loop_VITIS_LOOP_192_1_proc4_Pipeline_VITIS_LOOP_192_1  |     -|  0.60|        -|       -|         -|        -|     -|        no|         -|        -|  170 (~0%)|   389 (~0%)|    -|
    |    o VITIS_LOOP_192_1                                                     |     -|  9.00|        -|       -|         3|        1|     -|       yes|         -|        -|          -|           -|    -|
    |  + spmv_compute_1_Loop_VITIS_LOOP_216_2_proc                              |     -|  0.16|        -|       -|         -|        -|     -|        no|         -|   7 (3%)|  2617 (2%)|   2791 (5%)|    -|
    |   + spmv_compute_1_Loop_VITIS_LOOP_216_2_proc_Pipeline_VITIS_LOOP_216_2   |     -|  0.16|        -|       -|         -|        -|     -|        no|         -|   7 (3%)|  2551 (2%)|   2542 (4%)|    -|
    |    o VITIS_LOOP_216_2                                                     |    II|  9.00|        -|       -|        33|        4|     -|       yes|         -|        -|          -|           -|    -|
    +---------------------------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+----------+---------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+------------+------------+---------------+--------+----------+
| Interface  | Data Width | Address Width | Offset | Register |
+------------+------------+---------------+--------+----------+
| s_axi_CTRL | 32         | 5             | 16     | 0        |
+------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface  | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_CTRL | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_CTRL | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_CTRL | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_CTRL | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_CTRL | M        | 0x10   | 32    | W      | Data signal of M                 |                                                                      |
| s_axi_CTRL | NNZ      | 0x18   | 32    | W      | Data signal of NNZ               |                                                                      |
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+---------------+---------------+-------+--------+--------+
| Interface     | Register Mode | TDATA | TREADY | TVALID |
+---------------+---------------+-------+--------+--------+
| col_idx_strm  | both          | 32    | 1      | 1      |
| col_idx_strm1 | both          | 32    | 1      | 1      |
| row_ptr_strm  | both          | 32    | 1      | 1      |
| row_ptr_strm1 | both          | 32    | 1      | 1      |
| val_strm      | both          | 32    | 1      | 1      |
| val_strm1     | both          | 32    | 1      | 1      |
| y_strm        | both          | 32    | 1      | 1      |
| y_strm1       | both          | 32    | 1      | 1      |
+---------------+---------------+-------+--------+--------+

* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| x_address0 | 9        |
| x_address1 | 9        |
| x_d0       | 32       |
| x_d1       | 32       |
| x_q0       | 32       |
| x_q1       | 32       |
+------------+----------+

* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| M1        | ap_none | 32       |
| N         | ap_none | 32       |
| N1        | ap_none | 32       |
| NNZ1      | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+-------------------+
| Argument      | Direction | Datatype          |
+---------------+-----------+-------------------+
| row_ptr_strm  | in        | stream<int, 0>&   |
| col_idx_strm  | in        | stream<int, 0>&   |
| val_strm      | in        | stream<float, 0>& |
| y_strm        | out       | stream<float, 0>& |
| M             | in        | int               |
| N             | in        | int               |
| NNZ           | in        | int               |
| row_ptr_strm1 | in        | stream<int, 0>&   |
| col_idx_strm1 | in        | stream<int, 0>&   |
| val_strm1     | in        | stream<float, 0>& |
| y_strm1       | out       | stream<float, 0>& |
| M1            | in        | int               |
| N1            | in        | int               |
| NNZ1          | in        | int               |
| x             | in        | float*            |
+---------------+-----------+-------------------+

* SW-to-HW Mapping
+---------------+---------------+-----------+----------+-------------------------------+
| Argument      | HW Interface  | HW Type   | HW Usage | HW Info                       |
+---------------+---------------+-----------+----------+-------------------------------+
| row_ptr_strm  | row_ptr_strm  | interface |          |                               |
| col_idx_strm  | col_idx_strm  | interface |          |                               |
| val_strm      | val_strm      | interface |          |                               |
| y_strm        | y_strm        | interface |          |                               |
| M             | s_axi_CTRL    | register  |          | name=M offset=0x10 range=32   |
| N             | N             | port      |          |                               |
| NNZ           | s_axi_CTRL    | register  |          | name=NNZ offset=0x18 range=32 |
| row_ptr_strm1 | row_ptr_strm1 | interface |          |                               |
| col_idx_strm1 | col_idx_strm1 | interface |          |                               |
| val_strm1     | val_strm1     | interface |          |                               |
| y_strm1       | y_strm1       | interface |          |                               |
| M1            | M1            | port      |          |                               |
| N1            | N1            | port      |          |                               |
| NNZ1          | NNZ1          | port      |          |                               |
| x             | x_address0    | port      | offset   |                               |
| x             | x_ce0         | port      |          |                               |
| x             | x_d0          | port      |          |                               |
| x             | x_q0          | port      |          |                               |
| x             | x_we0         | port      |          |                               |
| x             | x_address1    | port      | offset   |                               |
| x             | x_ce1         | port      |          |                               |
| x             | x_d1          | port      |          |                               |
| x             | x_q1          | port      |          |                               |
| x             | x_we1         | port      |          |                               |
+---------------+---------------+-----------+----------+-------------------------------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------------------------------------------+-----+--------+--------------------------+------+---------+---------+
| Name                                                                      | DSP | Pragma | Variable                 | Op   | Impl    | Latency |
+---------------------------------------------------------------------------+-----+--------+--------------------------+------+---------+---------+
| + spmv_stream_lb                                                          | 14  |        |                          |      |         |         |
|  + Loop_VITIS_LOOP_338_1_proc                                             | 0   |        |                          |      |         |         |
|    add_ln338_fu_331_p2                                                    | -   |        | add_ln338                | add  | fabric  | 0       |
|  + spmv_compute                                                           | 7   |        |                          |      |         |         |
|    nnz_padded_loc_i_channel_U                                             | -   |        | nnz_padded_loc_i_channel | fifo | srl     | 0       |
|   + spmv_compute_Loop_VITIS_LOOP_192_1_proc3                              | 0   |        |                          |      |         |         |
|    + spmv_compute_Loop_VITIS_LOOP_192_1_proc3_Pipeline_VITIS_LOOP_192_1   | 0   |        |                          |      |         |         |
|      add_ln190_fu_133_p2                                                  | -   |        | add_ln190                | add  | fabric  | 0       |
|      len_fu_147_p2                                                        | -   |        | len                      | sub  | fabric  | 0       |
|      sub_ln197_fu_164_p2                                                  | -   |        | sub_ln197                | sub  | fabric  | 0       |
|      sub_ln197_1_fu_178_p2                                                | -   |        | sub_ln197_1              | sub  | fabric  | 0       |
|      sub_ln198_fu_211_p2                                                  | -   |        | sub_ln198                | sub  | fabric  | 0       |
|      add_ln198_fu_227_p2                                                  | -   |        | add_ln198                | add  | fabric  | 0       |
|      nnz_padded_1_fu_246_p2                                               | -   |        | nnz_padded_1             | add  | fabric  | 0       |
|   + spmv_compute_Loop_VITIS_LOOP_216_2_proc                               | 7   |        |                          |      |         |         |
|     p_read_op_op_fu_128_p2                                                | -   |        | p_read_op_op             | add  | fabric  | 0       |
|     p_neg_fu_105_p2                                                       | -   |        | p_neg                    | sub  | fabric  | 0       |
|     p_neg_t_fu_141_p2                                                     | -   |        | p_neg_t                  | sub  | fabric  | 0       |
|    + spmv_compute_Loop_VITIS_LOOP_216_2_proc_Pipeline_VITIS_LOOP_216_2    | 7   |        |                          |      |         |         |
|      cnt_2_fu_619_p2                                                      | -   |        | cnt_2                    | add  | fabric  | 0       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U35                                    | 3   |        | buf                      | fmul | maxdsp  | 3       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U33                                   | 2   |        | phitmp_i_i               | fadd | fulldsp | 4       |
|      cnt_3_fu_652_p2                                                      | -   |        | cnt_3                    | add  | fabric  | 0       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U35                                    | 3   |        | buf_1                    | fmul | maxdsp  | 3       |
|      cnt_4_fu_720_p2                                                      | -   |        | cnt_4                    | add  | fabric  | 0       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U35                                    | 3   |        | buf_3                    | fmul | maxdsp  | 3       |
|      cnt_5_fu_741_p2                                                      | -   |        | cnt_5                    | add  | fabric  | 0       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U35                                    | 3   |        | buf_5                    | fmul | maxdsp  | 3       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U33                                   | 2   |        | acc_tmp_1                | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U33                                   | 2   |        | acc_tmp_2                | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U33                                   | 2   |        | acc_tmp_3                | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U34                                   | 2   |        | acc_2                    | fadd | fulldsp | 4       |
|      padLen_2_fu_751_p2                                                   | -   |        | padLen_2                 | add  | fabric  | 0       |
|      blk_3_fu_757_p2                                                      | -   |        | blk_3                    | add  | fabric  | 0       |
|  + spmv_compute_1                                                         | 7   |        |                          |      |         |         |
|    nnz_padded_loc_i_channel_U                                             | -   |        | nnz_padded_loc_i_channel | fifo | srl     | 0       |
|   + spmv_compute_1_Loop_VITIS_LOOP_192_1_proc4                            | 0   |        |                          |      |         |         |
|    + spmv_compute_1_Loop_VITIS_LOOP_192_1_proc4_Pipeline_VITIS_LOOP_192_1 | 0   |        |                          |      |         |         |
|      add_ln190_fu_133_p2                                                  | -   |        | add_ln190                | add  | fabric  | 0       |
|      len_fu_147_p2                                                        | -   |        | len                      | sub  | fabric  | 0       |
|      sub_ln197_fu_164_p2                                                  | -   |        | sub_ln197                | sub  | fabric  | 0       |
|      sub_ln197_2_fu_178_p2                                                | -   |        | sub_ln197_2              | sub  | fabric  | 0       |
|      sub_ln198_fu_211_p2                                                  | -   |        | sub_ln198                | sub  | fabric  | 0       |
|      add_ln198_fu_227_p2                                                  | -   |        | add_ln198                | add  | fabric  | 0       |
|      nnz_padded_2_fu_246_p2                                               | -   |        | nnz_padded_2             | add  | fabric  | 0       |
|   + spmv_compute_1_Loop_VITIS_LOOP_216_2_proc                             | 7   |        |                          |      |         |         |
|     p_read_op_op_fu_128_p2                                                | -   |        | p_read_op_op             | add  | fabric  | 0       |
|     p_neg_fu_105_p2                                                       | -   |        | p_neg                    | sub  | fabric  | 0       |
|     p_neg_t_fu_141_p2                                                     | -   |        | p_neg_t                  | sub  | fabric  | 0       |
|    + spmv_compute_1_Loop_VITIS_LOOP_216_2_proc_Pipeline_VITIS_LOOP_216_2  | 7   |        |                          |      |         |         |
|      cnt_7_fu_619_p2                                                      | -   |        | cnt_7                    | add  | fabric  | 0       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U102                                   | 3   |        | buf                      | fmul | maxdsp  | 3       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U100                                  | 2   |        | phitmp_i_i               | fadd | fulldsp | 4       |
|      cnt_8_fu_652_p2                                                      | -   |        | cnt_8                    | add  | fabric  | 0       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U102                                   | 3   |        | buf_7                    | fmul | maxdsp  | 3       |
|      cnt_9_fu_720_p2                                                      | -   |        | cnt_9                    | add  | fabric  | 0       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U102                                   | 3   |        | buf_9                    | fmul | maxdsp  | 3       |
|      cnt_10_fu_741_p2                                                     | -   |        | cnt_10                   | add  | fabric  | 0       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U102                                   | 3   |        | buf_11                   | fmul | maxdsp  | 3       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U100                                  | 2   |        | acc_tmp_4                | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U100                                  | 2   |        | acc_tmp_5                | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U100                                  | 2   |        | acc_tmp_6                | fadd | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U101                                  | 2   |        | acc_5                    | fadd | fulldsp | 4       |
|      padLen_4_fu_751_p2                                                   | -   |        | padLen_4                 | add  | fabric  | 0       |
|      blk_5_fu_757_p2                                                      | -   |        | blk_5                    | add  | fabric  | 0       |
+---------------------------------------------------------------------------+-----+--------+--------------------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------+------+------+--------+--------------+---------+--------+---------+
| Name              | BRAM | URAM | Pragma | Variable     | Storage | Impl   | Latency |
+-------------------+------+------+--------+--------------+---------+--------+---------+
| + spmv_stream_lb  | 72   | 0    |        |              |         |        |         |
|   M1_c_U          | -    | -    |        | M1_c         | fifo    | srl    | 0       |
|   M_c_U           | -    | -    |        | M_c          | fifo    | srl    | 0       |
|  + spmv_compute   | 4    | 0    |        |              |         |        |         |
|    row_fifo_U     | 2    | -    |        | row_fifo     | fifo    | memory | 0       |
|    row_pad_fifo_U | 2    | -    |        | row_pad_fifo | fifo    | memory | 0       |
|  + spmv_compute_1 | 4    | 0    |        |              |         |        |         |
|    row_fifo_U     | 2    | -    |        | row_fifo     | fifo    | memory | 0       |
|    row_pad_fifo_U | 2    | -    |        | row_pad_fifo | fifo    | memory | 0       |
+-------------------+------+------+--------+--------------+---------+--------+---------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+---------+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options | Location                                         | Messages                                                                                                                                                                           |
+----------+---------+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| dataflow |         | src/spmv_balance_opt4.cpp:26 in spmv_kernel_opt4 | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
|          |         |                                                  | There are a total of 8 such instances of non-canonical statements in the dataflow region                                                                                           |
| dataflow |         | src/spmv_balance_opt4.cpp:152 in spmv_opt4       | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
| dataflow |         | src/spmv_balance_opt4.cpp:182 in spmv_compute    | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
|          |         |                                                  | There are a total of 5 such instances of non-canonical statements in the dataflow region                                                                                           |
| dataflow |         | src/spmv_balance_opt4.cpp:278 in spmv_stream     | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
| dataflow |         | src/spmv_balance_opt4.cpp:331 in spmv_stream_lb  | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
+----------+---------+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------------+------------------------------------------------+----------------------------------------------------------------+
| Type            | Options                                        | Location                                                       |
+-----------------+------------------------------------------------+----------------------------------------------------------------+
| interface       | m_axi port=row_ptr offset=slave depth=MAX_M+1  | src/spmv_balance_opt4.cpp:11 in spmv_kernel_opt4, row_ptr      |
| interface       | m_axi port=col_idx offset=slave depth=MAX_SZ   | src/spmv_balance_opt4.cpp:12 in spmv_kernel_opt4, col_idx      |
| interface       | m_axi port=val offset=slave depth=MAX_SZ       | src/spmv_balance_opt4.cpp:13 in spmv_kernel_opt4, val          |
| interface       | m_axi port=y offset=slave depth=MAX_M          | src/spmv_balance_opt4.cpp:14 in spmv_kernel_opt4, y            |
| interface       | m_axi port=x offset=slave depth=MAX_N          | src/spmv_balance_opt4.cpp:15 in spmv_kernel_opt4, x            |
| interface       | s_axilite port=row_ptr bundle=control          | src/spmv_balance_opt4.cpp:16 in spmv_kernel_opt4, row_ptr      |
| interface       | s_axilite port=col_idx bundle=control          | src/spmv_balance_opt4.cpp:17 in spmv_kernel_opt4, col_idx      |
| interface       | s_axilite port=val bundle=control              | src/spmv_balance_opt4.cpp:18 in spmv_kernel_opt4, val          |
| interface       | s_axilite port=x bundle=control                | src/spmv_balance_opt4.cpp:19 in spmv_kernel_opt4, x            |
| interface       | s_axilite port=y bundle=control                | src/spmv_balance_opt4.cpp:20 in spmv_kernel_opt4, y            |
| interface       | s_axilite port=M bundle=control                | src/spmv_balance_opt4.cpp:21 in spmv_kernel_opt4, M            |
| interface       | s_axilite port=N bundle=control                | src/spmv_balance_opt4.cpp:22 in spmv_kernel_opt4, N            |
| interface       | s_axilite port=x bundle=control                | src/spmv_balance_opt4.cpp:23 in spmv_kernel_opt4, x            |
| interface       | s_axilite port=nnz bundle=control              | src/spmv_balance_opt4.cpp:24 in spmv_kernel_opt4, nnz          |
| interface       | s_axilite port=return bundle=control           | src/spmv_balance_opt4.cpp:25 in spmv_kernel_opt4, return       |
| inline          | OFF                                            | src/spmv_balance_opt4.cpp:27 in spmv_kernel_opt4               |
| pipeline        |                                                | src/spmv_balance_opt4.cpp:47 in spmv_kernel_opt4               |
| pipeline        |                                                | src/spmv_balance_opt4.cpp:68 in spmv_kernel_opt4               |
| pipeline        |                                                | src/spmv_balance_opt4.cpp:75 in spmv_kernel_opt4               |
| unroll          |                                                | src/spmv_balance_opt4.cpp:84 in spmv_kernel_opt4               |
| unroll          |                                                | src/spmv_balance_opt4.cpp:97 in spmv_kernel_opt4               |
| pipeline        |                                                | src/spmv_balance_opt4.cpp:107 in spmv_kernel_opt4              |
| interface       | m_axi port=row_ptr offset=slave depth=MAX_M+1  | src/spmv_balance_opt4.cpp:129 in spmv_opt4, row_ptr            |
| interface       | m_axi port=col_idx offset=slave depth=MAX_SZ   | src/spmv_balance_opt4.cpp:130 in spmv_opt4, col_idx            |
| interface       | m_axi port=val offset=slave depth=MAX_SZ       | src/spmv_balance_opt4.cpp:131 in spmv_opt4, val                |
| interface       | m_axi port=y offset=slave depth=MAX_M          | src/spmv_balance_opt4.cpp:132 in spmv_opt4, y                  |
| interface       | m_axi port=row_ptr1 offset=slave depth=MAX_M+1 | src/spmv_balance_opt4.cpp:133 in spmv_opt4, row_ptr1           |
| interface       | m_axi port=col_idx1 offset=slave depth=MAX_SZ  | src/spmv_balance_opt4.cpp:134 in spmv_opt4, col_idx1           |
| interface       | m_axi port=val1 offset=slave depth=MAX_SZ      | src/spmv_balance_opt4.cpp:135 in spmv_opt4, val1               |
| interface       | m_axi port=y1 offset=slave depth=MAX_M         | src/spmv_balance_opt4.cpp:136 in spmv_opt4, y1                 |
| interface       | m_axi port=x offset=slave depth=MAX_N          | src/spmv_balance_opt4.cpp:137 in spmv_opt4, x                  |
| interface       | s_axilite port=row_ptr bundle=control          | src/spmv_balance_opt4.cpp:138 in spmv_opt4, row_ptr            |
| interface       | s_axilite port=col_idx bundle=control          | src/spmv_balance_opt4.cpp:139 in spmv_opt4, col_idx            |
| interface       | s_axilite port=val bundle=control              | src/spmv_balance_opt4.cpp:140 in spmv_opt4, val                |
| interface       | s_axilite port=y bundle=control                | src/spmv_balance_opt4.cpp:141 in spmv_opt4, y                  |
| interface       | s_axilite port=M bundle=control                | src/spmv_balance_opt4.cpp:142 in spmv_opt4, M                  |
| interface       | s_axilite port=nnz bundle=control              | src/spmv_balance_opt4.cpp:143 in spmv_opt4, nnz                |
| interface       | s_axilite port=row_ptr1 bundle=control         | src/spmv_balance_opt4.cpp:144 in spmv_opt4, row_ptr1           |
| interface       | s_axilite port=col_idx1 bundle=control         | src/spmv_balance_opt4.cpp:145 in spmv_opt4, col_idx1           |
| interface       | s_axilite port=val1 bundle=control             | src/spmv_balance_opt4.cpp:146 in spmv_opt4, val1               |
| interface       | s_axilite port=y1 bundle=control               | src/spmv_balance_opt4.cpp:147 in spmv_opt4, y1                 |
| interface       | s_axilite port=M1 bundle=control               | src/spmv_balance_opt4.cpp:148 in spmv_opt4, M1                 |
| interface       | s_axilite port=nnz1 bundle=control             | src/spmv_balance_opt4.cpp:149 in spmv_opt4, nnz1               |
| interface       | s_axilite port=x bundle=control                | src/spmv_balance_opt4.cpp:150 in spmv_opt4, x                  |
| interface       | s_axilite port=return bundle=control           | src/spmv_balance_opt4.cpp:151 in spmv_opt4, return             |
| array_partition | variable=x_local cyclic factor=8 dim=1         | src/spmv_balance_opt4.cpp:156 in spmv_opt4, x_local            |
| array_partition | variable=x_local1 cyclic factor=8 dim=1        | src/spmv_balance_opt4.cpp:157 in spmv_opt4, x_local1           |
| pipeline        |                                                | src/spmv_balance_opt4.cpp:161 in spmv_opt4                     |
| stream          | variable=row_fifo depth=(MAX_M + 10)           | src/spmv_balance_opt4.cpp:186 in spmv_compute, row_fifo        |
| stream          | variable=row_pad_fifo depth=(MAX_M + 10)       | src/spmv_balance_opt4.cpp:187 in spmv_compute, row_pad_fifo    |
| pipeline        | II=1                                           | src/spmv_balance_opt4.cpp:193 in spmv_compute                  |
| pipeline        |                                                | src/spmv_balance_opt4.cpp:217 in spmv_compute                  |
| unroll          |                                                | src/spmv_balance_opt4.cpp:227 in spmv_compute                  |
| unroll          |                                                | src/spmv_balance_opt4.cpp:238 in spmv_compute                  |
| interface       | axis port=row_ptr_strm                         | src/spmv_balance_opt4.cpp:267 in spmv_stream, row_ptr_strm     |
| interface       | axis port=col_idx_strm                         | src/spmv_balance_opt4.cpp:268 in spmv_stream, col_idx_strm     |
| interface       | axis port=val_strm                             | src/spmv_balance_opt4.cpp:269 in spmv_stream, val_strm         |
| interface       | axis port=x_strm                               | src/spmv_balance_opt4.cpp:270 in spmv_stream, x_strm           |
| interface       | axis port=y_strm                               | src/spmv_balance_opt4.cpp:271 in spmv_stream, y_strm           |
| interface       | s_axilite port=M bundle=CTRL                   | src/spmv_balance_opt4.cpp:273 in spmv_stream, M                |
| interface       | s_axilite port=NNZ bundle=CTRL                 | src/spmv_balance_opt4.cpp:274 in spmv_stream, NNZ              |
| interface       | s_axilite port=return bundle=CTRL              | src/spmv_balance_opt4.cpp:275 in spmv_stream, return           |
| array_partition | variable=x_local cyclic factor=8 dim=1         | src/spmv_balance_opt4.cpp:282 in spmv_stream, x_local          |
| pipeline        | II=1                                           | src/spmv_balance_opt4.cpp:284 in spmv_stream                   |
| interface       | axis port=row_ptr_strm                         | src/spmv_balance_opt4.cpp:317 in spmv_stream_lb, row_ptr_strm  |
| interface       | axis port=col_idx_strm                         | src/spmv_balance_opt4.cpp:318 in spmv_stream_lb, col_idx_strm  |
| interface       | axis port=val_strm                             | src/spmv_balance_opt4.cpp:319 in spmv_stream_lb, val_strm      |
| interface       | axis port=y_strm                               | src/spmv_balance_opt4.cpp:320 in spmv_stream_lb, y_strm        |
| interface       | axis port=row_ptr_strm1                        | src/spmv_balance_opt4.cpp:321 in spmv_stream_lb, row_ptr_strm1 |
| interface       | axis port=col_idx_strm1                        | src/spmv_balance_opt4.cpp:322 in spmv_stream_lb, col_idx_strm1 |
| interface       | axis port=val_strm1                            | src/spmv_balance_opt4.cpp:323 in spmv_stream_lb, val_strm1     |
| interface       | axis port=y_strm1                              | src/spmv_balance_opt4.cpp:324 in spmv_stream_lb, y_strm1       |
| interface       | s_axilite port=M bundle=CTRL                   | src/spmv_balance_opt4.cpp:326 in spmv_stream_lb, M             |
| interface       | s_axilite port=NNZ bundle=CTRL                 | src/spmv_balance_opt4.cpp:327 in spmv_stream_lb, NNZ           |
| interface       | s_axilite port=return bundle=CTRL              | src/spmv_balance_opt4.cpp:328 in spmv_stream_lb, return        |
| array_partition | variable=x_local cyclic factor=8 dim=1         | src/spmv_balance_opt4.cpp:335 in spmv_stream_lb, x_local       |
| array_partition | variable=x_local1 cyclic factor=8 dim=1        | src/spmv_balance_opt4.cpp:336 in spmv_stream_lb, x_local1      |
| pipeline        | II=1                                           | src/spmv_balance_opt4.cpp:339 in spmv_stream_lb                |
+-----------------+------------------------------------------------+----------------------------------------------------------------+


