{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628970070151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628970070151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 14 15:41:10 2021 " "Processing started: Sat Aug 14 15:41:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628970070151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628970070151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628970070151 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628970070367 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628970070367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secondsclock.v 1 1 " "Found 1 design units, including 1 entities, in source file secondsclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 secondsClock " "Found entity 1: secondsClock" {  } { { "secondsClock.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/secondsClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628970075129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628970075129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex0 hex0 FinalProject.v(1) " "Verilog HDL Declaration information at FinalProject.v(1): object \"Hex0\" differs only in case from object \"hex0\" in the same scope" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628970075130 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex1 hex1 FinalProject.v(1) " "Verilog HDL Declaration information at FinalProject.v(1): object \"Hex1\" differs only in case from object \"hex1\" in the same scope" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628970075130 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex2 hex2 FinalProject.v(1) " "Verilog HDL Declaration information at FinalProject.v(1): object \"Hex2\" differs only in case from object \"hex2\" in the same scope" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628970075130 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex3 hex3 FinalProject.v(1) " "Verilog HDL Declaration information at FinalProject.v(1): object \"Hex3\" differs only in case from object \"hex3\" in the same scope" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628970075130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Found entity 1: FinalProject" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628970075130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628970075130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg " "Found entity 1: sevenSeg" {  } { { "sevenSeg.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/sevenSeg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628970075131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628970075131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparetemp.v 1 1 " "Found 1 design units, including 1 entities, in source file comparetemp.v" { { "Info" "ISGN_ENTITY_NAME" "1 compareTemp " "Found entity 1: compareTemp" {  } { { "compareTemp.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/compareTemp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628970075131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628970075131 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ovenClock.v(9) " "Verilog HDL information at ovenClock.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "ovenClock.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1628970075132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ovenclock.v 1 1 " "Found 1 design units, including 1 entities, in source file ovenclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 ovenClock " "Found entity 1: ovenClock" {  } { { "ovenClock.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628970075132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628970075132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_input.v 1 1 " "Found 1 design units, including 1 entities, in source file temp_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_input " "Found entity 1: temp_input" {  } { { "temp_input.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/temp_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628970075133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628970075133 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ovenTimer.v(12) " "Verilog HDL information at ovenTimer.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "ovenTimer.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/ovenTimer.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1628970075133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oventimer.v 1 1 " "Found 1 design units, including 1 entities, in source file oventimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ovenTimer " "Found entity 1: ovenTimer" {  } { { "ovenTimer.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/ovenTimer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628970075133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628970075133 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bakingState.v(11) " "Verilog HDL information at bakingState.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1628970075134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bakingstate.v 1 1 " "Found 1 design units, including 1 entities, in source file bakingstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 bakingState " "Found entity 1: bakingState" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628970075134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628970075134 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock FinalProject.v(8) " "Verilog HDL Implicit Net warning at FinalProject.v(8): created implicit net for \"clock\"" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628970075134 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock temp_input.v(11) " "Verilog HDL Implicit Net warning at temp_input.v(11): created implicit net for \"clock\"" {  } { { "temp_input.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/temp_input.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628970075134 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock bakingState.v(8) " "Verilog HDL Implicit Net warning at bakingState.v(8): created implicit net for \"clock\"" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628970075134 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProject " "Elaborating entity \"FinalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628970075179 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FinalProject.v(53) " "Verilog HDL assignment warning at FinalProject.v(53): truncated value with size 32 to match size of target (10)" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628970075180 "|FinalProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FinalProject.v(67) " "Verilog HDL assignment warning at FinalProject.v(67): truncated value with size 32 to match size of target (10)" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628970075180 "|FinalProject"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "secondsClock secondsClock:clock1 " "Elaborating entity \"secondsClock\" for hierarchy \"secondsClock:clock1\"" {  } { { "FinalProject.v" "clock1" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628970075180 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 secondsClock.v(6) " "Verilog HDL assignment warning at secondsClock.v(6): truncated value with size 32 to match size of target (25)" {  } { { "secondsClock.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/secondsClock.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628970075180 "|FinalProject|ovenClock:ovenClk|secondsClock:clock1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ovenClock ovenClock:ovenClk " "Elaborating entity \"ovenClock\" for hierarchy \"ovenClock:ovenClk\"" {  } { { "FinalProject.v" "ovenClk" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628970075181 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "secondCount ovenClock.v(3) " "Verilog HDL or VHDL warning at ovenClock.v(3): object \"secondCount\" assigned a value but never read" {  } { { "ovenClock.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628970075181 "|FinalProject|ovenClock:ovenClk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ovenClock.v(22) " "Verilog HDL assignment warning at ovenClock.v(22): truncated value with size 32 to match size of target (4)" {  } { { "ovenClock.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628970075181 "|FinalProject|ovenClock:ovenClk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ovenClock.v(25) " "Verilog HDL assignment warning at ovenClock.v(25): truncated value with size 32 to match size of target (4)" {  } { { "ovenClock.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628970075181 "|FinalProject|ovenClock:ovenClk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ovenClock.v(28) " "Verilog HDL assignment warning at ovenClock.v(28): truncated value with size 32 to match size of target (4)" {  } { { "ovenClock.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628970075181 "|FinalProject|ovenClock:ovenClk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ovenClock.v(31) " "Verilog HDL assignment warning at ovenClock.v(31): truncated value with size 32 to match size of target (4)" {  } { { "ovenClock.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628970075181 "|FinalProject|ovenClock:ovenClk"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Hex0 ovenClock.v(1) " "Output port \"Hex0\" at ovenClock.v(1) has no driver" {  } { { "ovenClock.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628970075181 "|FinalProject|ovenClock:ovenClk"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Hex1 ovenClock.v(1) " "Output port \"Hex1\" at ovenClock.v(1) has no driver" {  } { { "ovenClock.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628970075181 "|FinalProject|ovenClock:ovenClk"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Hex2 ovenClock.v(1) " "Output port \"Hex2\" at ovenClock.v(1) has no driver" {  } { { "ovenClock.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628970075181 "|FinalProject|ovenClock:ovenClk"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Hex3 ovenClock.v(1) " "Output port \"Hex3\" at ovenClock.v(1) has no driver" {  } { { "ovenClock.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628970075181 "|FinalProject|ovenClock:ovenClk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp_input temp_input:tmp_in " "Elaborating entity \"temp_input\" for hierarchy \"temp_input:tmp_in\"" {  } { { "FinalProject.v" "tmp_in" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628970075182 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "digit temp_input.v(4) " "Verilog HDL or VHDL warning at temp_input.v(4): object \"digit\" assigned a value but never read" {  } { { "temp_input.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/temp_input.v" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628970075182 "|FinalProject|temp_input:tmp_in"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sw_value temp_input.v(5) " "Verilog HDL or VHDL warning at temp_input.v(5): object \"sw_value\" assigned a value but never read" {  } { { "temp_input.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/temp_input.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628970075182 "|FinalProject|temp_input:tmp_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 temp_input.v(19) " "Verilog HDL assignment warning at temp_input.v(19): truncated value with size 32 to match size of target (4)" {  } { { "temp_input.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/temp_input.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628970075182 "|FinalProject|temp_input:tmp_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 temp_input.v(25) " "Verilog HDL assignment warning at temp_input.v(25): truncated value with size 32 to match size of target (4)" {  } { { "temp_input.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/temp_input.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628970075182 "|FinalProject|temp_input:tmp_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 temp_input.v(31) " "Verilog HDL assignment warning at temp_input.v(31): truncated value with size 32 to match size of target (4)" {  } { { "temp_input.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/temp_input.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628970075182 "|FinalProject|temp_input:tmp_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 temp_input.v(43) " "Verilog HDL assignment warning at temp_input.v(43): truncated value with size 32 to match size of target (4)" {  } { { "temp_input.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/temp_input.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628970075182 "|FinalProject|temp_input:tmp_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 temp_input.v(49) " "Verilog HDL assignment warning at temp_input.v(49): truncated value with size 32 to match size of target (4)" {  } { { "temp_input.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/temp_input.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628970075182 "|FinalProject|temp_input:tmp_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 temp_input.v(55) " "Verilog HDL assignment warning at temp_input.v(55): truncated value with size 32 to match size of target (4)" {  } { { "temp_input.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/temp_input.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628970075182 "|FinalProject|temp_input:tmp_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 temp_input.v(61) " "Verilog HDL assignment warning at temp_input.v(61): truncated value with size 32 to match size of target (4)" {  } { { "temp_input.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/temp_input.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628970075182 "|FinalProject|temp_input:tmp_in"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bakingState bakingState:bake " "Elaborating entity \"bakingState\" for hierarchy \"bakingState:bake\"" {  } { { "FinalProject.v" "bake" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628970075183 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bakingState.v(15) " "Verilog HDL assignment warning at bakingState.v(15): truncated value with size 32 to match size of target (10)" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628970075183 "|FinalProject|bakingState:bake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bakingState.v(24) " "Verilog HDL assignment warning at bakingState.v(24): truncated value with size 32 to match size of target (10)" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628970075183 "|FinalProject|bakingState:bake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bakingState.v(32) " "Verilog HDL assignment warning at bakingState.v(32): truncated value with size 32 to match size of target (10)" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628970075183 "|FinalProject|bakingState:bake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bakingState.v(40) " "Verilog HDL assignment warning at bakingState.v(40): truncated value with size 32 to match size of target (4)" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628970075184 "|FinalProject|bakingState:bake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bakingState.v(41) " "Verilog HDL assignment warning at bakingState.v(41): truncated value with size 32 to match size of target (4)" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628970075184 "|FinalProject|bakingState:bake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bakingState.v(42) " "Verilog HDL assignment warning at bakingState.v(42): truncated value with size 32 to match size of target (4)" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628970075184 "|FinalProject|bakingState:bake"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSeg sevenSeg:Seg0 " "Elaborating entity \"sevenSeg\" for hierarchy \"sevenSeg:Seg0\"" {  } { { "FinalProject.v" "Seg0" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628970075189 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bakingState:bake\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bakingState:bake\|Mod0\"" {  } { { "bakingState.v" "Mod0" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1628970075381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bakingState:bake\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bakingState:bake\|Div0\"" {  } { { "bakingState.v" "Div0" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1628970075381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bakingState:bake\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bakingState:bake\|Mod1\"" {  } { { "bakingState.v" "Mod1" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1628970075381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bakingState:bake\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bakingState:bake\|Div1\"" {  } { { "bakingState.v" "Div1" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1628970075381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bakingState:bake\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bakingState:bake\|Mod2\"" {  } { { "bakingState.v" "Mod2" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1628970075381 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "FinalProject.v" "Mult0" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1628970075381 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "FinalProject.v" "Mult1" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 67 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1628970075381 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1628970075381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bakingState:bake\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bakingState:bake\|lpm_divide:Mod0\"" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628970075404 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bakingState:bake\|lpm_divide:Mod0 " "Instantiated megafunction \"bakingState:bake\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628970075404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628970075404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628970075404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628970075404 ""}  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628970075404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lll " "Found entity 1: lpm_divide_lll" {  } { { "db/lpm_divide_lll.tdf" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/lpm_divide_lll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628970075427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628970075427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628970075433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628970075433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ihe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ihe " "Found entity 1: alt_u_div_ihe" {  } { { "db/alt_u_div_ihe.tdf" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_ihe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628970075441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628970075441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628970075465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628970075465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628970075490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628970075490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bakingState:bake\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bakingState:bake\|lpm_divide:Div0\"" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628970075494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bakingState:bake\|lpm_divide:Div0 " "Instantiated megafunction \"bakingState:bake\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628970075495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628970075495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628970075495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628970075495 ""}  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628970075495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_itl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_itl " "Found entity 1: lpm_divide_itl" {  } { { "db/lpm_divide_itl.tdf" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/lpm_divide_itl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628970075517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628970075517 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bakingState:bake\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"bakingState:bake\|lpm_divide:Div1\"" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628970075525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bakingState:bake\|lpm_divide:Div1 " "Instantiated megafunction \"bakingState:bake\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628970075525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628970075525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628970075525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628970075525 ""}  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628970075525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ltl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ltl " "Found entity 1: lpm_divide_ltl" {  } { { "db/lpm_divide_ltl.tdf" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/lpm_divide_ltl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628970075548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628970075548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628970075554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628970075554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ohe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ohe " "Found entity 1: alt_u_div_ohe" {  } { { "db/alt_u_div_ohe.tdf" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_ohe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628970075563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628970075563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628970075586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628970075586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628970075586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628970075586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628970075586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628970075586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628970075586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628970075586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628970075586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628970075586 ""}  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628970075586 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 53 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628970075606 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 53 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628970075616 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 53 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628970075624 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628970075628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628970075628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628970075628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628970075628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628970075628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628970075628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628970075628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628970075628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628970075628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628970075628 ""}  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628970075628 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 67 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628970075630 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 67 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628970075631 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|altshift:external_latency_ffs lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 67 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628970075632 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1628970075746 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[6\] VCC " "Pin \"Hex4\[6\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628970075832 "|FinalProject|Hex4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[5\] VCC " "Pin \"Hex4\[5\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628970075832 "|FinalProject|Hex4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[4\] VCC " "Pin \"Hex4\[4\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628970075832 "|FinalProject|Hex4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[3\] VCC " "Pin \"Hex4\[3\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628970075832 "|FinalProject|Hex4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[2\] VCC " "Pin \"Hex4\[2\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628970075832 "|FinalProject|Hex4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[1\] VCC " "Pin \"Hex4\[1\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628970075832 "|FinalProject|Hex4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[0\] VCC " "Pin \"Hex4\[0\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628970075832 "|FinalProject|Hex4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[6\] VCC " "Pin \"Hex5\[6\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628970075832 "|FinalProject|Hex5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[5\] VCC " "Pin \"Hex5\[5\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628970075832 "|FinalProject|Hex5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[4\] VCC " "Pin \"Hex5\[4\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628970075832 "|FinalProject|Hex5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[3\] VCC " "Pin \"Hex5\[3\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628970075832 "|FinalProject|Hex5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[2\] VCC " "Pin \"Hex5\[2\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628970075832 "|FinalProject|Hex5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[1\] VCC " "Pin \"Hex5\[1\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628970075832 "|FinalProject|Hex5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[0\] VCC " "Pin \"Hex5\[0\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628970075832 "|FinalProject|Hex5[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1628970075832 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1628970075872 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1628970076113 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "bakingState:bake\|lpm_divide:Mod1\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"bakingState:bake\|lpm_divide:Mod1\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ihe.tdf" "add_sub_6_result_int\[0\]~10" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_ihe.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628970076116 ""} { "Info" "ISCL_SCL_CELL_NAME" "bakingState:bake\|lpm_divide:Mod1\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"bakingState:bake\|lpm_divide:Mod1\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ihe.tdf" "add_sub_8_result_int\[0\]~10" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_ihe.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628970076116 ""} { "Info" "ISCL_SCL_CELL_NAME" "bakingState:bake\|lpm_divide:Mod2\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_9_result_int\[0\]~0 " "Logic cell \"bakingState:bake\|lpm_divide:Mod2\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_9_result_int\[0\]~0\"" {  } { { "db/alt_u_div_ihe.tdf" "add_sub_9_result_int\[0\]~0" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_ihe.tdf" 72 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628970076116 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1628970076116 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Advanced Digital Circuit Design/OvenSimulator/output_files/FinalProject.map.smsg " "Generated suppressed messages file E:/Advanced Digital Circuit Design/OvenSimulator/output_files/FinalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628970076134 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1628970076198 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628970076198 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[0\] " "No output dependent on input pin \"in\[0\]\"" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628970076236 "|FinalProject|in[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1628970076236 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "636 " "Implemented 636 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1628970076236 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1628970076236 ""} { "Info" "ICUT_CUT_TM_LCELLS" "586 " "Implemented 586 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1628970076236 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1628970076236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628970076249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 14 15:41:16 2021 " "Processing ended: Sat Aug 14 15:41:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628970076249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628970076249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628970076249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628970076249 ""}
