Fitter report for PLASMA_DE1_SOC
Fri Jul 27 10:44:22 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. I/O Assignment Warnings
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Fri Jul 27 10:44:20 2018       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; PLASMA_DE1_SOC                              ;
; Top-level Entity Name           ; PLASMA_DE1_SOC                              ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 4,350 / 32,070 ( 14 % )                     ;
; Total registers                 ; 5313                                        ;
; Total pins                      ; 171 / 457 ( 37 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 65,536 / 4,065,280 ( 2 % )                  ;
; Total RAM Blocks                ; 8 / 397 ( 2 % )                             ;
; Total DSP Blocks                ; 28 / 87 ( 32 % )                            ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 6 ( 0 % )                               ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                     ; On                                    ; Off                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.8%      ;
;     Processor 3            ;   8.1%      ;
;     Processor 4            ;   7.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                        ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                            ; Destination Port         ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; CLOCK_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; HPS_DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[0]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[0]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[0]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[0]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[0]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[0]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[0]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[0]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[0]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[0]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[0]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[0]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[1]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[1]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[1]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[1]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[1]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[1]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[1]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[1]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[1]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[1]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[1]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[1]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[2]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[2]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[2]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[2]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[2]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[2]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[2]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[2]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[2]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[2]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[2]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[2]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[3]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[3]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[3]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[3]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[3]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[3]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[3]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[3]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[3]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[3]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[3]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[3]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[4]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[4]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[4]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[4]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[4]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[4]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[4]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[4]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[4]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[4]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[4]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[4]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[5]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[5]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[5]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[5]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[5]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[5]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[5]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[5]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[5]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[5]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[5]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[5]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[6]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[6]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[6]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[6]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[6]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[6]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[6]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[6]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[6]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[6]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[6]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[6]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[7]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[7]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[7]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[7]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[7]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[7]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[7]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[7]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[7]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[7]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[7]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[7]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[8]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[8]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[8]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[8]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[8]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[8]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[8]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[8]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[8]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[8]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[8]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[8]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[9]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[9]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[9]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[9]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[9]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[9]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[9]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[9]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[9]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[9]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[9]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[9]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[10]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[10]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[10]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[10]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[10]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[10]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[10]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[10]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[10]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[10]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[10]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[10]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[11]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[11]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[11]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[11]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[11]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[11]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[11]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[11]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[11]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[11]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[11]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[11]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[12]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[12]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[12]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[12]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[12]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[12]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[12]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[12]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[12]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[12]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[12]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[12]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[13]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[13]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[13]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[13]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[13]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[13]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[13]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[13]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[13]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[13]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[13]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[13]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[14]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[14]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[14]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[14]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[14]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[14]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[14]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[14]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[14]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[14]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[14]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[14]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[15]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[15]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[15]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[15]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[15]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[15]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[15]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[15]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[15]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[15]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[15]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[15]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[16]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[16]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[16]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[16]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[16]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[16]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[16]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[16]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[16]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[16]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[16]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[16]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[17]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[17]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[17]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[17]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[17]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[17]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[17]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[17]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[17]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[17]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[17]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[17]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[18]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[18]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[18]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[18]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[18]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[18]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[18]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[18]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[18]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[18]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[18]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[18]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[19]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[19]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[19]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[19]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[19]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[19]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[19]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[19]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[19]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[19]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[19]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[19]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[20]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[20]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[20]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[20]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[20]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[20]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[20]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[20]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[20]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[20]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[20]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[20]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[21]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[21]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[21]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[21]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[21]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[21]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[21]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[21]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[21]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[21]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[21]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[21]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[22]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[22]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[22]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[22]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[22]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[22]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[22]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[22]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[22]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[22]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[22]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[22]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[23]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[23]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[23]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[23]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[23]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[23]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[23]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[23]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[23]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[23]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[23]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[23]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[24]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[24]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[24]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[24]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[24]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[24]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[24]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[24]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[24]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[24]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[24]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[24]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[25]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[25]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[25]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[25]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[25]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[25]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[25]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[25]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[25]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[25]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[25]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[25]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[26]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[26]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[26]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[26]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[26]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[26]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[26]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[26]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[26]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[26]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[26]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[26]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[27]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[27]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[27]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[27]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[27]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[27]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[27]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[27]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[27]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[27]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[27]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[27]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[28]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[28]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[28]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[28]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[28]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[28]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[28]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[28]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[28]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[28]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[28]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[28]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[29]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[29]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[29]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[29]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[29]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[29]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[29]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[29]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[29]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[29]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[29]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[29]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[30]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[30]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[30]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[30]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[30]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[30]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[30]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[30]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[30]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[30]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[30]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[30]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[31]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[31]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[31]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[31]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[31]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[31]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[31]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[31]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[31]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[31]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[31]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[31]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[0]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[0]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[0]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[0]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[0]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[0]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[0]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[0]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[0]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[0]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[0]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[0]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[1]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[1]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[1]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[1]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[1]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[1]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[1]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[1]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[1]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[1]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[1]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[1]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[2]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[2]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[2]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[2]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[2]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[2]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[2]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[2]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[2]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[2]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[2]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[2]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[3]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[3]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[3]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[3]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[3]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[3]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[3]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[3]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[3]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[3]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[3]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[3]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[4]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[4]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[4]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[4]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[4]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[4]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[4]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[4]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[4]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[4]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[4]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[4]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[5]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[5]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[5]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[5]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[5]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[5]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[5]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[5]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[5]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[5]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[5]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[5]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[6]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[6]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[6]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[6]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[6]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[6]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[6]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[6]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[6]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[6]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[6]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[6]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[7]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[7]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[7]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[7]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[7]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[7]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[7]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[7]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[7]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[7]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[7]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[7]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[8]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[8]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[8]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[8]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[8]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[8]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[8]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[8]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[8]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[8]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[8]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[8]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[9]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[9]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[9]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[9]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[9]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[9]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[9]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[9]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[9]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[9]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[9]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[9]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[10]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[10]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[10]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[10]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[10]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[10]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[10]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[10]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[10]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[10]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[10]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[10]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[11]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[11]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[11]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[11]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[11]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[11]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[11]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[11]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[11]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[11]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[11]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[11]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[12]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[12]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[12]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[12]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[12]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[12]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[12]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[12]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[12]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[12]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[12]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[12]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[13]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[13]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[13]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[13]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[13]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[13]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[13]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[13]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[13]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[13]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[13]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[13]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[14]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[14]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[14]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[14]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[14]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[14]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[14]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[14]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[14]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[14]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[14]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[14]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[15]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[15]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[15]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[15]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[15]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[15]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[15]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[15]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[15]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[15]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[15]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[15]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[16]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[16]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[16]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[16]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[16]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[16]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[16]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[16]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[16]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[16]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[16]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[16]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[17]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[17]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[17]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[17]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[17]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[17]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[17]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[17]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[17]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[17]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[17]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[17]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[18]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[18]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[18]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[18]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[18]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[18]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[18]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[18]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[18]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[18]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[18]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[18]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[19]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[19]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[19]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[19]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[19]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[19]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[19]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[19]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[19]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[19]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[19]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[19]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[20]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[20]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[20]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[20]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[20]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[20]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[20]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[20]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[20]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[20]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[20]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[20]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[21]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[21]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[21]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[21]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[21]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[21]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[21]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[21]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[21]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[21]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[21]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[21]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[22]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[22]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[22]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[22]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[22]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[22]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[22]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[22]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[22]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[22]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[22]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[22]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[23]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[23]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[23]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[23]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[23]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[23]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[23]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[23]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[23]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[23]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[23]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[23]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[24]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[24]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[24]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[24]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[24]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[24]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[24]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[24]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[24]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[24]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[24]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[24]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[25]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[25]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[25]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[25]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[25]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[25]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[25]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[25]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[25]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[25]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[25]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[25]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[26]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[26]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[26]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[26]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[26]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[26]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[26]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[26]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[26]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[26]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[26]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[26]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[27]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[27]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[27]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[27]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[27]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[27]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[27]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[27]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[27]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[27]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[27]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[27]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[28]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[28]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[28]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[28]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[28]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[28]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[28]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[28]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[28]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[28]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[28]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[28]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[29]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[29]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[29]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[29]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[29]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[29]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[29]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[29]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[29]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[29]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[29]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[29]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[30]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[30]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[30]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[30]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[30]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[30]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[30]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[30]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[30]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[30]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[30]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[30]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[31]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[31]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[31]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[31]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[31]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[31]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[31]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[31]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[31]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[31]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[31]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[31]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[0]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[0]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[0]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[0]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[0]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[0]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[0]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[0]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[0]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[0]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[0]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[0]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[1]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[1]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[1]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[1]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[1]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[1]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[1]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[1]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[1]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[1]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[1]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[1]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[2]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[2]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[2]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[2]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[2]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[2]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[2]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[2]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[2]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[2]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[2]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[2]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[3]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[3]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[3]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[3]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[3]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[3]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[3]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[3]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[3]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[3]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[3]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[3]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[4]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[4]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[4]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[4]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[4]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[4]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[4]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[4]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[4]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[4]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[4]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[4]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[5]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[5]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[5]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[5]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[5]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[5]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[5]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[5]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[5]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[5]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[5]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[5]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[6]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[6]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[6]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[6]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[6]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[6]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[6]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[6]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[6]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[6]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[6]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[6]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[7]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[7]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[7]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[7]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[7]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[7]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[7]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[7]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[7]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[7]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[7]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[7]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[8]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[8]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[8]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[8]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[8]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[8]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[8]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[8]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[8]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[8]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[8]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[8]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[9]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[9]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[9]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[9]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[9]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[9]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[9]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[9]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[9]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[9]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[9]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[9]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[10]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[10]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[10]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[10]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[10]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[10]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[10]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[10]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[10]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[10]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[10]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[10]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[11]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[11]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[11]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[11]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[11]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[11]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[11]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[11]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[11]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[11]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[11]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[11]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[12]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[12]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[12]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[12]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[12]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[12]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[12]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[12]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[12]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[12]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[12]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[12]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[13]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[13]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[13]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[13]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[13]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[13]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[13]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[13]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[13]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[13]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[13]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[13]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[14]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[14]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[14]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[14]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[14]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[14]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[14]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[14]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[14]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[14]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[14]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[14]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[15]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[15]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[15]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[15]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[15]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[15]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[15]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[15]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[15]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[15]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[15]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[15]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[16]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[16]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[16]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[16]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[16]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[16]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[16]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[16]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[16]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[16]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[16]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[16]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[17]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[17]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[17]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[17]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[17]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[17]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[17]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[17]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[17]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[17]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[17]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[17]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[18]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[18]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[18]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[18]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[18]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[18]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[18]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[18]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[18]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[18]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[18]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[18]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[19]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[19]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[19]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[19]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[19]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[19]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[19]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[19]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[19]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[19]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[19]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[19]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[20]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[20]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[20]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[20]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[20]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[20]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[20]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[20]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[20]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[20]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[20]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[20]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[21]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[21]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[21]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[21]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[21]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[21]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[21]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[21]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[21]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[21]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[21]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[21]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[22]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[22]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[22]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[22]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[22]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[22]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[22]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[22]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[22]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[22]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[22]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[22]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[23]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[23]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[23]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[23]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[23]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[23]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[23]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[23]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[23]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[23]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[23]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[23]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[24]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[24]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[24]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[24]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[24]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[24]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[24]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[24]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[24]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[24]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[24]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[24]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[25]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[25]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[25]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[25]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[25]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[25]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[25]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[25]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[25]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[25]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[25]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[25]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[26]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[26]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[26]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[26]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[26]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[26]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[26]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[26]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[26]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[26]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[26]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[26]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[27]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[27]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[27]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[27]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[27]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[27]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[27]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[27]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[27]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[27]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[27]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[27]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[28]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[28]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[28]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[28]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[28]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[28]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[28]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[28]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[28]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[28]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[28]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[28]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[29]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[29]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[29]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[29]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[29]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[29]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[29]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[29]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[29]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[29]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[29]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[29]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[30]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[30]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[30]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[30]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[30]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[30]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[30]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[30]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[30]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[30]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[30]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[30]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[31]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[31]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[31]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[31]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[31]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[31]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[31]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[31]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[31]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[31]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[31]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[31]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[0]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[0]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[0]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[0]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[0]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[0]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[0]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[0]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[0]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[0]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[0]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[0]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[1]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[1]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[1]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[1]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[1]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[1]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[1]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[1]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[1]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[1]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[1]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[1]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[2]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[2]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[2]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[2]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[2]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[2]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[2]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[2]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[2]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[2]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[2]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[2]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[3]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[3]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[3]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[3]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[3]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[3]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[3]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[3]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[3]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[3]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[3]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[3]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[4]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[4]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[4]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[4]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[4]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[4]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[4]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[4]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[4]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[4]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[4]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[4]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[5]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[5]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[5]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[5]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[5]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[5]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[5]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[5]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[5]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[5]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[5]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[5]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[6]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[6]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[6]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[6]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[6]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[6]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[6]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[6]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[6]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[6]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[6]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[6]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[7]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[7]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[7]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[7]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[7]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[7]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[7]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[7]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[7]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[7]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[7]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[7]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[8]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[8]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[8]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[8]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[8]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[8]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[8]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[8]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[8]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[8]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[8]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[8]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[9]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[9]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[9]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[9]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[9]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[9]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[9]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[9]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[9]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[9]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[9]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[9]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[10]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[10]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[10]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[10]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[10]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[10]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[10]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[10]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[10]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[10]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[10]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[10]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[11]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[11]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[11]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[11]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[11]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[11]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[11]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[11]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[11]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[11]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[11]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[11]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[12]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[12]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[12]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[12]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[12]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[12]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[12]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[12]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[12]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[12]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[12]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[12]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[13]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[13]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[13]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[13]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[13]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[13]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[13]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[13]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[13]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[13]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[13]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[13]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[14]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[14]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[14]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[14]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[14]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[14]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[14]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[14]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[14]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[14]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[14]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[14]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[15]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[15]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[15]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[15]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[15]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[15]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[15]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[15]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[15]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[15]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[15]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[15]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[16]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[16]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[16]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[16]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[16]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[16]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[16]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[16]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[16]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[16]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[16]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[16]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[17]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[17]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[17]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[17]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[17]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[17]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[17]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[17]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[17]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[17]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[17]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[17]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[18]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[18]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[18]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[18]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[18]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[18]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[18]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[18]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[18]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[18]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[18]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[18]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[19]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[19]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[19]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[19]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[19]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[19]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[19]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[19]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[19]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[19]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[19]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[19]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[20]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[20]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[20]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[20]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[20]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[20]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[20]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[20]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[20]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[20]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[20]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[20]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[21]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[21]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[21]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[21]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[21]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[21]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[21]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[21]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[21]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[21]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[21]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[21]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[22]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[22]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[22]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[22]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[22]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[22]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[22]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[22]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[22]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[22]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[22]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[22]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[23]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[23]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[23]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[23]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[23]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[23]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[23]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[23]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[23]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[23]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[23]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[23]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[24]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[24]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[24]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[24]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[24]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[24]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[24]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[24]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[24]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[24]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[24]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[24]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[25]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[25]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[25]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[25]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[25]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[25]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[25]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[25]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[25]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[25]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[25]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[25]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[26]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[26]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[26]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[26]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[26]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[26]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[26]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[26]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[26]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[26]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[26]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[26]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[27]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[27]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[27]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[27]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[27]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[27]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[27]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[27]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[27]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[27]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[27]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[27]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[28]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[28]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[28]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[28]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[28]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[28]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[28]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[28]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[28]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[28]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[28]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[28]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[29]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[29]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[29]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[29]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[29]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[29]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[29]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[29]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[29]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[29]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[29]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[29]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[30]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[30]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[30]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[30]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[30]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[30]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[30]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[30]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[30]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[30]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[30]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[30]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[31]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[31]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[31]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[31]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[31]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[31]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[31]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[31]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[31]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[31]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[31]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[31]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72]~DUPLICATE                                                                                                                            ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:plasma_soc_0_avalon_slave_0_translator|av_readdata_pre[1]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:plasma_soc_0_avalon_slave_0_translator|av_readdata_pre[1]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:plasma_soc_0_avalon_slave_0_translator|av_readdata_pre[3]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:plasma_soc_0_avalon_slave_0_translator|av_readdata_pre[3]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:plasma_soc_0_avalon_slave_0_translator|av_readdata_pre[15]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:plasma_soc_0_avalon_slave_0_translator|av_readdata_pre[15]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:plasma_soc_0_avalon_slave_0_translator|av_readdata_pre[17]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:plasma_soc_0_avalon_slave_0_translator|av_readdata_pre[17]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:plasma_soc_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:plasma_soc_0_avalon_slave_0_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|cyc_os                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|cyc_os~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|intr_signal                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|intr_signal~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[0]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[0]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[2]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[2]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[3]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[3]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[4]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[4]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[7]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[7]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[8]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[8]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[10]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[10]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[11]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[11]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[12]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[12]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[13]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[13]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[14]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[14]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[22]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[22]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[23]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[23]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[24]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[24]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[28]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[28]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[31]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[31]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[5]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[5]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[7]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[7]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[15]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[15]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[16]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[16]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[22]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[22]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[27]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[27]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[30]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[30]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[2]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[2]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[5]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[5]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[9]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[9]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[14]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[14]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[15]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[15]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[24]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[24]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|count_reg[3]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|count_reg[3]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|count_reg[4]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|count_reg[4]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[0]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[0]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[1]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[1]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[2]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[2]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[4]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[4]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[8]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[8]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[10]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[10]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[11]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[11]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[12]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[12]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[13]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[13]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[14]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[14]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[16]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[16]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[17]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[17]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[18]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[18]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[22]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[22]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[26]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[26]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|mode_reg                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|mode_reg~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[0]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[0]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[3]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[3]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[10]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[10]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[12]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[12]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[14]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[14]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[18]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[18]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[20]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[20]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[27]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[27]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[5]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[5]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[6]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[6]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[8]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[8]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[11]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[11]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[12]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[12]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[16]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[16]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[24]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[24]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[26]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[26]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[28]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[28]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~4                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~4DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~17                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~17DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~31                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~31DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~36                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~36DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~39                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~39DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~46                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~46DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~49                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~49DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~75                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~75DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~79                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~79DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~84                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~84DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~87                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~87DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~96                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~96DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~100                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~100DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~113                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~113DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~120                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~120DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~135                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~135DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~159                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~159DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~161                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~161DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~162                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~162DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~167                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~167DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~178                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~178DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~193                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~193DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~194                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~194DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~204                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~204DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~206                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~206DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~207                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~207DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~211                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~211DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~217                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~217DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~248                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~248DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~254                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~254DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~255                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~255DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~262                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~262DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~274                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~274DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~289                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~289DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~292                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~292DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~294                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~294DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~299                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~299DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~306                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~306DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~322                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~322DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~333                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~333DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~346                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~346DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~351                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~351DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~353                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~353DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~394                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~394DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~410                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~410DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~420                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~420DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~445                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~445DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~447                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~447DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~448                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~448DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~451                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~451DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~456                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~456DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~461                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~461DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~467                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~467DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~472                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~472DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~479                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~479DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~496                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~496DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~504                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~504DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~507                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~507DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~585                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~585DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~652                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~652DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~654                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~654DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~659                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~659DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~675                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~675DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~676                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~676DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~679                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~679DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~681                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~681DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~707                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~707DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~720                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~720DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~723                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~723DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~724                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~724DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~731                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~731DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~738                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~738DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~739                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~739DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~750                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~750DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~782                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~782DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~787                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~787DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~788                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~788DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~789                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~789DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~793                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~793DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~825                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~825DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~851                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~851DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~857                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~857DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~861                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~861DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~894                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~894DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~897                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~897DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~904                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~904DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~910                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~910DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~914                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~914DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~916                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~916DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~917                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~917DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~929                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~929DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~932                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~932DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~937                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~937DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~946                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~946DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~951                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~951DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~952                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~952DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~955                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~955DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~957                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~957DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~958                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~958DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~961                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~961DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~964                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~964DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~977                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~977DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~990                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~990DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~1006                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~1006DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reset_reg[1]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reset_reg[1]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|rld_s[4]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|rld_s[4]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|rld_s[22]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|rld_s[22]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|rld_s[27]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|rld_s[27]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|rld_s[29]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|rld_s[29]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|rld_s[14]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|rld_s[14]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|rld_s[27]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|rld_s[27]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|rld_s[31]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|rld_s[31]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|ctrl_s[1]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|ctrl_s[1]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|rld_s[9]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|rld_s[9]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|rld_s[16]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|rld_s[16]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|rld_s[16]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|rld_s[16]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|rld_s[21]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|rld_s[21]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|rld_s[22]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|rld_s[22]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|rld_s[0]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|rld_s[0]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|rld_s[22]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|rld_s[22]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|rld_s[25]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|rld_s[25]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|rld_s[27]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|rld_s[27]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|rld_s[28]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|rld_s[28]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|rld_s[31]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|rld_s[31]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|ctrl_s[3]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|ctrl_s[3]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|clear_s[7]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|clear_s[7]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|clear_s[20]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|clear_s[20]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|inv_s[3]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|inv_s[3]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|inv_s[17]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|inv_s[17]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|inv_s[29]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|inv_s[29]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:5:channel|state_s                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:5:channel|state_s~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:7:channel|state_s                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:7:channel|state_s~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:10:channel|state_s                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:10:channel|state_s~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:25:channel|state_s                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:25:channel|state_s~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:26:channel|state_s                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:26:channel|state_s~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:27:channel|state_s                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:27:channel|state_s~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE                                                                                                                ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE                                                                                                                ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE                                                                                                                ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_0ug1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_0ug1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE                                                                                                                ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|ctrl_s[1]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|ctrl_s[1]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_bit_cnt|cnt_s[0]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_bit_cnt|cnt_s[0]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|cnt_s[1]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|cnt_s[1]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|cnt_s[3]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|cnt_s[3]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|cnt_s[7]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|cnt_s[7]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|cnt_s[11]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|cnt_s[11]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|cnt_s[13]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|cnt_s[13]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|cnt_s[15]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|cnt_s[15]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|cnt_s[16]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|cnt_s[16]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|cnt_s[23]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|cnt_s[23]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|state_s.hold1                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|state_s.hold1~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[0]~_Duplicate_4                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[0]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[3]~_Duplicate_4                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[3]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[27]~_Duplicate_4                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[27]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[30]~_Duplicate_4                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[30]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[1]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[1]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[2]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[2]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[3]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[3]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[4]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[4]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[5]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[5]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[7]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[7]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[9]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[9]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[10]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[10]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[13]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[13]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[16]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[16]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[27]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[27]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[30]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[30]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[31]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[31]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[32]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[32]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[35]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[35]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[41]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[41]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[50]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[50]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[55]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[55]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[63]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[63]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|rld_s[13]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|rld_s[13]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|unit_s[0]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|unit_s[0]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|unit_s[1]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|unit_s[1]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|unit_s[2]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|unit_s[2]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|ctrl_s[4]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|ctrl_s[4]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[4]~_Duplicate_4                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[4]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[7]~_Duplicate_4                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[7]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[8]~_Duplicate_4                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[8]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[9]~_Duplicate_4                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[9]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[11]~_Duplicate_4                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[11]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[16]~_Duplicate_4                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[16]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[24]~_Duplicate_4                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[24]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[27]~_Duplicate_4                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[27]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[0]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[0]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[4]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[4]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[16]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[16]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[18]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[18]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[21]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[21]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[22]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[22]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[27]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[27]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[32]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[32]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[53]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[53]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[55]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[55]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[6]~_Duplicate_4                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[6]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[11]~_Duplicate_4                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[11]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[0]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[0]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[3]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[3]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[4]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[4]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[8]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[8]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[9]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[9]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[27]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[27]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[28]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[28]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[31]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[31]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[35]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[35]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[45]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[45]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[46]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[46]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[63]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[63]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|unit_s[0]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|unit_s[0]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[1]~_Duplicate_4                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[1]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[3]~_Duplicate_4                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[3]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[4]~_Duplicate_4                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[4]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[12]~_Duplicate_4                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[12]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[18]~_Duplicate_4                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[18]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[0]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[0]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[2]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[2]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[4]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[4]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[5]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[5]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[6]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[6]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[10]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[10]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[11]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[11]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[15]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[15]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[21]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[21]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[24]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[24]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[33]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[33]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[37]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[37]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[41]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[41]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[42]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[42]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[45]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[45]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[46]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[46]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[48]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[48]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[50]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[50]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[63]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[63]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|unit_s[1]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|unit_s[1]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|bits_read_reg[0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|bits_read_reg[0]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|bits_read_reg[2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|bits_read_reg[2]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|bits_write_reg[0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|bits_write_reg[0]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|bits_write_reg[1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|bits_write_reg[1]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|bits_write_reg[2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|bits_write_reg[2]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|bits_write_reg[3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|bits_write_reg[3]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE                                                      ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE                                                      ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE                                                   ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                                                   ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE                          ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~DUPLICATE                                                   ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~DUPLICATE                                              ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]~DUPLICATE                                        ;                          ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                              ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                               ; Ignored Value ; Ignored Source             ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+---------------+----------------------------+
; Location                    ;                                             ;              ; ADC_CONVST                                                                                               ; PIN_AJ4       ; QSF Assignment             ;
; Location                    ;                                             ;              ; ADC_DIN                                                                                                  ; PIN_AK4       ; QSF Assignment             ;
; Location                    ;                                             ;              ; ADC_DOUT                                                                                                 ; PIN_AK3       ; QSF Assignment             ;
; Location                    ;                                             ;              ; ADC_SCLK                                                                                                 ; PIN_AK2       ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_ADCDAT                                                                                               ; PIN_K7        ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_ADCLRCK                                                                                              ; PIN_K8        ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_BCLK                                                                                                 ; PIN_H7        ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_DACDAT                                                                                               ; PIN_J7        ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_DACLRCK                                                                                              ; PIN_H8        ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_XCK                                                                                                  ; PIN_G7        ; QSF Assignment             ;
; Location                    ;                                             ;              ; CLOCK2_50                                                                                                ; PIN_AA16      ; QSF Assignment             ;
; Location                    ;                                             ;              ; CLOCK3_50                                                                                                ; PIN_Y26       ; QSF Assignment             ;
; Location                    ;                                             ;              ; CLOCK4_50                                                                                                ; PIN_K14       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[0]                                                                                             ; PIN_AK14      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[10]                                                                                            ; PIN_AG12      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[11]                                                                                            ; PIN_AH13      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[12]                                                                                            ; PIN_AJ14      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[1]                                                                                             ; PIN_AH14      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[2]                                                                                             ; PIN_AG15      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[3]                                                                                             ; PIN_AE14      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[4]                                                                                             ; PIN_AB15      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[5]                                                                                             ; PIN_AC14      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[6]                                                                                             ; PIN_AD14      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[7]                                                                                             ; PIN_AF15      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[8]                                                                                             ; PIN_AH15      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[9]                                                                                             ; PIN_AG13      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_BA[0]                                                                                               ; PIN_AF13      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_BA[1]                                                                                               ; PIN_AJ12      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_CAS_N                                                                                               ; PIN_AF11      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_CKE                                                                                                 ; PIN_AK13      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_CLK                                                                                                 ; PIN_AH12      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_CS_N                                                                                                ; PIN_AG11      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[0]                                                                                               ; PIN_AK6       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[10]                                                                                              ; PIN_AJ9       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[11]                                                                                              ; PIN_AH9       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[12]                                                                                              ; PIN_AH8       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[13]                                                                                              ; PIN_AH7       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[14]                                                                                              ; PIN_AJ6       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[15]                                                                                              ; PIN_AJ5       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[1]                                                                                               ; PIN_AJ7       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[2]                                                                                               ; PIN_AK7       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[3]                                                                                               ; PIN_AK8       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[4]                                                                                               ; PIN_AK9       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[5]                                                                                               ; PIN_AG10      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[6]                                                                                               ; PIN_AK11      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[7]                                                                                               ; PIN_AJ11      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[8]                                                                                               ; PIN_AH10      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[9]                                                                                               ; PIN_AJ10      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_LDQM                                                                                                ; PIN_AB13      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_RAS_N                                                                                               ; PIN_AE13      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_UDQM                                                                                                ; PIN_AK12      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_WE_N                                                                                                ; PIN_AA13      ; QSF Assignment             ;
; Location                    ;                                             ;              ; FPGA_I2C_SCLK                                                                                            ; PIN_J12       ; QSF Assignment             ;
; Location                    ;                                             ;              ; FPGA_I2C_SDAT                                                                                            ; PIN_K12       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0[0]                                                                                                  ; PIN_AE26      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0[1]                                                                                                  ; PIN_AE27      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0[2]                                                                                                  ; PIN_AE28      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0[3]                                                                                                  ; PIN_AG27      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0[4]                                                                                                  ; PIN_AF28      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0[5]                                                                                                  ; PIN_AG28      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0[6]                                                                                                  ; PIN_AH28      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1[0]                                                                                                  ; PIN_AJ29      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1[1]                                                                                                  ; PIN_AH29      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1[2]                                                                                                  ; PIN_AH30      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1[3]                                                                                                  ; PIN_AG30      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1[4]                                                                                                  ; PIN_AF29      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1[5]                                                                                                  ; PIN_AF30      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1[6]                                                                                                  ; PIN_AD27      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2[0]                                                                                                  ; PIN_AB23      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2[1]                                                                                                  ; PIN_AE29      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2[2]                                                                                                  ; PIN_AD29      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2[3]                                                                                                  ; PIN_AC28      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2[4]                                                                                                  ; PIN_AD30      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2[5]                                                                                                  ; PIN_AC29      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2[6]                                                                                                  ; PIN_AC30      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3[0]                                                                                                  ; PIN_AD26      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3[1]                                                                                                  ; PIN_AC27      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3[2]                                                                                                  ; PIN_AD25      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3[3]                                                                                                  ; PIN_AC25      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3[4]                                                                                                  ; PIN_AB28      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3[5]                                                                                                  ; PIN_AB25      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3[6]                                                                                                  ; PIN_AB22      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4[0]                                                                                                  ; PIN_AA24      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4[1]                                                                                                  ; PIN_Y23       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4[2]                                                                                                  ; PIN_Y24       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4[3]                                                                                                  ; PIN_W22       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4[4]                                                                                                  ; PIN_W24       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4[5]                                                                                                  ; PIN_V23       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4[6]                                                                                                  ; PIN_W25       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5[0]                                                                                                  ; PIN_V25       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5[1]                                                                                                  ; PIN_AA28      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5[2]                                                                                                  ; PIN_Y27       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5[3]                                                                                                  ; PIN_AB27      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5[4]                                                                                                  ; PIN_AB26      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5[5]                                                                                                  ; PIN_AA26      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5[6]                                                                                                  ; PIN_AA25      ; QSF Assignment             ;
; Location                    ;                                             ;              ; IRDA_RXD                                                                                                 ; PIN_AA30      ; QSF Assignment             ;
; Location                    ;                                             ;              ; IRDA_TXD                                                                                                 ; PIN_AB30      ; QSF Assignment             ;
; Location                    ;                                             ;              ; PS2_CLK                                                                                                  ; PIN_AD7       ; QSF Assignment             ;
; Location                    ;                                             ;              ; PS2_CLK2                                                                                                 ; PIN_AD9       ; QSF Assignment             ;
; Location                    ;                                             ;              ; PS2_DAT                                                                                                  ; PIN_AE7       ; QSF Assignment             ;
; Location                    ;                                             ;              ; PS2_DAT2                                                                                                 ; PIN_AE9       ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_CLK27                                                                                                 ; PIN_H15       ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[0]                                                                                               ; PIN_D2        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[1]                                                                                               ; PIN_B1        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[2]                                                                                               ; PIN_E2        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[3]                                                                                               ; PIN_B2        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[4]                                                                                               ; PIN_D1        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[5]                                                                                               ; PIN_E1        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[6]                                                                                               ; PIN_C2        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[7]                                                                                               ; PIN_B3        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_HS                                                                                                    ; PIN_A5        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_RESET_N                                                                                               ; PIN_F6        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_VS                                                                                                    ; PIN_A3        ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_BLANK_N                                                                                              ; PIN_F10       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B[0]                                                                                                 ; PIN_B13       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B[1]                                                                                                 ; PIN_G13       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B[2]                                                                                                 ; PIN_H13       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B[3]                                                                                                 ; PIN_F14       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B[4]                                                                                                 ; PIN_H14       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B[5]                                                                                                 ; PIN_F15       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B[6]                                                                                                 ; PIN_G15       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B[7]                                                                                                 ; PIN_J14       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_CLK                                                                                                  ; PIN_A11       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G[0]                                                                                                 ; PIN_J9        ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G[1]                                                                                                 ; PIN_J10       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G[2]                                                                                                 ; PIN_H12       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G[3]                                                                                                 ; PIN_G10       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G[4]                                                                                                 ; PIN_G11       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G[5]                                                                                                 ; PIN_G12       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G[6]                                                                                                 ; PIN_F11       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G[7]                                                                                                 ; PIN_E11       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_HS                                                                                                   ; PIN_B11       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R[0]                                                                                                 ; PIN_A13       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R[1]                                                                                                 ; PIN_C13       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R[2]                                                                                                 ; PIN_E13       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R[3]                                                                                                 ; PIN_B12       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R[4]                                                                                                 ; PIN_C12       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R[5]                                                                                                 ; PIN_D12       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R[6]                                                                                                 ; PIN_E12       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R[7]                                                                                                 ; PIN_F13       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_SYNC_N                                                                                               ; PIN_C10       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_VS                                                                                                   ; PIN_D11       ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; ADC_CONVST                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; ADC_DIN                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; ADC_DOUT                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; ADC_SCLK                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; AUD_ADCDAT                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; AUD_ADCLRCK                                                                                              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; AUD_BCLK                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; AUD_DACDAT                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; AUD_DACLRCK                                                                                              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; AUD_XCK                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; CLOCK2_50                                                                                                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; CLOCK3_50                                                                                                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; CLOCK4_50                                                                                                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_ADDR[0]                                                                                             ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_ADDR[10]                                                                                            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_ADDR[11]                                                                                            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_ADDR[12]                                                                                            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_ADDR[1]                                                                                             ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_ADDR[2]                                                                                             ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_ADDR[3]                                                                                             ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_ADDR[4]                                                                                             ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_ADDR[5]                                                                                             ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_ADDR[6]                                                                                             ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_ADDR[7]                                                                                             ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_ADDR[8]                                                                                             ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_ADDR[9]                                                                                             ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_BA[0]                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_BA[1]                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_CAS_N                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_CKE                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_CLK                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_CS_N                                                                                                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_DQ[0]                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_DQ[10]                                                                                              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_DQ[11]                                                                                              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_DQ[12]                                                                                              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_DQ[13]                                                                                              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_DQ[14]                                                                                              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_DQ[15]                                                                                              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_DQ[1]                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_DQ[2]                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_DQ[3]                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_DQ[4]                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_DQ[5]                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_DQ[6]                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_DQ[7]                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_DQ[8]                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_DQ[9]                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_LDQM                                                                                                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_RAS_N                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_UDQM                                                                                                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; DRAM_WE_N                                                                                                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; FPGA_I2C_SCLK                                                                                            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; FPGA_I2C_SDAT                                                                                            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX0[0]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX0[1]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX0[2]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX0[3]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX0[4]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX0[5]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX0[6]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX1[0]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX1[1]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX1[2]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX1[3]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX1[4]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX1[5]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX1[6]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX2[0]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX2[1]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX2[2]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX2[3]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX2[4]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX2[5]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX2[6]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX3[0]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX3[1]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX3[2]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX3[3]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX3[4]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX3[5]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX3[6]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX4[0]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX4[1]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX4[2]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX4[3]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX4[4]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX4[5]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX4[6]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX5[0]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX5[1]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX5[2]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX5[3]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX5[4]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX5[5]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX5[6]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_CONV_USB_N                                                                                           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_ENET_GTX_CLK                                                                                         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_ENET_INT_N                                                                                           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_ENET_MDC                                                                                             ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_ENET_MDIO                                                                                            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_ENET_RX_CLK                                                                                          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_ENET_RX_DATA[0]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_ENET_RX_DATA[1]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_ENET_RX_DATA[2]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_ENET_RX_DATA[3]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_ENET_RX_DV                                                                                           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_ENET_TX_DATA[0]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_ENET_TX_DATA[1]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_ENET_TX_DATA[2]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_ENET_TX_DATA[3]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_ENET_TX_EN                                                                                           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_FLASH_DATA[0]                                                                                        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_FLASH_DATA[1]                                                                                        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_FLASH_DATA[2]                                                                                        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_FLASH_DATA[3]                                                                                        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_FLASH_DCLK                                                                                           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_FLASH_NCSO                                                                                           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_GPIO[0]                                                                                              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_GPIO[1]                                                                                              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_GSENSOR_INT                                                                                          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_I2C1_SCLK                                                                                            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_I2C1_SDAT                                                                                            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_I2C2_SCLK                                                                                            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_I2C2_SDAT                                                                                            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_I2C_CONTROL                                                                                          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_KEY                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_LED                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_SD_CLK                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_SD_CMD                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_SD_DATA[0]                                                                                           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_SD_DATA[1]                                                                                           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_SD_DATA[2]                                                                                           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_SD_DATA[3]                                                                                           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_SPIM_CLK                                                                                             ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_SPIM_MISO                                                                                            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_SPIM_MOSI                                                                                            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_SPIM_SS                                                                                              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_USB_CLKOUT                                                                                           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_USB_DATA[0]                                                                                          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_USB_DATA[1]                                                                                          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_USB_DATA[2]                                                                                          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_USB_DATA[3]                                                                                          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_USB_DATA[4]                                                                                          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_USB_DATA[5]                                                                                          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_USB_DATA[6]                                                                                          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_USB_DATA[7]                                                                                          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_USB_DIR                                                                                              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_USB_NXT                                                                                              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_USB_STP                                                                                              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; IRDA_RXD                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; IRDA_TXD                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; PS2_CLK                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; PS2_CLK2                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; PS2_DAT                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; PS2_DAT2                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; TD_CLK27                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; TD_DATA[0]                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; TD_DATA[1]                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; TD_DATA[2]                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; TD_DATA[3]                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; TD_DATA[4]                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; TD_DATA[5]                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; TD_DATA[6]                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; TD_DATA[7]                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; TD_HS                                                                                                    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; TD_RESET_N                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; TD_VS                                                                                                    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_BLANK_N                                                                                              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_B[0]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_B[1]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_B[2]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_B[3]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_B[4]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_B[5]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_B[6]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_B[7]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_CLK                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_G[0]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_G[1]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_G[2]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_G[3]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_G[4]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_G[5]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_G[6]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_G[7]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_HS                                                                                                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_R[0]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_R[1]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_R[2]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_R[3]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_R[4]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_R[5]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_R[6]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_R[7]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_SYNC_N                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_VS                                                                                                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; PLL Compensation Mode       ; PLASMA_DE1_SOC                              ;              ; plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT        ; QSF Assignment             ;
; Global Signal               ; PLASMA_DE1_SOC                              ;              ; plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; PLASMA_DE1_SOC                              ;              ; plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; PLASMA_DE1_SOC                              ;              ; plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; PLASMA_DE1_SOC                              ;              ; plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; PLASMA_DE1_SOC                              ;              ; plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; PLASMA_DE1_SOC                              ;              ; plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; PLASMA_DE1_SOC                              ;              ; plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; PLASMA_DE1_SOC                              ;              ; plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; PLASMA_DE1_SOC                              ;              ; plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; PLASMA_DE1_SOC                              ;              ; plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; PLASMA_DE1_SOC                              ;              ; plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; PLASMA_DE1_SOC                              ;              ; plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; PLASMA_DE1_SOC                              ;              ; plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF           ; QSF Assignment             ;
; Global Signal               ; PLASMA_DE1_SOC                              ;              ; plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF           ; QSF Assignment             ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                                ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                                ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                                ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                                ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                                ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                                ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                                ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                                ; on            ; Compiler or HDL Assignment ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 12539 ) ; 0.00 % ( 0 / 12539 )       ; 0.00 % ( 0 / 12539 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 12539 ) ; 0.00 % ( 0 / 12539 )       ; 0.00 % ( 0 / 12539 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                                               ;
+-------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Partition Name                            ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                                              ;
+-------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Top                                       ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                                                       ;
; plasma_de1_soc_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border ;
; sld_hub:auto_hub                          ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                                                                                      ;
; hard_block:auto_generated_inst            ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                                                        ;
+-------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                                ;
+-------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                            ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+-------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                       ; 0.00 % ( 0 / 11488 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; plasma_de1_soc_hps_0_hps_io_border:border ; 0.00 % ( 0 / 744 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_hub:auto_hub                          ; 0.00 % ( 0 / 287 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst            ; 0.00 % ( 0 / 20 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+-------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 4,350 / 32,070        ; 14 %  ;
; ALMs needed [=A-B+C]                                        ; 4,350                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 5,216 / 32,070        ; 16 %  ;
;         [a] ALMs used for LUT logic and registers           ; 1,412                 ;       ;
;         [b] ALMs used for LUT logic                         ; 2,883                 ;       ;
;         [c] ALMs used for registers                         ; 921                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 980 / 32,070          ; 3 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 114 / 32,070          ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 7                     ;       ;
;         [c] Due to LAB input limits                         ; 107                   ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 681 / 3,207           ; 21 %  ;
;     -- Logic LABs                                           ; 681                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 6,651                 ;       ;
;     -- 7 input functions                                    ; 700                   ;       ;
;     -- 6 input functions                                    ; 914                   ;       ;
;     -- 5 input functions                                    ; 1,008                 ;       ;
;     -- 4 input functions                                    ; 1,222                 ;       ;
;     -- <=3 input functions                                  ; 2,807                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,050                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 5,087                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 4,665 / 64,140        ; 7 %   ;
;         -- Secondary logic registers                        ; 422 / 64,140          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 4,749                 ;       ;
;         -- Routing optimization registers                   ; 338                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 171 / 457             ; 37 %  ;
;     -- Clock pins                                           ; 4 / 8                 ; 50 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 226                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 8 / 397               ; 2 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 65,536 / 4,065,280    ; 2 %   ;
; Total block memory implementation bits                      ; 81,920 / 4,065,280    ; 2 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 28 / 87               ; 32 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 6                 ; 0 %   ;
; Global signals                                              ; 2                     ;       ;
;     -- Global clocks                                        ; 2 / 16                ; 13 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 5.7% / 5.6% / 6.0%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 49.8% / 50.0% / 49.2% ;       ;
; Maximum fan-out                                             ; 4798                  ;       ;
; Highest non-global fan-out                                  ; 2119                  ;       ;
; Total fan-out                                               ; 50115                 ;       ;
; Average fan-out                                             ; 3.60                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                              ;
+-------------------------------------------------------------+-----------------------+-------------------------------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; plasma_de1_soc_hps_0_hps_io_border:border ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+-------------------------------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 4228 / 32070 ( 13 % ) ; 0 / 32070 ( 0 % )                         ; 123 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 4228                  ; 0                                         ; 123                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 5074 / 32070 ( 16 % ) ; 0 / 32070 ( 0 % )                         ; 142 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1390                  ; 0                                         ; 22                    ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 2817                  ; 0                                         ; 66                    ; 0                              ;
;         [c] ALMs used for registers                         ; 867                   ; 0                                         ; 54                    ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                                         ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 958 / 32070 ( 3 % )   ; 0 / 32070 ( 0 % )                         ; 22 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 112 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )                         ; 3 / 32070 ( < 1 % )   ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                                         ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 6                     ; 0                                         ; 2                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 106                   ; 0                                         ; 1                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                                         ; 0                     ; 0                              ;
;                                                             ;                       ;                                           ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                                       ; Low                   ; Low                            ;
;                                                             ;                       ;                                           ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 659 / 3207 ( 21 % )   ; 0 / 3207 ( 0 % )                          ; 24 / 3207 ( < 1 % )   ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 659                   ; 0                                         ; 24                    ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                                         ; 0                     ; 0                              ;
;                                                             ;                       ;                                           ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 6515                  ; 0                                         ; 136                   ; 0                              ;
;     -- 7 input functions                                    ; 696                   ; 0                                         ; 4                     ; 0                              ;
;     -- 6 input functions                                    ; 877                   ; 0                                         ; 37                    ; 0                              ;
;     -- 5 input functions                                    ; 980                   ; 0                                         ; 28                    ; 0                              ;
;     -- 4 input functions                                    ; 1203                  ; 0                                         ; 19                    ; 0                              ;
;     -- <=3 input functions                                  ; 2759                  ; 0                                         ; 48                    ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 970                   ; 0                                         ; 80                    ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                                         ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                                         ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                                         ; 0                     ; 0                              ;
;                                                             ;                       ;                                           ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                                         ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                                           ;                       ;                                ;
;         -- Primary logic registers                          ; 4514 / 64140 ( 7 % )  ; 0 / 64140 ( 0 % )                         ; 151 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 414 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )                         ; 8 / 64140 ( < 1 % )   ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                           ;                       ;                                ;
;         -- Design implementation registers                  ; 4598                  ; 0                                         ; 151                   ; 0                              ;
;         -- Routing optimization registers                   ; 330                   ; 0                                         ; 8                     ; 0                              ;
;                                                             ;                       ;                                           ;                       ;                                ;
;                                                             ;                       ;                                           ;                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                                         ; 0                     ; 0                              ;
; I/O pins                                                    ; 124                   ; 46                                        ; 0                     ; 1                              ;
; I/O registers                                               ; 50                    ; 176                                       ; 0                     ; 0                              ;
; Total block memory bits                                     ; 65536                 ; 0                                         ; 0                     ; 0                              ;
; Total block memory implementation bits                      ; 81920                 ; 0                                         ; 0                     ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 8 / 397 ( 2 % )       ; 0 / 397 ( 0 % )                           ; 0 / 397 ( 0 % )       ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 28 / 87 ( 32 % )      ; 0 / 87 ( 0 % )                            ; 0 / 87 ( 0 % )        ; 0 / 87 ( 0 % )                 ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                            ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )                           ; 0 / 116 ( 0 % )       ; 2 / 116 ( 1 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                            ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )      ; 186 / 1325 ( 14 % )                       ; 0 / 1325 ( 0 % )      ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                          ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )       ; 66 / 400 ( 16 % )                         ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )       ; 40 / 425 ( 9 % )                          ; 0 / 425 ( 0 % )       ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 2 / 8 ( 25 % )                            ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )      ; 124 / 1300 ( 9 % )                        ; 0 / 1300 ( 0 % )      ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )       ; 40 / 400 ( 10 % )                         ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )       ; 5 / 400 ( 1 % )                           ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 6 / 36 ( 16 % )                           ; 0 / 36 ( 0 % )        ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )       ; 26 / 175 ( 14 % )                         ; 0 / 175 ( 0 % )       ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                          ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                            ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                          ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                            ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ;
; VFIFO                                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ;
;                                                             ;                       ;                                           ;                       ;                                ;
; Connections                                                 ;                       ;                                           ;                       ;                                ;
;     -- Input Connections                                    ; 5623                  ; 41                                        ; 245                   ; 161                            ;
;     -- Registered Input Connections                         ; 5010                  ; 0                                         ; 166                   ; 0                              ;
;     -- Output Connections                                   ; 277                   ; 65                                        ; 321                   ; 5407                           ;
;     -- Registered Output Connections                        ; 56                    ; 0                                         ; 321                   ; 0                              ;
;                                                             ;                       ;                                           ;                       ;                                ;
; Internal Connections                                        ;                       ;                                           ;                       ;                                ;
;     -- Total Connections                                    ; 47383                 ; 5061                                      ; 1685                  ; 5581                           ;
;     -- Registered Connections                               ; 17724                 ; 100                                       ; 1225                  ; 0                              ;
;                                                             ;                       ;                                           ;                       ;                                ;
; External Connections                                        ;                       ;                                           ;                       ;                                ;
;     -- Top                                                  ; 144                   ; 26                                        ; 364                   ; 5366                           ;
;     -- plasma_de1_soc_hps_0_hps_io_border:border            ; 26                    ; 80                                        ; 0                     ; 0                              ;
;     -- sld_hub:auto_hub                                     ; 364                   ; 0                                         ; 0                     ; 202                            ;
;     -- hard_block:auto_generated_inst                       ; 5366                  ; 0                                         ; 202                   ; 0                              ;
;                                                             ;                       ;                                           ;                       ;                                ;
; Partition Interface                                         ;                       ;                                           ;                       ;                                ;
;     -- Input Ports                                          ; 92                    ; 1                                         ; 136                   ; 165                            ;
;     -- Output Ports                                         ; 79                    ; 31                                        ; 153                   ; 83                             ;
;     -- Bidir Ports                                          ; 112                   ; 40                                        ; 0                     ; 0                              ;
;                                                             ;                       ;                                           ;                       ;                                ;
; Registered Ports                                            ;                       ;                                           ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                                         ; 2                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                                         ; 105                   ; 0                              ;
;                                                             ;                       ;                                           ;                       ;                                ;
; Port Connectivity                                           ;                       ;                                           ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                                         ; 4                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                                         ; 28                    ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                                         ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                                         ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                                         ; 88                    ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                                         ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                                         ; 93                    ; 13                             ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                                         ; 92                    ; 0                              ;
+-------------------------------------------------------------+-----------------------+-------------------------------------------+-----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                     ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; CLOCK_50     ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 4798                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_DDR3_RZQ ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; HPS_UART_RX  ; AH12  ; 3B       ; 38           ; 0            ; 34           ; 8                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; Fitter               ; no        ;
; KEY[0]       ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[1]       ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[2]       ; W15   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[3]       ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[0]        ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[1]        ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[2]        ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[3]        ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[4]        ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[5]        ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[6]        ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[7]        ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[8]        ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[9]        ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                                            ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; HPS_DDR3_ADDR[0]  ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[10] ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[11] ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[12] ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[13] ; C29   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[14] ; H25   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]  ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]  ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]  ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]  ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]  ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]  ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]  ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]  ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]  ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[0]    ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[1]    ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[2]    ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CAS_N    ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CKE      ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_N     ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_P     ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CS_N     ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[0]    ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[1]    ; M28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[2]    ; R28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[3]    ; W30   ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ODT      ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RAS_N    ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RESET_N  ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_WE_N     ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_UART_TX       ; AK13  ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDR[0]           ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]           ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]           ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]           ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]           ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]           ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]           ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]           ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]           ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]           ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                                                                            ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GPIO_0[0]         ; AC18  ; 4A       ; 64           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[10]        ; AH18  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[11]        ; AH17  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[12]        ; AG16  ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[13]        ; AE16  ; 4A       ; 52           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[14]        ; AF16  ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[15]        ; AG17  ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[16]        ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[17]        ; AA19  ; 4A       ; 72           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[18]        ; AE17  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[19]        ; AC20  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[1]         ; Y17   ; 4A       ; 68           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[20]        ; AH19  ; 4A       ; 58           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[21]        ; AJ20  ; 4A       ; 62           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[22]        ; AH20  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[23]        ; AK21  ; 4A       ; 68           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[24]        ; AD19  ; 4A       ; 76           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[25]        ; AD20  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[26]        ; AE18  ; 4A       ; 66           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[27]        ; AE19  ; 4A       ; 66           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[28]        ; AF20  ; 4A       ; 70           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[29]        ; AF21  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[2]         ; AD17  ; 4A       ; 64           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[30]        ; AF19  ; 4A       ; 62           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[31]        ; AG21  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[32]        ; AF18  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[33]        ; AG20  ; 4A       ; 62           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[34]        ; AG18  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[35]        ; AJ21  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[3]         ; Y18   ; 4A       ; 72           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[4]         ; AK16  ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[5]         ; AK18  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[6]         ; AK19  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[7]         ; AJ19  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[8]         ; AJ17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[9]         ; AJ16  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[0]         ; AB17  ; 4A       ; 56           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[10]        ; AG26  ; 4A       ; 84           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[11]        ; AH24  ; 4A       ; 64           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[12]        ; AH27  ; 4A       ; 84           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[13]        ; AJ27  ; 4A       ; 80           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[14]        ; AK29  ; 4A       ; 82           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[15]        ; AK28  ; 4A       ; 82           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[16]        ; AK27  ; 4A       ; 80           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[17]        ; AJ26  ; 4A       ; 76           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[18]        ; AK26  ; 4A       ; 76           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[19]        ; AH25  ; 4A       ; 78           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[1]         ; AA21  ; 4A       ; 88           ; 0            ; 1            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[20]        ; AJ25  ; 4A       ; 74           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[21]        ; AJ24  ; 4A       ; 74           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[22]        ; AK24  ; 4A       ; 72           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[23]        ; AG23  ; 4A       ; 64           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[24]        ; AK23  ; 4A       ; 72           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[25]        ; AH23  ; 4A       ; 70           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[26]        ; AK22  ; 4A       ; 68           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[27]        ; AJ22  ; 4A       ; 70           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[28]        ; AH22  ; 4A       ; 66           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[29]        ; AG22  ; 4A       ; 66           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[2]         ; AB21  ; 4A       ; 88           ; 0            ; 18           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[30]        ; AF24  ; 4A       ; 74           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[31]        ; AF23  ; 4A       ; 74           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[32]        ; AE22  ; 4A       ; 78           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[33]        ; AD21  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[34]        ; AA20  ; 4A       ; 84           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[35]        ; AC22  ; 4A       ; 86           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[3]         ; AC23  ; 4A       ; 86           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[4]         ; AD24  ; 4A       ; 88           ; 0            ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[5]         ; AE23  ; 4A       ; 78           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[6]         ; AE24  ; 4A       ; 88           ; 0            ; 52           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[7]         ; AF25  ; 4A       ; 86           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[8]         ; AF26  ; 4A       ; 86           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[9]         ; AG25  ; 4A       ; 78           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; HPS_DDR3_DQS_N[0] ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1] ; N24   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[2] ; R18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[3] ; R21   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_P[0] ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1] ; N25   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[2] ; R19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[3] ; R22   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQ[0]    ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]   ; K29   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[11]   ; K27   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[12]   ; M26   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[13]   ; M27   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[14]   ; L28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[15]   ; M30   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[16]   ; U26   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[17]   ; T26   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[18]   ; N29   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[19]   ; N28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[1]    ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]   ; P26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[21]   ; P27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[22]   ; N27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[23]   ; R29   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[24]   ; P24   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[25]   ; P25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[26]   ; T29   ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[27]   ; T28   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[28]   ; R27   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[29]   ; R26   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[2]    ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]   ; V30   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[31]   ; W29   ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[3]    ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]    ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]    ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]    ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]    ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]    ; K26   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[9]    ; L26   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 10 / 32 ( 31 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 7 / 48 ( 15 % )  ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 79 / 80 ( 99 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 3 / 32 ( 9 % )   ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 23 / 44 ( 52 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 80 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B             ; KEY[0]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; KEY[1]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; GPIO_0[16]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 176        ; 4A             ; GPIO_0[17]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 200        ; 4A             ; GPIO_1[34]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA21     ; 210        ; 4A             ; GPIO_1[1]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; SW[0]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; GPIO_1[0]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; GPIO_1[2]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB22     ; 225        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB23     ; 227        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; SW[7]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; SW[1]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; GPIO_0[0]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; GPIO_0[19]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; GPIO_1[35]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 205        ; 4A             ; GPIO_1[3]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC29     ; 247        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; SW[8]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; SW[4]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; SW[5]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; GPIO_0[2]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; GPIO_0[24]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 199        ; 4A             ; GPIO_0[25]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ; 197        ; 4A             ; GPIO_1[33]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; GPIO_1[4]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; SW[6]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; SW[9]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 96         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; GPIO_0[13]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ; 135        ; 4A             ; GPIO_0[18]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ; 167        ; 4A             ; GPIO_0[26]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 165        ; 4A             ; GPIO_0[27]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; GPIO_1[32]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 189        ; 4A             ; GPIO_1[5]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 209        ; 4A             ; GPIO_1[6]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; SW[2]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; SW[3]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B             ; CLOCK_50                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A             ; GPIO_0[14]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; GPIO_0[32]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 159        ; 4A             ; GPIO_0[30]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ; 175        ; 4A             ; GPIO_0[28]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 173        ; 4A             ; GPIO_0[29]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; GPIO_1[31]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ; 181        ; 4A             ; GPIO_1[30]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF25     ; 206        ; 4A             ; GPIO_1[7]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 204        ; 4A             ; GPIO_1[8]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 239        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A             ; GPIO_0[12]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ; 132        ; 4A             ; GPIO_0[15]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG18     ; 150        ; 4A             ; GPIO_0[34]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; GPIO_0[33]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 143        ; 4A             ; GPIO_0[31]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ; 166        ; 4A             ; GPIO_1[29]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG23     ; 163        ; 4A             ; GPIO_1[23]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; GPIO_1[9]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 203        ; 4A             ; GPIO_1[10]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; HPS_UART_RX                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH13     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; GPIO_0[11]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 145        ; 4A             ; GPIO_0[10]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 148        ; 4A             ; GPIO_0[20]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ; 141        ; 4A             ; GPIO_0[22]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH21     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; GPIO_1[28]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 174        ; 4A             ; GPIO_1[25]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 161        ; 4A             ; GPIO_1[11]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ; 188        ; 4A             ; GPIO_1[19]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; GPIO_1[12]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; GPIO_0[9]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ17     ; 151        ; 4A             ; GPIO_0[8]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; GPIO_0[7]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ20     ; 158        ; 4A             ; GPIO_0[21]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ21     ; 156        ; 4A             ; GPIO_0[35]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ22     ; 172        ; 4A             ; GPIO_1[27]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; GPIO_1[21]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ25     ; 180        ; 4A             ; GPIO_1[20]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ26     ; 187        ; 4A             ; GPIO_1[17]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ27     ; 195        ; 4A             ; GPIO_1[13]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ28     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK12     ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B             ; HPS_UART_TX                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK14     ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; GPIO_0[4]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; GPIO_0[5]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK19     ; 153        ; 4A             ; GPIO_0[6]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; GPIO_0[23]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK22     ; 169        ; 4A             ; GPIO_1[26]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK23     ; 179        ; 4A             ; GPIO_1[24]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK24     ; 177        ; 4A             ; GPIO_1[22]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; GPIO_1[18]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK27     ; 193        ; 4A             ; GPIO_1[16]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK28     ; 198        ; 4A             ; GPIO_1[15]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK29     ; 196        ; 4A             ; GPIO_1[14]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; HPS_DDR3_ADDR[12]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; HPS_DDR3_WE_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C29      ; 367        ; 6A             ; HPS_DDR3_ADDR[13]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C30      ; 363        ; 6A             ; HPS_DDR3_ADDR[11]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_DDR3_RZQ                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; HPS_DDR3_ADDR[10]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D30      ; 359        ; 6A             ; HPS_DDR3_RAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; HPS_DDR3_CAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E28      ; 351        ; 6A             ; HPS_DDR3_ADDR[7]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E29      ; 353        ; 6A             ; HPS_DDR3_BA[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; HPS_DDR3_ADDR[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; HPS_DDR3_ADDR[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F29      ; 349        ; 6A             ; HPS_DDR3_ADDR[6]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F30      ; 347        ; 6A             ; HPS_DDR3_ADDR[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;                ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; HPS_DDR3_ADDR[9]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G27      ; 339        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; HPS_DDR3_DQ[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; HPS_DDR3_ADDR[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; HPS_DDR3_CS_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H25      ; 368        ; 6A             ; HPS_DDR3_ADDR[14]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; HPS_DDR3_ADDR[8]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H28      ; 333        ; 6A             ; HPS_DDR3_ODT                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; HPS_DDR3_DQ[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; HPS_DDR3_BA[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 352        ; 6A             ; HPS_DDR3_BA[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 344        ; 6A             ; HPS_DDR3_ADDR[4]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; HPS_DDR3_ADDR[5]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; HPS_DDR3_DQ[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J30      ; 329        ; 6A             ; HPS_DDR3_DQ[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; HPS_DDR3_DQ[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K23      ; 338        ; 6A             ; HPS_DDR3_DQ[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; HPS_DDR3_DQ[8]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 319        ; 6A             ; HPS_DDR3_DQ[11]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K28      ; 325        ; 6A             ; HPS_DDR3_DM[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K29      ; 321        ; 6A             ; HPS_DDR3_DQ[10]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; HPS_DDR3_CK_N                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ; 328        ; 6A             ; HPS_DDR3_DQ[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L25      ; 330        ; 6A             ; HPS_DDR3_DQ[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ; 320        ; 6A             ; HPS_DDR3_DQ[9]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; HPS_DDR3_DQ[14]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L29      ; 315        ; 6A             ; HPS_DDR3_CKE                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; HPS_DDR3_DQS_N[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; HPS_DDR3_CK_P                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; HPS_DDR3_DQ[12]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 312        ; 6A             ; HPS_DDR3_DQ[13]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 309        ; 6A             ; HPS_DDR3_DM[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; HPS_DDR3_DQ[15]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; HPS_DDR3_DQS_P[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; HPS_DDR3_DQS_N[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 316        ; 6A             ; HPS_DDR3_DQS_P[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; HPS_DDR3_DQ[22]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 303        ; 6B             ; HPS_DDR3_DQ[19]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N29      ; 305        ; 6B             ; HPS_DDR3_DQ[18]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; HPS_DDR3_DQ[24]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P25      ; 288        ; 6B             ; HPS_DDR3_DQ[25]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P26      ; 298        ; 6B             ; HPS_DDR3_DQ[20]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P27      ; 296        ; 6B             ; HPS_DDR3_DQ[21]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; HPS_DDR3_RESET_N                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; HPS_DDR3_DQS_N[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 300        ; 6B             ; HPS_DDR3_DQS_P[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; HPS_DDR3_DQS_N[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R22      ; 284        ; 6B             ; HPS_DDR3_DQS_P[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; HPS_DDR3_DQ[29]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 282        ; 6B             ; HPS_DDR3_DQ[28]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 293        ; 6B             ; HPS_DDR3_DM[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R29      ; 295        ; 6B             ; HPS_DDR3_DQ[23]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; HPS_DDR3_DQ[17]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; HPS_DDR3_DQ[27]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T29      ; 289        ; 6B             ; HPS_DDR3_DQ[26]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; HPS_DDR3_DQ[16]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; LEDR[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; LEDR[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; LEDR[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; HPS_DDR3_DQ[30]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; KEY[2]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; LEDR[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; LEDR[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; LEDR[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; LEDR[7]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; LEDR[8]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ; 244        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; HPS_DDR3_DQ[31]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W30      ; 277        ; 6B             ; HPS_DDR3_DM[3]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; KEY[3]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; GPIO_0[1]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ; 178        ; 4A             ; GPIO_0[3]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y19      ; 202        ; 4A             ; LEDR[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; LEDR[9]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 234        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                                                     ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+----------------------------------------------------------+
; I/O Assignment Warnings                                  ;
+-------------------+--------------------------------------+
; Pin Name          ; Reason                               ;
+-------------------+--------------------------------------+
; LEDR[0]           ; Missing drive strength and slew rate ;
; LEDR[1]           ; Missing drive strength and slew rate ;
; LEDR[2]           ; Missing drive strength and slew rate ;
; LEDR[3]           ; Missing drive strength and slew rate ;
; LEDR[4]           ; Missing drive strength and slew rate ;
; LEDR[5]           ; Missing drive strength and slew rate ;
; LEDR[6]           ; Missing drive strength and slew rate ;
; LEDR[7]           ; Missing drive strength and slew rate ;
; LEDR[8]           ; Missing drive strength and slew rate ;
; LEDR[9]           ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[1]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[2]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[3]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[4]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[5]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[6]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[7]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[8]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[9]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[10] ; Missing slew rate                    ;
; HPS_DDR3_ADDR[11] ; Missing slew rate                    ;
; HPS_DDR3_ADDR[12] ; Missing slew rate                    ;
; HPS_DDR3_ADDR[13] ; Missing slew rate                    ;
; HPS_DDR3_ADDR[14] ; Missing slew rate                    ;
; HPS_DDR3_BA[0]    ; Missing slew rate                    ;
; HPS_DDR3_BA[1]    ; Missing slew rate                    ;
; HPS_DDR3_BA[2]    ; Missing slew rate                    ;
; HPS_DDR3_CAS_N    ; Missing slew rate                    ;
; HPS_DDR3_CKE      ; Missing slew rate                    ;
; HPS_DDR3_CS_N     ; Missing slew rate                    ;
; HPS_DDR3_ODT      ; Missing slew rate                    ;
; HPS_DDR3_RAS_N    ; Missing slew rate                    ;
; HPS_DDR3_RESET_N  ; Missing slew rate                    ;
; HPS_DDR3_WE_N     ; Missing slew rate                    ;
; HPS_UART_TX       ; Missing drive strength and slew rate ;
; GPIO_0[0]         ; Missing drive strength and slew rate ;
; GPIO_0[1]         ; Missing drive strength and slew rate ;
; GPIO_0[2]         ; Missing drive strength and slew rate ;
; GPIO_0[3]         ; Missing drive strength and slew rate ;
; GPIO_0[4]         ; Missing drive strength and slew rate ;
; GPIO_0[5]         ; Missing drive strength and slew rate ;
; GPIO_0[6]         ; Missing drive strength and slew rate ;
; GPIO_0[7]         ; Missing drive strength and slew rate ;
; GPIO_0[8]         ; Missing drive strength and slew rate ;
; GPIO_0[9]         ; Missing drive strength and slew rate ;
; GPIO_0[10]        ; Missing drive strength and slew rate ;
; GPIO_0[11]        ; Missing drive strength and slew rate ;
; GPIO_0[12]        ; Missing drive strength and slew rate ;
; GPIO_0[13]        ; Missing drive strength and slew rate ;
; GPIO_0[14]        ; Missing drive strength and slew rate ;
; GPIO_0[15]        ; Missing drive strength and slew rate ;
; GPIO_0[16]        ; Missing drive strength and slew rate ;
; GPIO_0[17]        ; Missing drive strength and slew rate ;
; GPIO_0[18]        ; Missing drive strength and slew rate ;
; GPIO_0[19]        ; Missing drive strength and slew rate ;
; GPIO_0[20]        ; Missing drive strength and slew rate ;
; GPIO_0[21]        ; Missing drive strength and slew rate ;
; GPIO_0[22]        ; Missing drive strength and slew rate ;
; GPIO_0[23]        ; Missing drive strength and slew rate ;
; GPIO_0[24]        ; Missing drive strength and slew rate ;
; GPIO_0[25]        ; Missing drive strength and slew rate ;
; GPIO_0[26]        ; Missing drive strength and slew rate ;
; GPIO_0[27]        ; Missing drive strength and slew rate ;
; GPIO_0[28]        ; Missing drive strength and slew rate ;
; GPIO_0[29]        ; Missing drive strength and slew rate ;
; GPIO_0[30]        ; Missing drive strength and slew rate ;
; GPIO_0[31]        ; Missing drive strength and slew rate ;
; GPIO_0[32]        ; Missing drive strength and slew rate ;
; GPIO_0[33]        ; Missing drive strength and slew rate ;
; GPIO_0[34]        ; Missing drive strength and slew rate ;
; GPIO_0[35]        ; Missing drive strength and slew rate ;
; GPIO_1[0]         ; Missing drive strength and slew rate ;
; GPIO_1[1]         ; Missing drive strength and slew rate ;
; GPIO_1[2]         ; Missing drive strength and slew rate ;
; GPIO_1[3]         ; Missing drive strength and slew rate ;
; GPIO_1[4]         ; Missing drive strength and slew rate ;
; GPIO_1[5]         ; Missing drive strength and slew rate ;
; GPIO_1[6]         ; Missing drive strength and slew rate ;
; GPIO_1[7]         ; Missing drive strength and slew rate ;
; GPIO_1[8]         ; Missing drive strength and slew rate ;
; GPIO_1[9]         ; Missing drive strength and slew rate ;
; GPIO_1[10]        ; Missing drive strength and slew rate ;
; GPIO_1[11]        ; Missing drive strength and slew rate ;
; GPIO_1[12]        ; Missing drive strength and slew rate ;
; GPIO_1[13]        ; Missing drive strength and slew rate ;
; GPIO_1[14]        ; Missing drive strength and slew rate ;
; GPIO_1[15]        ; Missing drive strength and slew rate ;
; GPIO_1[16]        ; Missing drive strength and slew rate ;
; GPIO_1[17]        ; Missing drive strength and slew rate ;
; GPIO_1[18]        ; Missing drive strength and slew rate ;
; GPIO_1[19]        ; Missing drive strength and slew rate ;
; GPIO_1[20]        ; Missing drive strength and slew rate ;
; GPIO_1[21]        ; Missing drive strength and slew rate ;
; GPIO_1[22]        ; Missing drive strength and slew rate ;
; GPIO_1[23]        ; Missing drive strength and slew rate ;
; GPIO_1[24]        ; Missing drive strength and slew rate ;
; GPIO_1[25]        ; Missing drive strength and slew rate ;
; GPIO_1[26]        ; Missing drive strength and slew rate ;
; GPIO_1[27]        ; Missing drive strength and slew rate ;
; GPIO_1[28]        ; Missing drive strength and slew rate ;
; GPIO_1[29]        ; Missing drive strength and slew rate ;
; GPIO_1[30]        ; Missing drive strength and slew rate ;
; GPIO_1[31]        ; Missing drive strength and slew rate ;
; GPIO_1[32]        ; Missing drive strength and slew rate ;
; GPIO_1[33]        ; Missing drive strength and slew rate ;
; GPIO_1[34]        ; Missing drive strength and slew rate ;
; GPIO_1[35]        ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[1]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[2]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[3]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[4]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[5]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[6]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[7]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[8]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[9]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[10] ; Missing location assignment          ;
; HPS_DDR3_ADDR[11] ; Missing location assignment          ;
; HPS_DDR3_ADDR[12] ; Missing location assignment          ;
; HPS_DDR3_ADDR[13] ; Missing location assignment          ;
; HPS_DDR3_ADDR[14] ; Missing location assignment          ;
; HPS_DDR3_BA[0]    ; Missing location assignment          ;
; HPS_DDR3_BA[1]    ; Missing location assignment          ;
; HPS_DDR3_BA[2]    ; Missing location assignment          ;
; HPS_DDR3_CAS_N    ; Missing location assignment          ;
; HPS_DDR3_CKE      ; Missing location assignment          ;
; HPS_DDR3_CK_N     ; Missing location assignment          ;
; HPS_DDR3_CK_P     ; Missing location assignment          ;
; HPS_DDR3_CS_N     ; Missing location assignment          ;
; HPS_DDR3_DM[0]    ; Missing location assignment          ;
; HPS_DDR3_DM[1]    ; Missing location assignment          ;
; HPS_DDR3_DM[2]    ; Missing location assignment          ;
; HPS_DDR3_DM[3]    ; Missing location assignment          ;
; HPS_DDR3_ODT      ; Missing location assignment          ;
; HPS_DDR3_RAS_N    ; Missing location assignment          ;
; HPS_DDR3_RESET_N  ; Missing location assignment          ;
; HPS_DDR3_WE_N     ; Missing location assignment          ;
; HPS_UART_TX       ; Missing location assignment          ;
; HPS_DDR3_DQ[0]    ; Missing location assignment          ;
; HPS_DDR3_DQ[1]    ; Missing location assignment          ;
; HPS_DDR3_DQ[2]    ; Missing location assignment          ;
; HPS_DDR3_DQ[3]    ; Missing location assignment          ;
; HPS_DDR3_DQ[4]    ; Missing location assignment          ;
; HPS_DDR3_DQ[5]    ; Missing location assignment          ;
; HPS_DDR3_DQ[6]    ; Missing location assignment          ;
; HPS_DDR3_DQ[7]    ; Missing location assignment          ;
; HPS_DDR3_DQ[8]    ; Missing location assignment          ;
; HPS_DDR3_DQ[9]    ; Missing location assignment          ;
; HPS_DDR3_DQ[10]   ; Missing location assignment          ;
; HPS_DDR3_DQ[11]   ; Missing location assignment          ;
; HPS_DDR3_DQ[12]   ; Missing location assignment          ;
; HPS_DDR3_DQ[13]   ; Missing location assignment          ;
; HPS_DDR3_DQ[14]   ; Missing location assignment          ;
; HPS_DDR3_DQ[15]   ; Missing location assignment          ;
; HPS_DDR3_DQ[16]   ; Missing location assignment          ;
; HPS_DDR3_DQ[17]   ; Missing location assignment          ;
; HPS_DDR3_DQ[18]   ; Missing location assignment          ;
; HPS_DDR3_DQ[19]   ; Missing location assignment          ;
; HPS_DDR3_DQ[20]   ; Missing location assignment          ;
; HPS_DDR3_DQ[21]   ; Missing location assignment          ;
; HPS_DDR3_DQ[22]   ; Missing location assignment          ;
; HPS_DDR3_DQ[23]   ; Missing location assignment          ;
; HPS_DDR3_DQ[24]   ; Missing location assignment          ;
; HPS_DDR3_DQ[25]   ; Missing location assignment          ;
; HPS_DDR3_DQ[26]   ; Missing location assignment          ;
; HPS_DDR3_DQ[27]   ; Missing location assignment          ;
; HPS_DDR3_DQ[28]   ; Missing location assignment          ;
; HPS_DDR3_DQ[29]   ; Missing location assignment          ;
; HPS_DDR3_DQ[30]   ; Missing location assignment          ;
; HPS_DDR3_DQ[31]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[0] ; Missing location assignment          ;
; HPS_DDR3_DQS_N[1] ; Missing location assignment          ;
; HPS_DDR3_DQS_N[2] ; Missing location assignment          ;
; HPS_DDR3_DQS_N[3] ; Missing location assignment          ;
; HPS_DDR3_DQS_P[0] ; Missing location assignment          ;
; HPS_DDR3_DQS_P[1] ; Missing location assignment          ;
; HPS_DDR3_DQS_P[2] ; Missing location assignment          ;
; HPS_DDR3_DQS_P[3] ; Missing location assignment          ;
; HPS_DDR3_RZQ      ; Missing location assignment          ;
; HPS_UART_RX       ; Missing location assignment          ;
+-------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                            ; Entity Name                                       ; Library Name   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------+
; |PLASMA_DE1_SOC                                                                                                                         ; 4350.0 (0.8)         ; 5215.0 (1.0)                     ; 978.5 (0.2)                                       ; 113.5 (0.0)                      ; 0.0 (0.0)            ; 6651 (2)            ; 5087 (0)                  ; 226 (226)     ; 65536             ; 8     ; 28         ; 171  ; 0            ; |PLASMA_DE1_SOC                                                                                                                                                                                                                                                                                                                                                                                ; PLASMA_DE1_SOC                                    ; zz_systems     ;
;    |plasma_de1_soc:plasma_de1_soc|                                                                                                      ; 4226.9 (0.0)         ; 5073.0 (0.0)                     ; 957.8 (0.0)                                       ; 111.7 (0.0)                      ; 0.0 (0.0)            ; 6513 (0)            ; 4928 (0)                  ; 0 (0)         ; 65536             ; 8     ; 28         ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc                                                                                                                                                                                                                                                                                                                                                  ; plasma_de1_soc                                    ; plasma_de1_soc ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0.3 (0.0)            ; 1.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                           ; altera_reset_controller                           ; plasma_de1_soc ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                ; altera_reset_synchronizer                         ; plasma_de1_soc ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0.7 (0.0)            ; 1.7 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                       ; altera_reset_controller                           ; plasma_de1_soc ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.7 (0.7)            ; 1.7 (1.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                            ; altera_reset_synchronizer                         ; plasma_de1_soc ;
;       |plasma_de1_soc_hps_0:hps_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0                                                                                                                                                                                                                                                                                                                       ; plasma_de1_soc_hps_0                              ; plasma_de1_soc ;
;          |plasma_de1_soc_hps_0_fpga_interfaces:fpga_interfaces|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                  ; plasma_de1_soc_hps_0_fpga_interfaces              ; plasma_de1_soc ;
;          |plasma_de1_soc_hps_0_hps_io:hps_io|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                    ; plasma_de1_soc_hps_0_hps_io                       ; plasma_de1_soc ;
;             |plasma_de1_soc_hps_0_hps_io_border:border|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; plasma_de1_soc_hps_0_hps_io_border                ; plasma_de1_soc ;
;                |hps_sdram:hps_sdram_inst|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; plasma_de1_soc ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; plasma_de1_soc ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; plasma_de1_soc ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; plasma_de1_soc ;
;                   |hps_sdram_p0:p0|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; plasma_de1_soc ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; plasma_de1_soc ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; plasma_de1_soc ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; plasma_de1_soc ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work           ;
;                                  |ddio_out_uqe:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work           ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; plasma_de1_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; plasma_de1_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; plasma_de1_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; plasma_de1_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; plasma_de1_soc ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; plasma_de1_soc ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; plasma_de1_soc ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; plasma_de1_soc ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; plasma_de1_soc ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; plasma_de1_soc ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; plasma_de1_soc ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; plasma_de1_soc ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; plasma_de1_soc ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; plasma_de1_soc ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; plasma_de1_soc ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; plasma_de1_soc ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; plasma_de1_soc ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; plasma_de1_soc ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; plasma_de1_soc ;
;                   |hps_sdram_pll:pll|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; plasma_de1_soc ;
;       |plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|                                                                              ; 343.0 (0.0)          ; 371.7 (0.0)                      ; 29.7 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 649 (0)             ; 403 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                               ; plasma_de1_soc_mm_interconnect_0                  ; plasma_de1_soc ;
;          |altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rdata_fifo|                                                           ; 39.0 (39.0)          ; 39.0 (39.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (70)             ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; plasma_de1_soc ;
;          |altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|                                                             ; 27.2 (27.2)          ; 34.4 (34.4)                      ; 7.4 (7.4)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 41 (41)             ; 76 (76)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; plasma_de1_soc ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|                                                                       ; 31.0 (19.7)          ; 32.3 (20.3)                      ; 1.3 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (36)             ; 12 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                                                                                                                        ; altera_merlin_axi_master_ni                       ; plasma_de1_soc ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 11.3 (11.3)          ; 12.0 (12.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                  ; altera_merlin_address_alignment                   ; plasma_de1_soc ;
;          |altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|                                                        ; 45.3 (0.0)           ; 47.3 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                       ; plasma_de1_soc ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 45.3 (44.0)          ; 47.3 (46.2)                      ; 2.0 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (64)             ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                         ; altera_merlin_burst_adapter_13_1                  ; plasma_de1_soc ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                   ; altera_merlin_address_alignment                   ; plasma_de1_soc ;
;          |altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|                                                                  ; 25.0 (2.8)           ; 25.1 (2.9)                       ; 0.2 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (6)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; plasma_de1_soc ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 22.1 (22.1)          ; 22.2 (22.2)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (49)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; plasma_de1_soc ;
;          |altera_merlin_slave_translator:plasma_soc_0_avalon_slave_0_translator|                                                        ; -2.8 (-2.8)          ; 13.2 (13.2)                      ; 16.0 (16.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:plasma_soc_0_avalon_slave_0_translator                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; plasma_de1_soc ;
;          |altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_cmd_width_adapter|                                                    ; 29.5 (29.5)          ; 29.6 (29.6)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (55)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_cmd_width_adapter                                                                                                                                                                                                                     ; altera_merlin_width_adapter                       ; plasma_de1_soc ;
;          |altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|                                                    ; 117.5 (117.5)        ; 118.3 (118.3)                    ; 1.6 (1.6)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 237 (237)           ; 97 (97)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter                                                                                                                                                                                                                     ; altera_merlin_width_adapter                       ; plasma_de1_soc ;
;          |plasma_de1_soc_mm_interconnect_0_cmd_mux:cmd_mux|                                                                             ; 29.0 (27.3)          ; 31.6 (29.6)                      ; 2.6 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (59)             ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                              ; plasma_de1_soc_mm_interconnect_0_cmd_mux          ; plasma_de1_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                          ; plasma_de1_soc ;
;          |plasma_de1_soc_mm_interconnect_0_rsp_demux:rsp_demux|                                                                         ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                          ; plasma_de1_soc_mm_interconnect_0_rsp_demux        ; plasma_de1_soc ;
;       |plasma_soc_top:plasma_soc_0|                                                                                                     ; 3882.9 (2.5)         ; 4698.2 (2.5)                     ; 926.0 (0.0)                                       ; 110.7 (0.0)                      ; 0.0 (0.0)            ; 5862 (10)           ; 4519 (0)                  ; 0 (0)         ; 65536             ; 8     ; 28         ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0                                                                                                                                                                                                                                                                                                                      ; plasma_soc_top                                    ; plasma_de1_soc ;
;          |plasma_soc:u_soc|                                                                                                             ; 3880.4 (0.0)         ; 4695.7 (0.0)                     ; 926.0 (0.0)                                       ; 110.7 (0.0)                      ; 0.0 (0.0)            ; 5852 (0)            ; 4519 (0)                  ; 0 (0)         ; 65536             ; 8     ; 28         ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc                                                                                                                                                                                                                                                                                                     ; plasma_soc                                        ; zz_systems     ;
;             |avalon_slave2wb_master:u_avalon_slave2wb_master|                                                                           ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|avalon_slave2wb_master:u_avalon_slave2wb_master                                                                                                                                                                                                                                                     ; avalon_slave2wb_master                            ; zz_systems     ;
;             |master_cpu:u_cpu|                                                                                                          ; 1655.2 (2.7)         ; 1945.2 (3.2)                     ; 315.1 (0.5)                                       ; 25.0 (0.0)                       ; 0.0 (0.0)            ; 2041 (3)            ; 1444 (8)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu                                                                                                                                                                                                                                                                                    ; master_cpu                                        ; zz_systems     ;
;                |mlite_cpu:u1_cpu|                                                                                                       ; 1652.5 (146.4)       ; 1942.1 (163.8)                   ; 314.6 (18.5)                                      ; 25.0 (1.1)                       ; 0.0 (0.0)            ; 2038 (195)          ; 1436 (7)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu                                                                                                                                                                                                                                                                   ; mlite_cpu                                         ; plasma_lib     ;
;                   |alu:u6_alu|                                                                                                          ; 56.6 (56.6)          ; 58.7 (58.7)                      ; 2.6 (2.6)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 82 (82)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|alu:u6_alu                                                                                                                                                                                                                                                        ; alu                                               ; plasma_lib     ;
;                   |bus_mux:u5_bus_mux|                                                                                                  ; 167.0 (167.0)        ; 182.1 (182.1)                    ; 18.1 (18.1)                                       ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 247 (247)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|bus_mux:u5_bus_mux                                                                                                                                                                                                                                                ; bus_mux                                           ; plasma_lib     ;
;                   |control:u3_control|                                                                                                  ; 56.0 (56.0)          ; 57.2 (57.2)                      ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 90 (90)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|control:u3_control                                                                                                                                                                                                                                                ; control                                           ; plasma_lib     ;
;                   |mem_ctrl:u2_mem_ctrl|                                                                                                ; 76.0 (76.0)          ; 96.9 (96.9)                      ; 20.9 (20.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 121 (121)           ; 84 (84)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl                                                                                                                                                                                                                                              ; mem_ctrl                                          ; plasma_lib     ;
;                   |mult:u8_mult|                                                                                                        ; 306.5 (306.5)        ; 314.5 (314.5)                    ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 430 (430)           ; 177 (177)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult                                                                                                                                                                                                                                                      ; mult                                              ; plasma_lib     ;
;                   |pc_next:u1_pc_next|                                                                                                  ; 54.9 (54.9)          ; 56.4 (56.4)                      ; 1.9 (1.9)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 73 (73)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next                                                                                                                                                                                                                                                ; pc_next                                           ; plasma_lib     ;
;                   |reg_bank:u4_reg_bank|                                                                                                ; 663.5 (663.5)        ; 887.6 (887.6)                    ; 243.4 (243.4)                                     ; 19.4 (19.4)                      ; 0.0 (0.0)            ; 663 (663)           ; 1129 (1129)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank                                                                                                                                                                                                                                              ; reg_bank                                          ; plasma_lib     ;
;                   |shifter:u7_shifter|                                                                                                  ; 125.5 (125.5)        ; 124.8 (124.8)                    ; 0.0 (0.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 137 (137)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|shifter:u7_shifter                                                                                                                                                                                                                                                ; shifter                                           ; plasma_lib     ;
;             |shared_bus:system_bus|                                                                                                     ; 196.2 (196.2)        ; 216.2 (216.2)                    ; 25.2 (25.2)                                       ; 5.2 (5.2)                        ; 0.0 (0.0)            ; 341 (341)           ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|shared_bus:system_bus                                                                                                                                                                                                                                                                               ; shared_bus                                        ; zz_systems     ;
;             |slave_counter:\gen_counter:0:u_counter|                                                                                    ; 203.7 (23.0)         ; 242.8 (61.5)                     ; 39.2 (38.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 400 (39)            ; 166 (98)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter                                                                                                                                                                                                                                                              ; slave_counter                                     ; zz_systems     ;
;                |counter:counter|                                                                                                        ; 180.7 (180.7)        ; 181.3 (181.3)                    ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 361 (361)           ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter                                                                                                                                                                                                                                              ; counter                                           ; zz_systems     ;
;             |slave_counter:\gen_counter:1:u_counter|                                                                                    ; 206.8 (26.5)         ; 240.5 (59.9)                     ; 40.3 (39.7)                                       ; 6.7 (6.4)                        ; 0.0 (0.0)            ; 400 (39)            ; 168 (101)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter                                                                                                                                                                                                                                                              ; slave_counter                                     ; zz_systems     ;
;                |counter:counter|                                                                                                        ; 180.3 (180.3)        ; 180.6 (180.6)                    ; 0.6 (0.6)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 361 (361)           ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter                                                                                                                                                                                                                                              ; counter                                           ; zz_systems     ;
;             |slave_counter:\gen_counter:2:u_counter|                                                                                    ; 213.5 (31.5)         ; 245.9 (62.7)                     ; 41.7 (40.5)                                       ; 9.3 (9.3)                        ; 0.0 (0.0)            ; 400 (39)            ; 165 (98)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter                                                                                                                                                                                                                                                              ; slave_counter                                     ; zz_systems     ;
;                |counter:counter|                                                                                                        ; 181.9 (181.9)        ; 183.2 (183.2)                    ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 361 (361)           ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter                                                                                                                                                                                                                                              ; counter                                           ; zz_systems     ;
;             |slave_counter:\gen_counter:3:u_counter|                                                                                    ; 210.9 (29.4)         ; 247.2 (64.2)                     ; 43.5 (42.1)                                       ; 7.3 (7.3)                        ; 0.0 (0.0)            ; 400 (39)            ; 169 (99)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter                                                                                                                                                                                                                                                              ; slave_counter                                     ; zz_systems     ;
;                |counter:counter|                                                                                                        ; 181.6 (181.6)        ; 183.0 (183.0)                    ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 361 (361)           ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter                                                                                                                                                                                                                                              ; counter                                           ; zz_systems     ;
;             |slave_gpio:\gen_gpio:0:u_gpio|                                                                                             ; 24.4 (21.6)          ; 59.5 (56.7)                      ; 35.5 (35.6)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 40 (39)             ; 118 (108)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:0:u_gpio                                                                                                                                                                                                                                                                       ; slave_gpio                                        ; zz_systems     ;
;                |gpio:gpio|                                                                                                              ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:0:u_gpio|gpio:gpio                                                                                                                                                                                                                                                             ; gpio                                              ; zz_systems     ;
;             |slave_gpio:\gen_gpio:1:u_gpio|                                                                                             ; 20.1 (20.1)          ; 44.6 (44.6)                      ; 24.6 (24.6)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 37 (37)             ; 98 (98)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:1:u_gpio                                                                                                                                                                                                                                                                       ; slave_gpio                                        ; zz_systems     ;
;             |slave_gpio:\gen_gpio:2:u_gpio|                                                                                             ; 18.7 (18.7)          ; 48.7 (48.7)                      ; 30.0 (30.0)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 37 (37)             ; 98 (98)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:2:u_gpio                                                                                                                                                                                                                                                                       ; slave_gpio                                        ; zz_systems     ;
;             |slave_gpio:\gen_gpio:3:u_gpio|                                                                                             ; 26.2 (26.2)          ; 45.7 (45.7)                      ; 19.5 (19.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 98 (98)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:3:u_gpio                                                                                                                                                                                                                                                                       ; slave_gpio                                        ; zz_systems     ;
;             |slave_irc:u_irc|                                                                                                           ; 117.1 (68.6)         ; 184.9 (126.3)                    ; 69.3 (58.5)                                       ; 1.5 (0.9)                        ; 0.0 (0.0)            ; 134 (84)            ; 280 (199)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc                                                                                                                                                                                                                                                                                     ; slave_irc                                         ; zz_systems     ;
;                |ir_control:irc|                                                                                                         ; 48.5 (5.5)           ; 58.7 (5.8)                       ; 10.8 (0.3)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 50 (7)              ; 81 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc                                                                                                                                                                                                                                                                      ; ir_control                                        ; zz_systems     ;
;                   |ir_channel:\ir_channels:0:channel|                                                                                   ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:0:channel                                                                                                                                                                                                                                    ; ir_channel                                        ; zz_systems     ;
;                   |ir_channel:\ir_channels:10:channel|                                                                                  ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:10:channel                                                                                                                                                                                                                                   ; ir_channel                                        ; zz_systems     ;
;                   |ir_channel:\ir_channels:11:channel|                                                                                  ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:11:channel                                                                                                                                                                                                                                   ; ir_channel                                        ; zz_systems     ;
;                   |ir_channel:\ir_channels:12:channel|                                                                                  ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:12:channel                                                                                                                                                                                                                                   ; ir_channel                                        ; zz_systems     ;
;                   |ir_channel:\ir_channels:13:channel|                                                                                  ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:13:channel                                                                                                                                                                                                                                   ; ir_channel                                        ; zz_systems     ;
;                   |ir_channel:\ir_channels:14:channel|                                                                                  ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:14:channel                                                                                                                                                                                                                                   ; ir_channel                                        ; zz_systems     ;
;                   |ir_channel:\ir_channels:15:channel|                                                                                  ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:15:channel                                                                                                                                                                                                                                   ; ir_channel                                        ; zz_systems     ;
;                   |ir_channel:\ir_channels:16:channel|                                                                                  ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:16:channel                                                                                                                                                                                                                                   ; ir_channel                                        ; zz_systems     ;
;                   |ir_channel:\ir_channels:17:channel|                                                                                  ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:17:channel                                                                                                                                                                                                                                   ; ir_channel                                        ; zz_systems     ;
;                   |ir_channel:\ir_channels:18:channel|                                                                                  ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:18:channel                                                                                                                                                                                                                                   ; ir_channel                                        ; zz_systems     ;
;                   |ir_channel:\ir_channels:19:channel|                                                                                  ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:19:channel                                                                                                                                                                                                                                   ; ir_channel                                        ; zz_systems     ;
;                   |ir_channel:\ir_channels:1:channel|                                                                                   ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:1:channel                                                                                                                                                                                                                                    ; ir_channel                                        ; zz_systems     ;
;                   |ir_channel:\ir_channels:20:channel|                                                                                  ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:20:channel                                                                                                                                                                                                                                   ; ir_channel                                        ; zz_systems     ;
;                   |ir_channel:\ir_channels:21:channel|                                                                                  ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:21:channel                                                                                                                                                                                                                                   ; ir_channel                                        ; zz_systems     ;
;                   |ir_channel:\ir_channels:22:channel|                                                                                  ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:22:channel                                                                                                                                                                                                                                   ; ir_channel                                        ; zz_systems     ;
;                   |ir_channel:\ir_channels:23:channel|                                                                                  ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:23:channel                                                                                                                                                                                                                                   ; ir_channel                                        ; zz_systems     ;
;                   |ir_channel:\ir_channels:24:channel|                                                                                  ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:24:channel                                                                                                                                                                                                                                   ; ir_channel                                        ; zz_systems     ;
;                   |ir_channel:\ir_channels:25:channel|                                                                                  ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:25:channel                                                                                                                                                                                                                                   ; ir_channel                                        ; zz_systems     ;
;                   |ir_channel:\ir_channels:26:channel|                                                                                  ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:26:channel                                                                                                                                                                                                                                   ; ir_channel                                        ; zz_systems     ;
;                   |ir_channel:\ir_channels:27:channel|                                                                                  ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:27:channel                                                                                                                                                                                                                                   ; ir_channel                                        ; zz_systems     ;
;                   |ir_channel:\ir_channels:28:channel|                                                                                  ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:28:channel                                                                                                                                                                                                                                   ; ir_channel                                        ; zz_systems     ;
;                   |ir_channel:\ir_channels:29:channel|                                                                                  ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:29:channel                                                                                                                                                                                                                                   ; ir_channel                                        ; zz_systems     ;
;                   |ir_channel:\ir_channels:2:channel|                                                                                   ; 1.9 (1.9)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:2:channel                                                                                                                                                                                                                                    ; ir_channel                                        ; zz_systems     ;
;                   |ir_channel:\ir_channels:30:channel|                                                                                  ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:30:channel                                                                                                                                                                                                                                   ; ir_channel                                        ; zz_systems     ;
;                   |ir_channel:\ir_channels:31:channel|                                                                                  ; 1.9 (1.9)            ; 2.0 (2.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:31:channel                                                                                                                                                                                                                                   ; ir_channel                                        ; zz_systems     ;
;                   |ir_channel:\ir_channels:3:channel|                                                                                   ; 1.9 (1.9)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:3:channel                                                                                                                                                                                                                                    ; ir_channel                                        ; zz_systems     ;
;                   |ir_channel:\ir_channels:4:channel|                                                                                   ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:4:channel                                                                                                                                                                                                                                    ; ir_channel                                        ; zz_systems     ;
;                   |ir_channel:\ir_channels:5:channel|                                                                                   ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:5:channel                                                                                                                                                                                                                                    ; ir_channel                                        ; zz_systems     ;
;                   |ir_channel:\ir_channels:6:channel|                                                                                   ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:6:channel                                                                                                                                                                                                                                    ; ir_channel                                        ; zz_systems     ;
;                   |ir_channel:\ir_channels:7:channel|                                                                                   ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:7:channel                                                                                                                                                                                                                                    ; ir_channel                                        ; zz_systems     ;
;                   |ir_channel:\ir_channels:8:channel|                                                                                   ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:8:channel                                                                                                                                                                                                                                    ; ir_channel                                        ; zz_systems     ;
;                   |ir_channel:\ir_channels:9:channel|                                                                                   ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:9:channel                                                                                                                                                                                                                                    ; ir_channel                                        ; zz_systems     ;
;             |slave_memory:u_ram|                                                                                                        ; 115.5 (0.3)          ; 133.3 (0.3)                      ; 19.0 (0.0)                                        ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 172 (0)             ; 169 (1)                   ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram                                                                                                                                                                                                                                                                                  ; slave_memory                                      ; zz_systems     ;
;                |ram:ram|                                                                                                                ; 115.3 (0.0)          ; 133.0 (0.0)                      ; 19.0 (0.0)                                        ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 172 (0)             ; 168 (0)                   ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram                                                                                                                                                                                                                                                                          ; ram                                               ; plasma_lib     ;
;                   |lpm_ram_dq:\altera_ram:lpm_ram_io_component0|                                                                        ; 27.8 (0.0)           ; 32.0 (0.0)                       ; 4.5 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 42 (0)                    ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0                                                                                                                                                                                                                             ; lpm_ram_dq                                        ; work           ;
;                      |lpm_ram_dq_qtg1:ag|                                                                                               ; 27.8 (0.0)           ; 32.0 (0.0)                       ; 4.5 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 42 (0)                    ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag                                                                                                                                                                                                          ; lpm_ram_dq_qtg1                                   ; work           ;
;                         |altsyncram_rsf1:altsyncram1|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|altsyncram_rsf1:altsyncram1                                                                                                                                                                              ; altsyncram_rsf1                                   ; work           ;
;                         |sld_mod_ram_rom:mgl_prim2|                                                                                     ; 27.8 (19.1)          ; 32.0 (23.3)                      ; 4.5 (4.5)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 43 (26)             ; 42 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                ; sld_mod_ram_rom                                   ; work           ;
;                            |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                         ; 8.7 (8.7)            ; 8.7 (8.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                             ; sld_rom_sr                                        ; work           ;
;                   |lpm_ram_dq:\altera_ram:lpm_ram_io_component1|                                                                        ; 28.5 (0.0)           ; 33.0 (0.0)                       ; 4.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 43 (0)                    ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1                                                                                                                                                                                                                             ; lpm_ram_dq                                        ; work           ;
;                      |lpm_ram_dq_stg1:ag|                                                                                               ; 28.5 (0.0)           ; 33.0 (0.0)                       ; 4.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 43 (0)                    ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag                                                                                                                                                                                                          ; lpm_ram_dq_stg1                                   ; work           ;
;                         |altsyncram_ssf1:altsyncram1|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|altsyncram_ssf1:altsyncram1                                                                                                                                                                              ; altsyncram_ssf1                                   ; work           ;
;                         |sld_mod_ram_rom:mgl_prim2|                                                                                     ; 28.5 (18.8)          ; 33.0 (23.0)                      ; 4.5 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (26)             ; 43 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                ; sld_mod_ram_rom                                   ; work           ;
;                            |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                         ; 9.7 (9.7)            ; 10.0 (10.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                             ; sld_rom_sr                                        ; work           ;
;                   |lpm_ram_dq:\altera_ram:lpm_ram_io_component2|                                                                        ; 30.0 (0.0)           ; 34.0 (0.0)                       ; 4.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 42 (0)                    ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2                                                                                                                                                                                                                             ; lpm_ram_dq                                        ; work           ;
;                      |lpm_ram_dq_utg1:ag|                                                                                               ; 30.0 (0.0)           ; 34.0 (0.0)                       ; 4.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 42 (0)                    ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag                                                                                                                                                                                                          ; lpm_ram_dq_utg1                                   ; work           ;
;                         |altsyncram_tsf1:altsyncram1|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag|altsyncram_tsf1:altsyncram1                                                                                                                                                                              ; altsyncram_tsf1                                   ; work           ;
;                         |sld_mod_ram_rom:mgl_prim2|                                                                                     ; 30.0 (19.3)          ; 34.0 (23.3)                      ; 4.5 (4.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 43 (26)             ; 42 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                ; sld_mod_ram_rom                                   ; work           ;
;                            |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                         ; 10.7 (10.7)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                             ; sld_rom_sr                                        ; work           ;
;                   |lpm_ram_dq:\altera_ram:lpm_ram_io_component3|                                                                        ; 29.0 (0.0)           ; 34.0 (0.0)                       ; 5.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 41 (0)                    ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3                                                                                                                                                                                                                             ; lpm_ram_dq                                        ; work           ;
;                      |lpm_ram_dq_0ug1:ag|                                                                                               ; 29.0 (0.0)           ; 34.0 (0.0)                       ; 5.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 41 (0)                    ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_0ug1:ag                                                                                                                                                                                                          ; lpm_ram_dq_0ug1                                   ; work           ;
;                         |altsyncram_usf1:altsyncram1|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_0ug1:ag|altsyncram_usf1:altsyncram1                                                                                                                                                                              ; altsyncram_usf1                                   ; work           ;
;                         |sld_mod_ram_rom:mgl_prim2|                                                                                     ; 29.0 (19.3)          ; 34.0 (24.3)                      ; 5.5 (5.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 43 (26)             ; 41 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_0ug1:ag|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                ; sld_mod_ram_rom                                   ; work           ;
;                            |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                         ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_0ug1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                             ; sld_rom_sr                                        ; work           ;
;             |slave_spic:u_spic|                                                                                                         ; 47.7 (19.8)          ; 66.7 (35.2)                      ; 19.0 (15.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (16)             ; 122 (66)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic                                                                                                                                                                                                                                                                                   ; slave_spic                                        ; zz_systems     ;
;                |spi_control:spi|                                                                                                        ; 27.8 (3.2)           ; 31.5 (5.8)                       ; 3.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (7)              ; 56 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi                                                                                                                                                                                                                                                                   ; spi_control                                       ; zz_systems     ;
;                   |counter:spi_bit_cnt|                                                                                                 ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_bit_cnt                                                                                                                                                                                                                                               ; counter                                           ; zz_systems     ;
;                   |counter:spi_clk_cnt|                                                                                                 ; 21.7 (21.7)          ; 22.7 (22.7)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt                                                                                                                                                                                                                                               ; counter                                           ; zz_systems     ;
;             |slave_timer:\gen_timer:0:u_timer|                                                                                          ; 190.0 (27.3)         ; 218.8 (57.7)                     ; 41.0 (32.8)                                       ; 12.2 (2.5)                       ; 0.0 (0.0)            ; 310 (39)            ; 310 (102)                 ; 0 (0)         ; 0                 ; 0     ; 7          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer                                                                                                                                                                                                                                                                    ; slave_timer                                       ; zz_systems     ;
;                |timer:timer|                                                                                                            ; 162.7 (68.7)         ; 161.2 (66.5)                     ; 8.2 (4.0)                                         ; 9.7 (6.2)                        ; 0.0 (0.0)            ; 271 (92)            ; 208 (64)                  ; 0 (0)         ; 0                 ; 0     ; 7          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer                                                                                                                                                                                                                                                        ; timer                                             ; zz_systems     ;
;                   |counter:counter|                                                                                                     ; 93.9 (93.9)          ; 94.7 (94.7)                      ; 4.2 (4.2)                                         ; 3.4 (3.4)                        ; 0.0 (0.0)            ; 179 (179)           ; 144 (144)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter                                                                                                                                                                                                                                        ; counter                                           ; zz_systems     ;
;             |slave_timer:\gen_timer:1:u_timer|                                                                                          ; 187.3 (26.4)         ; 219.5 (58.7)                     ; 43.3 (35.0)                                       ; 11.2 (2.8)                       ; 0.0 (0.0)            ; 311 (40)            ; 302 (107)                 ; 0 (0)         ; 0                 ; 0     ; 7          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer                                                                                                                                                                                                                                                                    ; slave_timer                                       ; zz_systems     ;
;                |timer:timer|                                                                                                            ; 160.9 (66.6)         ; 160.8 (66.0)                     ; 8.3 (3.8)                                         ; 8.4 (4.5)                        ; 0.0 (0.0)            ; 271 (92)            ; 195 (61)                  ; 0 (0)         ; 0                 ; 0     ; 7          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer                                                                                                                                                                                                                                                        ; timer                                             ; zz_systems     ;
;                   |counter:counter|                                                                                                     ; 94.3 (94.3)          ; 94.8 (94.8)                      ; 4.5 (4.5)                                         ; 3.9 (3.9)                        ; 0.0 (0.0)            ; 179 (179)           ; 134 (134)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter                                                                                                                                                                                                                                        ; counter                                           ; zz_systems     ;
;             |slave_timer:\gen_timer:2:u_timer|                                                                                          ; 194.9 (29.3)         ; 225.0 (62.8)                     ; 46.3 (38.8)                                       ; 16.3 (5.3)                       ; 0.0 (0.0)            ; 310 (39)            ; 298 (100)                 ; 0 (0)         ; 0                 ; 0     ; 7          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer                                                                                                                                                                                                                                                                    ; slave_timer                                       ; zz_systems     ;
;                |timer:timer|                                                                                                            ; 165.6 (68.2)         ; 162.2 (66.0)                     ; 7.5 (4.3)                                         ; 11.0 (6.6)                       ; 0.0 (0.0)            ; 271 (92)            ; 198 (62)                  ; 0 (0)         ; 0                 ; 0     ; 7          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer                                                                                                                                                                                                                                                        ; timer                                             ; zz_systems     ;
;                   |counter:counter|                                                                                                     ; 97.4 (97.4)          ; 96.2 (96.2)                      ; 3.2 (3.2)                                         ; 4.4 (4.4)                        ; 0.0 (0.0)            ; 179 (179)           ; 136 (136)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter                                                                                                                                                                                                                                        ; counter                                           ; zz_systems     ;
;             |slave_timer:\gen_timer:3:u_timer|                                                                                          ; 192.6 (26.1)         ; 225.3 (62.3)                     ; 47.0 (39.0)                                       ; 14.2 (2.8)                       ; 0.0 (0.0)            ; 310 (39)            ; 308 (103)                 ; 0 (0)         ; 0                 ; 0     ; 7          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer                                                                                                                                                                                                                                                                    ; slave_timer                                       ; zz_systems     ;
;                |timer:timer|                                                                                                            ; 166.4 (66.7)         ; 163.0 (66.5)                     ; 8.0 (4.5)                                         ; 11.4 (4.7)                       ; 0.0 (0.0)            ; 271 (92)            ; 205 (62)                  ; 0 (0)         ; 0                 ; 0     ; 7          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer                                                                                                                                                                                                                                                        ; timer                                             ; zz_systems     ;
;                   |counter:counter|                                                                                                     ; 99.7 (99.7)          ; 96.5 (96.5)                      ; 3.5 (3.5)                                         ; 6.7 (6.7)                        ; 0.0 (0.0)            ; 179 (179)           ; 143 (143)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter                                                                                                                                                                                                                                        ; counter                                           ; zz_systems     ;
;             |slave_uart:u_uart|                                                                                                         ; 57.5 (16.6)          ; 83.7 (32.8)                      ; 26.2 (16.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 98 (16)             ; 144 (76)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart                                                                                                                                                                                                                                                                                   ; slave_uart                                        ; zz_systems     ;
;                |uart:uart|                                                                                                              ; 40.9 (40.9)          ; 50.8 (50.8)                      ; 9.9 (9.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (82)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart                                                                                                                                                                                                                                                                         ; uart                                              ; plasma_lib     ;
;    |sld_hub:auto_hub|                                                                                                                   ; 122.3 (0.5)          ; 141.0 (0.5)                      ; 20.5 (0.0)                                        ; 1.8 (0.0)                        ; 0.0 (0.0)            ; 136 (1)             ; 159 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                               ; sld_hub                                           ; altera_sld     ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 121.8 (0.0)          ; 140.5 (0.0)                      ; 20.5 (0.0)                                        ; 1.8 (0.0)                        ; 0.0 (0.0)            ; 135 (0)             ; 159 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                               ; alt_sld_fab_with_jtag_input                       ; altera_sld     ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 121.8 (0.0)          ; 140.5 (0.0)                      ; 20.5 (0.0)                                        ; 1.8 (0.0)                        ; 0.0 (0.0)            ; 135 (0)             ; 159 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                            ; alt_sld_fab                                       ; alt_sld_fab    ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 121.8 (2.2)          ; 140.5 (4.0)                      ; 20.5 (2.2)                                        ; 1.8 (0.3)                        ; 0.0 (0.0)            ; 135 (1)             ; 159 (8)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                        ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab    ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 119.6 (0.0)          ; 136.5 (0.0)                      ; 18.3 (0.0)                                        ; 1.4 (0.0)                        ; 0.0 (0.0)            ; 134 (0)             ; 151 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                            ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab    ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 119.6 (94.7)         ; 136.5 (106.7)                    ; 18.3 (13.0)                                       ; 1.4 (1.0)                        ; 0.0 (0.0)            ; 134 (93)            ; 151 (121)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                               ; sld_jtag_hub                                      ; work           ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14.5 (14.5)          ; 16.8 (16.8)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                       ; sld_rom_sr                                        ; work           ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.4 (10.4)          ; 13.0 (13.0)                      ; 3.0 (3.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                     ; sld_shadow_jsm                                    ; altera_sld     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                  ;
+-------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+
; Name              ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4   ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+-------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+
; KEY[0]            ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]            ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[2]            ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[3]            ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; LEDR[0]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[0]             ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]             ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]             ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]             ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[4]             ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[5]             ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[6]             ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[7]             ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[8]             ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[9]             ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[0]  ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]  ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]  ; Output   ; --   ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]  ; Output   ; --   ; --   ; --   ; --   ; (6)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]  ; Output   ; --   ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]  ; Output   ; --   ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]  ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]  ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]  ; Output   ; --   ; --   ; --   ; --   ; (8)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]  ; Output   ; --   ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10] ; Output   ; --   ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11] ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12] ; Output   ; --   ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13] ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14] ; Output   ; --   ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]    ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]    ; Output   ; --   ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]    ; Output   ; --   ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N    ; Output   ; --   ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE      ; Output   ; --   ; --   ; --   ; --   ; (6)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N     ; Output   ; --   ; --   ; --   ; --   ; (2)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P     ; Output   ; --   ; --   ; --   ; --   ; (2)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N     ; Output   ; --   ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]    ; Output   ; --   ; --   ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[1]    ; Output   ; --   ; --   ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[2]    ; Output   ; --   ; --   ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[3]    ; Output   ; --   ; --   ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_ODT      ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N    ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N     ; Output   ; --   ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_UART_TX       ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[0]         ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[1]         ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[2]         ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[3]         ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[4]         ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[5]         ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[6]         ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[7]         ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[8]         ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[9]         ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[10]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[11]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[12]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[13]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[14]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[15]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[16]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[17]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[18]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[19]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[20]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[21]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[22]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[23]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[24]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[25]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[26]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[27]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[28]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[29]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[30]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[31]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[32]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[33]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[34]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[35]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[0]         ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[1]         ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[2]         ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[3]         ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[4]         ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[5]         ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[6]         ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[7]         ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[8]         ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[9]         ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[10]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[11]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[12]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[13]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[14]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[15]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[16]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[17]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[18]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[19]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[20]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[21]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[22]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[23]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[24]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[25]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[26]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[27]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[28]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[29]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[30]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[31]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[32]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[33]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[34]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[35]        ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]    ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]    ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]    ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]    ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]    ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]    ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]    ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]    ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[8]    ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[9]    ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[10]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[11]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[12]   ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[13]   ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[14]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[15]   ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[16]   ; Bidir    ; (8)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[17]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[18]   ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[19]   ; Bidir    ; (6)  ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[20]   ; Bidir    ; (8)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[21]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (8)  ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[22]   ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[23]   ; Bidir    ; (6)  ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[24]   ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[25]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[26]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[27]   ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[28]   ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[29]   ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[30]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[31]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_N[0] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[1] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[2] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[3] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[0] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[1] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[2] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[3] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; CLOCK_50          ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RZQ      ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_UART_RX       ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
+-------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                                ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; KEY[2]                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; KEY[3]                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[4]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[5]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[6]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[7]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[8]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[9]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[0]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[1]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[2]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[3]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[4]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[5]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[6]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[7]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[8]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[9]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[10]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[11]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[12]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[13]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[14]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[15]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[16]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[17]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[18]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[19]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[20]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[21]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[22]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[23]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[24]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[25]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[26]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[27]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[28]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[29]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[30]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[31]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[32]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[33]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[34]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[35]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|Add2~13                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|Add2~9                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|Add2~29                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|Add2~25                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|Add2~21                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|Add2~5                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|Add2~1                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|read_value_reg~0                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                    ; Location                              ; Fan-Out ; Usage                                    ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+------------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                ; PIN_AF14                              ; 4798    ; Clock                                    ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                            ; JTAG_X0_Y2_N3                         ; 335     ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                            ; JTAG_X0_Y2_N3                         ; 31      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                             ; FF_X45_Y50_N26                        ; 12      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                 ; FF_X33_Y26_N26                        ; 2119    ; Async. clear, Clock enable               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                              ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 6       ; Async. clear                             ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7             ; 11      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7             ; 1       ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7             ; 1       ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7             ; 1       ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7             ; 11      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4             ; 1       ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8             ; 17      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4             ; 13      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                ; 17      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                   ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9             ; 42      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101               ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y58_N6              ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y58_N6              ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y56_N8             ; 17      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y56_N4             ; 13      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y56_N22                ; 17      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y56_N10                   ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y56_N9             ; 42      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N27                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N10                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N44                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y58_N61                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N27                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N10                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N44                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y56_N101               ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y51_N6              ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y51_N6              ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y49_N8             ; 17      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y49_N4             ; 13      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y49_N22                ; 17      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y49_N10                   ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y49_N9             ; 42      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N27                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N10                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N44                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y51_N61                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N27                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N10                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N44                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y49_N101               ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y44_N6              ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y44_N6              ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y42_N8             ; 17      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y42_N4             ; 13      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y42_N22                ; 17      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y42_N10                   ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y42_N9             ; 42      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N27                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N10                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N44                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y44_N61                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N27                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N10                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N44                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y42_N101               ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111              ; 98      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111              ; 3       ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                           ; LABCELL_X43_Y37_N9                    ; 33      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                             ; LABCELL_X40_Y45_N51                   ; 37      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|wready~0                                                                                                                                                                                                                                                        ; LABCELL_X48_Y49_N54                   ; 14      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                               ; LABCELL_X42_Y48_N24                   ; 31      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                       ; LABCELL_X42_Y48_N6                    ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                ; LABCELL_X42_Y48_N45                   ; 36      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                    ; FF_X42_Y47_N5                         ; 34      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                            ; FF_X42_Y48_N50                        ; 12      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                    ; LABCELL_X40_Y44_N54                   ; 2       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~3                                                                                                                                                                                           ; LABCELL_X40_Y45_N42                   ; 13      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                 ; LABCELL_X40_Y44_N45                   ; 16      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                ; LABCELL_X45_Y48_N45                   ; 10      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_cmd_width_adapter|count~1                                                                                                                                                                                                                                      ; LABCELL_X45_Y48_N27                   ; 2       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_cmd_width_adapter|use_reg                                                                                                                                                                                                                                      ; FF_X45_Y48_N17                        ; 26      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|always10~2                                                                                                                                                                                                                                   ; LABCELL_X40_Y47_N42                   ; 98      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|always9~0                                                                                                                                                                                                                                    ; LABCELL_X42_Y40_N30                   ; 97      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                    ; LABCELL_X48_Y49_N3                    ; 3       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|plasma_de1_soc_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                        ; LABCELL_X45_Y48_N24                   ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Equal2~0                                                                                                                                                                                                                                                              ; LABCELL_X37_Y35_N45                   ; 55      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|mem_proc~0                                                                                                                                                                                                                                                            ; LABCELL_X29_Y39_N45                   ; 52      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]~0                                                                                                                                                                                                                                                       ; LABCELL_X29_Y39_N54                   ; 51      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|pause_var~0                                                                                                                                                                                                                                                           ; LABCELL_X27_Y33_N54                   ; 35      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|Mux131~0                                                                                                                                                                                                                                                                      ; LABCELL_X17_Y39_N21                   ; 45      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|Mux136~0                                                                                                                                                                                                                                                                      ; MLABCELL_X15_Y39_N36                  ; 2       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|Mux31~2                                                                                                                                                                                                                                                                       ; MLABCELL_X15_Y35_N15                  ; 3       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|Mux33~1                                                                                                                                                                                                                                                                       ; MLABCELL_X15_Y39_N3                   ; 3       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[7]~2                                                                                                                                                                                                                                                                   ; LABCELL_X17_Y39_N54                   ; 37      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[7]~4                                                                                                                                                                                                                                                                   ; MLABCELL_X15_Y35_N30                  ; 37      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[8]~5                                                                                                                                                                                                                                                                   ; LABCELL_X17_Y39_N30                   ; 36      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|count_reg[2]~1                                                                                                                                                                                                                                                                ; MLABCELL_X15_Y35_N42                  ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[21]~3                                                                                                                                                                                                                                                               ; MLABCELL_X15_Y35_N12                  ; 44      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[25]~4                                                                                                                                                                                                                                                               ; LABCELL_X17_Y39_N27                   ; 34      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[25]~7                                                                                                                                                                                                                                                               ; MLABCELL_X15_Y37_N54                  ; 37      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~3139                                                                                                                                                                                                                              ; LABCELL_X35_Y38_N48                   ; 36      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~3141                                                                                                                                                                                                                              ; MLABCELL_X34_Y38_N33                  ; 35      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~3143                                                                                                                                                                                                                              ; MLABCELL_X34_Y41_N45                  ; 34      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~3144                                                                                                                                                                                                                              ; MLABCELL_X28_Y38_N12                  ; 39      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~3147                                                                                                                                                                                                                              ; LABCELL_X31_Y36_N6                    ; 35      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~3149                                                                                                                                                                                                                              ; MLABCELL_X34_Y41_N42                  ; 35      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~3150                                                                                                                                                                                                                              ; MLABCELL_X21_Y44_N45                  ; 34      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~3151                                                                                                                                                                                                                              ; LABCELL_X35_Y41_N21                   ; 39      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~3155                                                                                                                                                                                                                              ; LABCELL_X35_Y36_N30                   ; 36      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~3156                                                                                                                                                                                                                              ; LABCELL_X35_Y38_N36                   ; 35      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~3158                                                                                                                                                                                                                              ; LABCELL_X35_Y40_N39                   ; 35      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~3160                                                                                                                                                                                                                              ; MLABCELL_X34_Y44_N21                  ; 37      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~3164                                                                                                                                                                                                                              ; LABCELL_X30_Y34_N9                    ; 41      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~3167                                                                                                                                                                                                                              ; LABCELL_X37_Y38_N12                   ; 33      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~3168                                                                                                                                                                                                                              ; LABCELL_X31_Y46_N48                   ; 38      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~3169                                                                                                                                                                                                                              ; LABCELL_X35_Y39_N21                   ; 36      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~3171                                                                                                                                                                                                                              ; LABCELL_X35_Y42_N3                    ; 36      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~3172                                                                                                                                                                                                                              ; LABCELL_X35_Y42_N54                   ; 36      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~3174                                                                                                                                                                                                                              ; MLABCELL_X34_Y42_N30                  ; 35      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~3175                                                                                                                                                                                                                              ; LABCELL_X35_Y42_N57                   ; 36      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~3176                                                                                                                                                                                                                              ; LABCELL_X29_Y34_N21                   ; 37      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~3177                                                                                                                                                                                                                              ; MLABCELL_X34_Y34_N18                  ; 33      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~3178                                                                                                                                                                                                                              ; LABCELL_X30_Y35_N54                   ; 34      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~3179                                                                                                                                                                                                                              ; MLABCELL_X34_Y35_N39                  ; 36      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~3181                                                                                                                                                                                                                              ; LABCELL_X37_Y36_N57                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~3182                                                                                                                                                                                                                              ; LABCELL_X37_Y36_N54                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~3183                                                                                                                                                                                                                              ; LABCELL_X35_Y40_N45                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~3184                                                                                                                                                                                                                              ; LABCELL_X35_Y40_N42                   ; 33      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~3185                                                                                                                                                                                                                              ; LABCELL_X29_Y34_N39                   ; 33      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~3186                                                                                                                                                                                                                              ; LABCELL_X36_Y34_N45                   ; 33      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~3187                                                                                                                                                                                                                              ; MLABCELL_X34_Y40_N15                  ; 37      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\tri_port_mem:ram_proc:tri_port_ram~3188                                                                                                                                                                                                                              ; LABCELL_X36_Y34_N33                   ; 35      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reset                                                                                                                                                                                                                                                                                      ; LABCELL_X33_Y26_N33                   ; 349     ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|sel_o[0]                                                                                                                                                                                                                                                                                                    ; FF_X27_Y34_N49                        ; 2       ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|sel_o[1]                                                                                                                                                                                                                                                                                                    ; FF_X27_Y34_N19                        ; 2       ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|sel_o[2]                                                                                                                                                                                                                                                                                                    ; FF_X27_Y34_N52                        ; 2       ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|sel_o[3]                                                                                                                                                                                                                                                                                                    ; FF_X27_Y34_N22                        ; 2       ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|shared_bus:system_bus|offset[2]~2                                                                                                                                                                                                                                                                                            ; LABCELL_X29_Y32_N42                   ; 60      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|shared_bus:system_bus|slave_adr_o[3]~1                                                                                                                                                                                                                                                                                       ; MLABCELL_X28_Y32_N30                  ; 211     ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|shared_bus:system_bus|slave_adr_o[7]                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y33_N0                    ; 42      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|comb~0                                                                                                                                                                                                                                                                                ; LABCELL_X31_Y25_N42                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|comb~1                                                                                                                                                                                                                                                                                ; LABCELL_X27_Y22_N15                   ; 132     ; Async. clear, Clock enable, Latch enable ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|ctrl_s[0]~0                                                                                                                                                                                                                                                                           ; MLABCELL_X28_Y32_N39                  ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|dat_os[0]~0                                                                                                                                                                                                                                                                           ; LABCELL_X31_Y25_N27                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|rld_s[0]~0                                                                                                                                                                                                                                                                            ; MLABCELL_X28_Y32_N36                  ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|comb~0                                                                                                                                                                                                                                                                                ; LABCELL_X22_Y28_N3                    ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|comb~1                                                                                                                                                                                                                                                                                ; LABCELL_X22_Y27_N21                   ; 131     ; Async. clear, Clock enable, Latch enable ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|ctrl_s[0]~0                                                                                                                                                                                                                                                                           ; LABCELL_X23_Y28_N51                   ; 33      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|dat_os[0]~0                                                                                                                                                                                                                                                                           ; LABCELL_X22_Y28_N9                    ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|rld_s[0]~0                                                                                                                                                                                                                                                                            ; LABCELL_X27_Y26_N21                   ; 34      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|comb~0                                                                                                                                                                                                                                                                                ; MLABCELL_X34_Y28_N15                  ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|comb~1                                                                                                                                                                                                                                                                                ; LABCELL_X36_Y28_N39                   ; 131     ; Async. clear, Clock enable, Latch enable ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|ctrl_s[0]~0                                                                                                                                                                                                                                                                           ; MLABCELL_X34_Y28_N3                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|dat_os[0]~0                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y29_N57                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|rld_s[0]~0                                                                                                                                                                                                                                                                            ; LABCELL_X31_Y28_N15                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|comb~0                                                                                                                                                                                                                                                                                ; LABCELL_X37_Y29_N57                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|comb~1                                                                                                                                                                                                                                                                                ; LABCELL_X42_Y30_N33                   ; 134     ; Async. clear, Clock enable, Latch enable ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|ctrl_s[0]~0                                                                                                                                                                                                                                                                           ; LABCELL_X33_Y30_N57                   ; 33      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|dat_os[0]~0                                                                                                                                                                                                                                                                           ; MLABCELL_X47_Y31_N15                  ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|rld_s[0]~0                                                                                                                                                                                                                                                                            ; MLABCELL_X34_Y30_N3                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:0:u_gpio|Mux87~0                                                                                                                                                                                                                                                                                        ; MLABCELL_X28_Y32_N54                  ; 129     ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:0:u_gpio|ctrl_s[0]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y32_N57                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:0:u_gpio|dat_is[0]~0                                                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y24_N3                   ; 10      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:0:u_gpio|dat_os[0]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y31_N18                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:0:u_gpio|gpio:gpio|gpio_o[0]~0                                                                                                                                                                                                                                                                          ; LABCELL_X40_Y34_N24                   ; 10      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:0:u_gpio|mask_s[0]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X31_Y31_N12                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:1:u_gpio|ctrl_s[0]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X31_Y34_N21                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:1:u_gpio|dat_os[0]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y32_N9                    ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:1:u_gpio|mask_s[0]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X33_Y32_N24                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:2:u_gpio|ctrl_s[0]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X24_Y32_N3                    ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:2:u_gpio|dat_os[0]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y28_N36                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:2:u_gpio|mask_s[0]~0                                                                                                                                                                                                                                                                                    ; MLABCELL_X28_Y30_N27                  ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:3:u_gpio|ctrl_s[0]~0                                                                                                                                                                                                                                                                                    ; MLABCELL_X28_Y32_N57                  ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:3:u_gpio|dat_os[0]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y28_N9                    ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:3:u_gpio|mask_s[0]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y32_N0                    ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|Mux193~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X27_Y31_N15                   ; 35      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|clear_s[0]~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X24_Y33_N3                    ; 34      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ctrl_s[0]~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X29_Y31_N54                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|dat_o[0]~3                                                                                                                                                                                                                                                                                                   ; LABCELL_X29_Y33_N45                   ; 31      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|dat_o[14]~4                                                                                                                                                                                                                                                                                                  ; LABCELL_X27_Y32_N0                    ; 21      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|dat_o[5]~1                                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y31_N12                  ; 10      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|edge_s[0]~1                                                                                                                                                                                                                                                                                                  ; MLABCELL_X28_Y33_N9                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|inv_s[0]~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y32_N36                   ; 11      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|inv_s[0]~1                                                                                                                                                                                                                                                                                                   ; MLABCELL_X28_Y33_N6                   ; 35      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|mask_s[0]~1                                                                                                                                                                                                                                                                                                  ; LABCELL_X29_Y33_N18                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                                          ; MLABCELL_X6_Y6_N57                    ; 2       ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                             ; LABCELL_X7_Y2_N42                     ; 7       ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                             ; MLABCELL_X6_Y6_N6                     ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                                                                                                                                             ; MLABCELL_X6_Y6_N24                    ; 8       ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                                             ; MLABCELL_X6_Y6_N54                    ; 12      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]~0                                                                                                                                                                                  ; MLABCELL_X6_Y6_N45                    ; 11      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]~1                                                                                                                                                                                   ; MLABCELL_X6_Y6_N33                    ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2                                                                                                                                         ; MLABCELL_X6_Y2_N6                     ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1                                                                                                                                    ; MLABCELL_X6_Y2_N45                    ; 6       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                                          ; LABCELL_X1_Y4_N39                     ; 2       ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                             ; LABCELL_X4_Y6_N18                     ; 7       ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                             ; LABCELL_X1_Y4_N12                     ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                                                                                                                                             ; LABCELL_X1_Y4_N18                     ; 8       ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                                             ; LABCELL_X1_Y4_N45                     ; 12      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~0                                                                                                                                                                                   ; LABCELL_X1_Y4_N57                     ; 11      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]~1                                                                                                                                                                                   ; LABCELL_X1_Y4_N27                     ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2                                                                                                                                         ; LABCELL_X1_Y1_N54                     ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1                                                                                                                                    ; LABCELL_X1_Y1_N57                     ; 6       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                                          ; MLABCELL_X6_Y4_N57                    ; 2       ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                             ; MLABCELL_X6_Y4_N39                    ; 7       ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                             ; MLABCELL_X6_Y4_N36                    ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                                                                                                                                             ; LABCELL_X1_Y3_N36                     ; 8       ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                                             ; MLABCELL_X6_Y4_N3                     ; 13      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]~0                                                                                                                                                                                   ; LABCELL_X1_Y3_N54                     ; 12      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]~1                                                                                                                                                                                   ; LABCELL_X1_Y3_N27                     ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2                                                                                                                                         ; MLABCELL_X6_Y2_N33                    ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1                                                                                                                                    ; MLABCELL_X3_Y2_N39                    ; 6       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_0ug1:ag|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                                          ; LABCELL_X4_Y5_N45                     ; 2       ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_0ug1:ag|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                             ; LABCELL_X4_Y5_N30                     ; 7       ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_0ug1:ag|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                             ; LABCELL_X4_Y5_N39                     ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_0ug1:ag|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                                                                                                                                             ; MLABCELL_X6_Y7_N0                     ; 8       ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_0ug1:ag|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                                             ; LABCELL_X4_Y5_N33                     ; 12      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_0ug1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~0                                                                                                                                                                                   ; MLABCELL_X6_Y7_N24                    ; 11      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_0ug1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]~1                                                                                                                                                                                   ; MLABCELL_X6_Y7_N33                    ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_0ug1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2                                                                                                                                         ; LABCELL_X2_Y2_N42                     ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_0ug1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1                                                                                                                                    ; LABCELL_X2_Y2_N39                     ; 6       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|comb~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X27_Y33_N30                   ; 9       ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|ctrl_s[1]~1                                                                                                                                                                                                                                                                                                ; LABCELL_X29_Y33_N48                   ; 33      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|dat_o[0]~0                                                                                                                                                                                                                                                                                                 ; MLABCELL_X28_Y33_N48                  ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|dat_o[20]~1                                                                                                                                                                                                                                                                                                ; LABCELL_X27_Y33_N33                   ; 24      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|irq_o~8                                                                                                                                                                                                                                                                ; LABCELL_X40_Y23_N36                   ; 42      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|rst_counters_s                                                                                                                                                                                                                                                                             ; LABCELL_X40_Y23_N51                   ; 47      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|spi_bit_cnt_en_s                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y23_N39                   ; 5       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|state_s.send                                                                                                                                                                                                                                                                               ; FF_X47_Y29_N38                        ; 45      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|comb~0                                                                                                                                                                                                                                                                                      ; LABCELL_X29_Y26_N0                    ; 208     ; Async. clear, Clock enable               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|comb~1                                                                                                                                                                                                                                                                                      ; LABCELL_X29_Y26_N15                   ; 83      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|ctrl_s[0]~0                                                                                                                                                                                                                                                                                 ; MLABCELL_X28_Y32_N45                  ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|dat_os[0]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y25_N33                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[0]~0                                                                                                                                                                                                                                                                                  ; MLABCELL_X28_Y32_N6                   ; 43      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mux9~0                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y24_N45                  ; 10      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|irq_o~38                                                                                                                                                                                                                                                        ; MLABCELL_X21_Y21_N45                  ; 87      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|rld_s[38]~0                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y24_N12                   ; 10      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|comb~0                                                                                                                                                                                                                                                                                      ; LABCELL_X22_Y30_N21                   ; 195     ; Async. clear, Clock enable               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|comb~1                                                                                                                                                                                                                                                                                      ; LABCELL_X19_Y34_N15                   ; 74      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|ctrl_s[0]~0                                                                                                                                                                                                                                                                                 ; MLABCELL_X28_Y32_N0                   ; 33      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|dat_os[0]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X22_Y28_N33                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[0]~0                                                                                                                                                                                                                                                                                  ; MLABCELL_X28_Y32_N12                  ; 47      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mux9~0                                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y28_N6                   ; 10      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|irq_o~38                                                                                                                                                                                                                                                        ; MLABCELL_X15_Y28_N57                  ; 78      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|rld_s[44]~0                                                                                                                                                                                                                                                                     ; MLABCELL_X21_Y28_N51                  ; 10      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|comb~0                                                                                                                                                                                                                                                                                      ; MLABCELL_X34_Y30_N57                  ; 198     ; Async. clear, Clock enable               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|comb~1                                                                                                                                                                                                                                                                                      ; MLABCELL_X34_Y30_N42                  ; 76      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|ctrl_s[0]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X42_Y32_N36                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|dat_os[0]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X35_Y29_N18                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[0]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X48_Y32_N12                   ; 41      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mux9~0                                                                                                                                                                                                                                                                          ; LABCELL_X51_Y27_N33                   ; 10      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|irq_o~38                                                                                                                                                                                                                                                        ; LABCELL_X48_Y26_N57                   ; 80      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|rld_s[38]~0                                                                                                                                                                                                                                                                     ; LABCELL_X51_Y27_N30                   ; 10      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|comb~0                                                                                                                                                                                                                                                                                      ; LABCELL_X29_Y25_N57                   ; 205     ; Async. clear, Clock enable               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|comb~1                                                                                                                                                                                                                                                                                      ; LABCELL_X29_Y28_N12                   ; 83      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|ctrl_s[0]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X29_Y28_N45                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|dat_os[0]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X30_Y26_N9                    ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[0]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X27_Y24_N24                   ; 44      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mux9~0                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y18_N33                  ; 10      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|irq_o~38                                                                                                                                                                                                                                                        ; LABCELL_X29_Y20_N51                   ; 87      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|rld_s[42]~0                                                                                                                                                                                                                                                                     ; MLABCELL_X28_Y18_N3                   ; 10      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|comb~0                                                                                                                                                                                                                                                                                                     ; MLABCELL_X21_Y32_N0                   ; 68      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|ctrl_s[0]~1                                                                                                                                                                                                                                                                                                ; MLABCELL_X28_Y32_N15                  ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|dat_os[0]~1                                                                                                                                                                                                                                                                                                ; MLABCELL_X28_Y32_N21                  ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|dat_tx[0]~0                                                                                                                                                                                                                                                                                                ; MLABCELL_X25_Y30_N42                  ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|data_read_reg[0]~0                                                                                                                                                                                                                                                                               ; LABCELL_X42_Y25_N45                   ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|data_write_reg~1                                                                                                                                                                                                                                                                                 ; MLABCELL_X21_Y32_N9                   ; 13      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|delay_write_reg[8]~0                                                                                                                                                                                                                                                                             ; MLABCELL_X34_Y25_N36                  ; 10      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|delay_write_reg[8]~1                                                                                                                                                                                                                                                                             ; MLABCELL_X21_Y32_N6                   ; 10      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|read_value_reg~0                                                                                                                                                                                                                                                                                 ; LABCELL_X37_Y24_N54                   ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|uart_proc~1                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y26_N45                   ; 9       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                ; FF_X3_Y3_N47                          ; 96      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3                                                                   ; LABCELL_X1_Y6_N36                     ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                        ; FF_X4_Y2_N29                          ; 47      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0                                                                          ; LABCELL_X1_Y6_N48                     ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                        ; MLABCELL_X8_Y4_N9                     ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                          ; FF_X7_Y3_N14                          ; 15      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3                                                                        ; MLABCELL_X6_Y3_N6                     ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                          ; FF_X7_Y3_N47                          ; 9       ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                          ; FF_X2_Y4_N29                          ; 15      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5                                                                        ; MLABCELL_X6_Y3_N9                     ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                                                                          ; FF_X2_Y4_N44                          ; 10      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                          ; FF_X4_Y4_N2                           ; 16      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~7                                                                        ; MLABCELL_X6_Y3_N36                    ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                          ; FF_X4_Y4_N59                          ; 8       ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                                                          ; FF_X6_Y3_N26                          ; 15      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~8                                                                        ; MLABCELL_X6_Y3_N42                    ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                                                                          ; FF_X6_Y3_N35                          ; 8       ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3                                                                          ; MLABCELL_X3_Y3_N57                    ; 3       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8                                                                          ; LABCELL_X7_Y4_N12                     ; 9       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1                                                           ; LABCELL_X4_Y3_N9                      ; 5       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                                             ; LABCELL_X2_Y6_N18                     ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                                   ; MLABCELL_X3_Y3_N42                    ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1                                                                 ; LABCELL_X7_Y3_N18                     ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~2                                                                 ; MLABCELL_X6_Y3_N57                    ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~3                                                                 ; LABCELL_X7_Y3_N24                     ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~4                                                                 ; MLABCELL_X8_Y3_N57                    ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2                                                   ; LABCELL_X7_Y4_N57                     ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1                                              ; LABCELL_X1_Y5_N0                      ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                     ; FF_X2_Y3_N56                          ; 18      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                    ; FF_X2_Y3_N8                           ; 14      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                     ; FF_X2_Y6_N14                          ; 74      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                              ; LABCELL_X2_Y3_N12                     ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; FF_X1_Y5_N26                          ; 79      ; Async. clear, Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                  ; LABCELL_X7_Y3_N33                     ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+------------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                       ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                   ; PIN_AF14                              ; 4798    ; Global Clock         ; GCLK7            ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0] ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 6       ; Global Clock         ; GCLK13           ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                    ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 2119    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------------------------------------------------------------------+----------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; Name                                                                                                                                                                                                         ; Type ; Mode           ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                                                              ; Location                         ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------------------------------------------------------------------+----------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|altsyncram_rsf1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2           ; 0     ; ../../build/sw/examples/sample.de1_soc_ram_image.vhd_block_0.mif ; M10K_X26_Y28_N0, M10K_X26_Y29_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|altsyncram_ssf1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2           ; 0     ; ../../build/sw/examples/sample.de1_soc_ram_image.vhd_block_1.mif ; M10K_X26_Y30_N0, M10K_X14_Y26_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag|altsyncram_tsf1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2           ; 0     ; ../../build/sw/examples/sample.de1_soc_ram_image.vhd_block_2.mif ; M10K_X26_Y31_N0, M10K_X26_Y32_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_0ug1:ag|altsyncram_usf1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2           ; 0     ; ../../build/sw/examples/sample.de1_soc_ram_image.vhd_block_3.mif ; M10K_X26_Y27_N0, M10K_X26_Y26_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------------------------------------------------------------------+----------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 16          ;
; Independent 18x18 plus 36       ; 8           ;
; Sum of two 18x18                ; 4           ;
; Total number of DSP blocks      ; 28          ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 32          ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                     ; Mode                      ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8          ; Two Independent 18x18     ; DSP_X54_Y33_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8          ; Two Independent 18x18     ; DSP_X54_Y30_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8          ; Two Independent 18x18     ; DSP_X54_Y22_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8          ; Two Independent 18x18     ; DSP_X32_Y20_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8          ; Two Independent 18x18     ; DSP_X20_Y20_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8          ; Two Independent 18x18     ; DSP_X32_Y18_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8          ; Two Independent 18x18     ; DSP_X20_Y35_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8          ; Two Independent 18x18     ; DSP_X32_Y33_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8          ; Two Independent 18x18     ; DSP_X20_Y37_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8          ; Two Independent 18x18     ; DSP_X32_Y24_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8          ; Two Independent 18x18     ; DSP_X20_Y26_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8          ; Two Independent 18x18     ; DSP_X32_Y35_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~mult_hlmac ; Independent 18x18 plus 36 ; DSP_X54_Y26_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~mult_hlmac ; Independent 18x18 plus 36 ; DSP_X54_Y24_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~mult_hlmac ; Independent 18x18 plus 36 ; DSP_X20_Y16_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~mult_hlmac ; Independent 18x18 plus 36 ; DSP_X20_Y14_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~mult_hlmac ; Independent 18x18 plus 36 ; DSP_X32_Y30_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~mult_hlmac ; Independent 18x18 plus 36 ; DSP_X20_Y33_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~mult_hlmac ; Independent 18x18 plus 36 ; DSP_X20_Y24_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~mult_hlmac ; Independent 18x18 plus 36 ; DSP_X32_Y26_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~509        ; Two Independent 18x18     ; DSP_X54_Y28_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850        ; Sum of two 18x18          ; DSP_X32_Y28_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~509        ; Two Independent 18x18     ; DSP_X20_Y22_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850        ; Sum of two 18x18          ; DSP_X20_Y18_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~509        ; Two Independent 18x18     ; DSP_X20_Y28_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850        ; Sum of two 18x18          ; DSP_X20_Y30_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~509        ; Two Independent 18x18     ; DSP_X32_Y16_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850        ; Sum of two 18x18          ; DSP_X32_Y22_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 18,087 / 289,320 ( 6 % )  ;
; C12 interconnects                           ; 413 / 13,420 ( 3 % )      ;
; C2 interconnects                            ; 6,902 / 119,108 ( 6 % )   ;
; C4 interconnects                            ; 4,045 / 56,300 ( 7 % )    ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 1,023 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 2 / 16 ( 13 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 1 / 287 ( < 1 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 161 / 165 ( 98 % )        ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 72 / 282 ( 26 % )         ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 3,366 / 84,580 ( 4 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 526 / 12,676 ( 4 % )      ;
; R14/C12 interconnect drivers                ; 810 / 20,720 ( 4 % )      ;
; R3 interconnects                            ; 8,353 / 130,992 ( 6 % )   ;
; R6 interconnects                            ; 12,299 / 266,960 ( 5 % )  ;
; Spine clocks                                ; 9 / 360 ( 3 % )           ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 97           ; 0            ; 97           ; 0            ; 32           ; 175       ; 97           ; 0            ; 175       ; 175       ; 25           ; 46           ; 0            ; 0            ; 0            ; 25           ; 46           ; 0            ; 0            ; 0            ; 72           ; 46           ; 71           ; 0            ; 0            ; 0            ; 0            ; 94           ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 78           ; 175          ; 78           ; 175          ; 143          ; 0         ; 78           ; 175          ; 0         ; 0         ; 150          ; 129          ; 175          ; 175          ; 175          ; 150          ; 129          ; 175          ; 175          ; 175          ; 103          ; 129          ; 104          ; 175          ; 175          ; 175          ; 175          ; 81           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CKE        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CK_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CK_P       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CS_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ODT        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RESET_N    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_WE_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_UART_TX         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[30]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[31]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[32]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[33]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[34]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[35]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[30]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[31]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[32]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[33]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[34]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[35]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQS_N[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RZQ        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_UART_RX         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; altera_reserved_tck     ; altera_reserved_tck  ; 512.8             ;
; CLOCK_50                ; CLOCK_50             ; 239.9             ;
; altera_reserved_tck,I/O ; altera_reserved_tck  ; 31.4              ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                 ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]          ; 1.494             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                ; 1.376             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                ; 1.374             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 1.195             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 1.179             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 1.169             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                        ; 1.163             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]          ; 1.157             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_0ug1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_0ug1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                        ; 1.151             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                     ; 1.151             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 1.149             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                            ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                        ; 1.127             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] ; 1.116             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 1.109             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 1.105             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                            ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                        ; 1.103             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                        ; 1.102             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_0ug1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                            ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_0ug1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                        ; 1.094             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 1.094             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_0ug1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                            ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_0ug1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                        ; 1.093             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                            ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                        ; 1.088             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                  ; 1.084             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 1.084             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_0ug1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                            ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_0ug1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                        ; 1.078             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                  ; 1.069             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 1.069             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                            ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                        ; 1.063             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]  ; 1.058             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]  ; 1.055             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]  ; 1.054             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14] ; 1.054             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                            ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                        ; 1.053             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                            ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                        ; 1.050             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                            ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                        ; 1.048             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                ; 1.047             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                ; 1.040             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]  ; 1.037             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                            ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                        ; 1.035             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                 ; 1.031             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                 ; 1.031             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                        ; 1.027             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                        ; 1.027             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                        ; 1.027             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                        ; 1.027             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                        ; 1.027             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                            ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                        ; 1.026             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                ; 1.024             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                  ; 1.023             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                 ; 1.020             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                        ; 1.006             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                        ; 1.006             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                        ; 1.006             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                        ; 1.006             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]  ; 1.002             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                        ; 0.991             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_0ug1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_0ug1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                        ; 0.983             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_0ug1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_0ug1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                        ; 0.983             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_0ug1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_0ug1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                        ; 0.983             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_0ug1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_0ug1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                        ; 0.983             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                         ; 0.977             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                        ; 0.970             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                        ; 0.970             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_stg1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                        ; 0.970             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]  ; 0.957             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]  ; 0.957             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]  ; 0.957             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                 ; 0.955             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                ; 0.948             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                ; 0.942             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                ; 0.942             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                ; 0.942             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]                ; 0.901             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                      ; 0.898             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]  ; 0.895             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]                ; 0.893             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 0.893             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 0.888             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 0.887             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                      ; 0.886             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]  ; 0.867             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]  ; 0.867             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]  ; 0.867             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_utg1:ag|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                         ; 0.866             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                      ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|altsyncram_rsf1:altsyncram1|ram_block3a4~portb_address_reg0                                                                                                                    ; 0.866             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_0ug1:ag|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                         ; 0.864             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                       ; 0.863             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                       ; 0.863             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11] ; 0.861             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11] ; 0.861             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]                       ; 0.860             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                       ; 0.860             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                      ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|altsyncram_rsf1:altsyncram1|ram_block3a4~portb_address_reg0                                                                                                                    ; 0.857             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]          ; 0.851             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]          ; 0.851             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]          ; 0.851             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]                       ; 0.849             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                       ; 0.849             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                      ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|altsyncram_rsf1:altsyncram1|ram_block3a4~portb_address_reg0                                                                                                                    ; 0.847             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                      ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_qtg1:ag|altsyncram_rsf1:altsyncram1|ram_block3a4~portb_address_reg0                                                                                                                    ; 0.847             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                       ; 0.846             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "PLASMA_DE1_SOC"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 74 pins of 171 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 105
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 2 clocks (2 global)
    Info (11162): plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 6 fanout uses global clock CLKCTRL_G13
    Info (11162): CLOCK_50~inputCLKENA0 with 4472 fanout uses global clock CLKCTRL_G7
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Warning (335093): The Timing Analyzer is analyzing 128 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'plasma_de1_soc/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'plasma_de1_soc/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:plasma_de1_soc|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:plasma_de1_soc|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'PLASMA_DE1_SOC.SDC'
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(9): CLOCK2_50 could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 9
Warning (332049): Ignored create_clock at PLASMA_DE1_SOC.SDC(9): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 9
    Info (332050): create_clock -period 20.000ns [get_ports CLOCK2_50] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 9
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(10): CLOCK3_50 could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 10
Warning (332049): Ignored create_clock at PLASMA_DE1_SOC.SDC(10): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 10
    Info (332050): create_clock -period 20.000ns [get_ports CLOCK3_50] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 10
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(11): CLOCK4_50 could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 11
Warning (332049): Ignored create_clock at PLASMA_DE1_SOC.SDC(11): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 11
    Info (332050): create_clock -period 20.000ns [get_ports CLOCK4_50] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 11
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(14): TD_CLK27 could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 14
Warning (332049): Ignored create_clock at PLASMA_DE1_SOC.SDC(14): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 14
    Info (332050): create_clock -period "27 MHz"  -name tv_27m [get_ports TD_CLK27] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 14
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(15): DRAM_CLK could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 15
Warning (332049): Ignored create_clock at PLASMA_DE1_SOC.SDC(15): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 15
    Info (332050): create_clock -period "100 MHz" -name clk_dram [get_ports DRAM_CLK] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 15
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(17): AUD_XCK could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 17
Warning (332049): Ignored create_clock at PLASMA_DE1_SOC.SDC(17): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 17
    Info (332050): create_clock -period "18.432 MHz" -name clk_audxck [get_ports AUD_XCK] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 17
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(18): AUD_BCLK could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 18
Warning (332049): Ignored create_clock at PLASMA_DE1_SOC.SDC(18): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 18
    Info (332050): create_clock -period "1.536 MH" -name clk_audbck [get_ports AUD_BCLK] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 18
Warning (332049): Ignored create_clock at PLASMA_DE1_SOC.SDC(18): Time value "1.536 MH" is not valid File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 18
Warning (332049): Ignored create_clock at PLASMA_DE1_SOC.SDC(18): Option -period: Invalid clock period File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 18
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(26): VGA_CLK could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 26
Warning (332049): Ignored create_clock at PLASMA_DE1_SOC.SDC(26): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 26
    Info (332050): create_clock -period "108.0 MHz" -name clk_vga [get_ports VGA_CLK] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 26
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(58): DRAM_DQ* could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 58
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(58): clk_dram could not be matched with a clock File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 58
Warning (332049): Ignored set_input_delay at PLASMA_DE1_SOC.SDC(58): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 58
    Info (332050): set_input_delay -max -clock clk_dram -0.048 [get_ports DRAM_DQ*] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 58
Warning (332049): Ignored set_input_delay at PLASMA_DE1_SOC.SDC(58): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 58
Warning (332049): Ignored set_input_delay at PLASMA_DE1_SOC.SDC(59): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 59
    Info (332050): set_input_delay -min -clock clk_dram -0.057 [get_ports DRAM_DQ*] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 59
Warning (332049): Ignored set_input_delay at PLASMA_DE1_SOC.SDC(59): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 59
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(61): TD_DATA* could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 61
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(61): tv_27m could not be matched with a clock File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 61
Warning (332049): Ignored set_input_delay at PLASMA_DE1_SOC.SDC(61): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 61
    Info (332050): set_input_delay -max -clock tv_27m 3.508 -clock_fall [get_ports TD_DATA*] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 61
Warning (332049): Ignored set_input_delay at PLASMA_DE1_SOC.SDC(61): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 61
Warning (332049): Ignored set_input_delay at PLASMA_DE1_SOC.SDC(62): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 62
    Info (332050): set_input_delay -min -clock tv_27m -2.539 -clock_fall [get_ports TD_DATA*] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 62
Warning (332049): Ignored set_input_delay at PLASMA_DE1_SOC.SDC(62): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 62
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(63): TD_HS could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 63
Warning (332049): Ignored set_input_delay at PLASMA_DE1_SOC.SDC(63): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 63
    Info (332050): set_input_delay -max -clock tv_27m 3.654 -clock_fall [get_ports TD_HS] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 63
Warning (332049): Ignored set_input_delay at PLASMA_DE1_SOC.SDC(63): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 63
Warning (332049): Ignored set_input_delay at PLASMA_DE1_SOC.SDC(64): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 64
    Info (332050): set_input_delay -min -clock tv_27m -2.454 -clock_fall [get_ports TD_HS] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 64
Warning (332049): Ignored set_input_delay at PLASMA_DE1_SOC.SDC(64): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 64
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(65): TD_VS could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 65
Warning (332049): Ignored set_input_delay at PLASMA_DE1_SOC.SDC(65): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 65
    Info (332050): set_input_delay -max -clock tv_27m 3.652 -clock_fall [get_ports TD_VS] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 65
Warning (332049): Ignored set_input_delay at PLASMA_DE1_SOC.SDC(65): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 65
Warning (332049): Ignored set_input_delay at PLASMA_DE1_SOC.SDC(66): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 66
    Info (332050): set_input_delay -min -clock tv_27m -2.456 -clock_fall [get_ports TD_VS] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 66
Warning (332049): Ignored set_input_delay at PLASMA_DE1_SOC.SDC(66): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 66
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(76): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 76
    Info (332050): set_output_delay -max -clock clk_dram 1.452  [get_ports DRAM_DQ*] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 76
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(76): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 76
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(77): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 77
    Info (332050): set_output_delay -min -clock clk_dram -0.857 [get_ports DRAM_DQ*] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 77
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(77): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 77
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(78): DRAM_ADDR* could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 78
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(78): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 78
    Info (332050): set_output_delay -max -clock clk_dram 1.531 [get_ports DRAM_ADDR*] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 78
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(78): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 78
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(79): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 79
    Info (332050): set_output_delay -min -clock clk_dram -0.805 [get_ports DRAM_ADDR*] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 79
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(79): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 79
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(80): DRAM_*DQM could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 80
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(80): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 80
    Info (332050): set_output_delay -max -clock clk_dram 1.533  [get_ports DRAM_*DQM] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 80
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(80): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 80
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(81): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 81
    Info (332050): set_output_delay -min -clock clk_dram -0.805 [get_ports DRAM_*DQM] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 81
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(81): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 81
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(82): DRAM_BA* could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 82
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(82): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 82
    Info (332050): set_output_delay -max -clock clk_dram 1.510  [get_ports DRAM_BA*] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 82
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(82): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 82
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(83): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 83
    Info (332050): set_output_delay -min -clock clk_dram -0.800 [get_ports DRAM_BA*] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 83
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(83): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 83
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(84): DRAM_RAS_N could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 84
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(84): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 84
    Info (332050): set_output_delay -max -clock clk_dram 1.520  [get_ports DRAM_RAS_N] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 84
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(84): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 84
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(85): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 85
    Info (332050): set_output_delay -min -clock clk_dram -0.780 [get_ports DRAM_RAS_N] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 85
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(85): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 85
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(86): DRAM_CAS_N could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 86
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(86): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 86
    Info (332050): set_output_delay -max -clock clk_dram 1.5000  [get_ports DRAM_CAS_N] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 86
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(86): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 86
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(87): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 87
    Info (332050): set_output_delay -min -clock clk_dram -0.800 [get_ports DRAM_CAS_N] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 87
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(87): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 87
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(88): DRAM_WE_N could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 88
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(88): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 88
    Info (332050): set_output_delay -max -clock clk_dram 1.545 [get_ports DRAM_WE_N] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 88
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(88): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 88
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(89): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 89
    Info (332050): set_output_delay -min -clock clk_dram -0.755 [get_ports DRAM_WE_N] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 89
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(89): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 89
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(90): DRAM_CKE could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 90
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(90): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 90
    Info (332050): set_output_delay -max -clock clk_dram 1.496  [get_ports DRAM_CKE] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 90
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(90): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 90
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(91): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 91
    Info (332050): set_output_delay -min -clock clk_dram -0.804 [get_ports DRAM_CKE] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 91
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(91): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 91
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(92): DRAM_CS_N could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 92
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(92): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 92
    Info (332050): set_output_delay -max -clock clk_dram 1.508  [get_ports DRAM_CS_N] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 92
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(92): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 92
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(93): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 93
    Info (332050): set_output_delay -min -clock clk_dram -0.792 [get_ports DRAM_CS_N] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 93
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(93): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 93
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(95): VGA_R* could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 95
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(95): clk_vga could not be matched with a clock File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 95
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(95): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 95
    Info (332050): set_output_delay -max -clock clk_vga 0.220 [get_ports VGA_R*] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 95
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(95): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 95
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(96): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 96
    Info (332050): set_output_delay -min -clock clk_vga -1.506 [get_ports VGA_R*] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 96
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(96): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 96
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(97): VGA_G* could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 97
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(97): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 97
    Info (332050): set_output_delay -max -clock clk_vga 0.212 [get_ports VGA_G*] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 97
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(97): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 97
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(98): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 98
    Info (332050): set_output_delay -min -clock clk_vga -1.519 [get_ports VGA_G*] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 98
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(98): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 98
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(99): VGA_B* could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 99
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(99): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 99
    Info (332050): set_output_delay -max -clock clk_vga 0.264 [get_ports VGA_B*] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 99
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(99): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 99
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(100): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 100
    Info (332050): set_output_delay -min -clock clk_vga -1.519 [get_ports VGA_B*] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 100
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(100): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 100
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(101): VGA_BLANK could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 101
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(101): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 101
    Info (332050): set_output_delay -max -clock clk_vga 0.215 [get_ports VGA_BLANK] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 101
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(101): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 101
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(102): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 102
    Info (332050): set_output_delay -min -clock clk_vga -1.485 [get_ports VGA_BLANK] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 102
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(102): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 102
Warning (332060): Node: plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[11]~85 is being clocked by plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: plasma_de1_soc|hps_0|fpga_interfaces|hps2fpga|clk  to: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2821
    Info (332098): Cell: plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 19 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   40.000 altera_reserved_tck
    Info (332111):   20.000     CLOCK_50
    Info (332111):    2.500 HPS_DDR3_CK_N
    Info (332111):    2.500 HPS_DDR3_CK_P
    Info (332111):    2.500 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[3]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_OUT
    Info (332111):    2.500 plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.500 plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 512 registers into blocks of type DSP block
    Extra Info (176220): Created 512 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CONVST" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK4_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:27
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:21
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:15
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:28
Info (11888): Total time spent on timing analysis during the Fitter is 20.80 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:27
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 72 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin GPIO_0[0] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[1] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[2] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[3] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[4] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[5] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[6] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[7] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[8] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[9] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[10] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[11] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[12] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[13] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[14] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[15] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[16] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[17] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[18] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[19] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[20] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[21] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[22] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[23] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[24] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[25] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[26] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[27] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[28] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[29] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[30] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[31] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[32] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[33] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[34] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[35] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_1[0] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[1] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[2] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[3] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[4] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[5] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[6] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[7] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[8] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[9] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[10] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[11] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[12] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[13] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[14] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[15] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[16] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[17] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[18] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[19] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[20] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[21] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[22] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[23] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[24] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[25] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[26] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[27] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[28] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[29] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[30] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[31] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[32] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[33] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[34] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[35] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 100
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 100
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 100
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 100
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 101
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 101
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 101
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 101
Info (144001): Generated suppressed messages file //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 263 warnings
    Info: Peak virtual memory: 7466 megabytes
    Info: Processing ended: Fri Jul 27 10:44:34 2018
    Info: Elapsed time: 00:03:37
    Info: Total CPU time (on all processors): 00:05:45


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.fit.smsg.


