Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Sun Dec  2 14:50:06 2018
| Host             : L3712-17 running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.971        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.818        |
| Device Static (W)        | 0.153        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 62.3         |
| Junction Temperature (C) | 47.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.063 |        9 |       --- |             --- |
| Slice Logic              |     0.022 |    22638 |       --- |             --- |
|   LUT as Logic           |     0.018 |     7081 |     53200 |           13.31 |
|   Register               |     0.002 |    11532 |    106400 |           10.84 |
|   CARRY4                 |    <0.001 |      381 |     13300 |            2.86 |
|   LUT as Distributed RAM |    <0.001 |      374 |     17400 |            2.15 |
|   LUT as Shift Register  |    <0.001 |      263 |     17400 |            1.51 |
|   F7/F8 Muxes            |    <0.001 |      135 |     53200 |            0.25 |
|   Others                 |     0.000 |      948 |       --- |             --- |
| Signals                  |     0.028 |    16399 |       --- |             --- |
| Block RAM                |     0.014 |     10.5 |       140 |            7.50 |
| MMCM                     |     0.117 |        1 |         4 |           25.00 |
| DSPs                     |     0.004 |       11 |       220 |            5.00 |
| I/O                      |     0.024 |       23 |       200 |           11.50 |
| PS7                      |     1.546 |        1 |       --- |             --- |
| Static Power             |     0.153 |          |           |                 |
| Total                    |     1.971 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.150 |       0.133 |      0.017 |
| Vccaux    |       1.800 |     0.082 |       0.066 |      0.016 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.009 |       0.008 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.769 |       0.735 |      0.034 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+-------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                      | Constraint (ns) |
+-------------------------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0                    | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            13.0 |
| clk_fpga_1                    | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |             7.0 |
| clk_fpga_2                    | design_1_i/processing_system7_0/inst/FCLK_CLK2              |            10.0 |
| clk_fpga_2                    | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2] |            10.0 |
| clk_fpga_3                    | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3] |            10.0 |
| clkfbout_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0     |            40.0 |
| hdmio_clk                     | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0     |             6.7 |
+-------------------------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                              | Power (W) |
+---------------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                                  |     1.818 |
|   design_1_i                                                                                      |     1.818 |
|     axi_smc                                                                                       |     0.020 |
|       inst                                                                                        |     0.020 |
|         clk_map                                                                                   |    <0.001 |
|           psr0                                                                                    |    <0.001 |
|             U0                                                                                    |    <0.001 |
|               EXT_LPF                                                                             |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|               SEQ                                                                                 |    <0.001 |
|                 SEQ_COUNTER                                                                       |    <0.001 |
|           psr_aclk                                                                                |    <0.001 |
|             U0                                                                                    |    <0.001 |
|               EXT_LPF                                                                             |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|                 ACTIVE_LOW_EXT.ACT_LO_EXT                                                         |    <0.001 |
|               SEQ                                                                                 |    <0.001 |
|                 SEQ_COUNTER                                                                       |    <0.001 |
|           psr_aclk1                                                                               |    <0.001 |
|             U0                                                                                    |    <0.001 |
|               EXT_LPF                                                                             |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|                 ACTIVE_LOW_EXT.ACT_LO_EXT                                                         |    <0.001 |
|               SEQ                                                                                 |    <0.001 |
|                 SEQ_COUNTER                                                                       |    <0.001 |
|         m00_exit_pipeline                                                                         |     0.007 |
|           m00_exit                                                                                |     0.007 |
|             inst                                                                                  |     0.007 |
|               ar_reg                                                                              |     0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                         |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                         |    <0.001 |
|               r_reg                                                                               |     0.001 |
|               splitter_inst                                                                       |     0.002 |
|                 gen_axi3.axi3_conv_inst                                                           |     0.002 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                                             |     0.001 |
|                     USE_R_CHANNEL.cmd_queue                                                       |    <0.001 |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                                           |    <0.001 |
|                   USE_WRITE.write_addr_inst                                                       |     0.001 |
|                     USE_BURSTS.cmd_queue                                                          |    <0.001 |
|                     USE_B_CHANNEL.cmd_b_queue                                                     |    <0.001 |
|                   USE_WRITE.write_data_inst                                                       |    <0.001 |
|               w_reg                                                                               |    <0.001 |
|         s00_entry_pipeline                                                                        |     0.003 |
|           s00_mmu                                                                                 |     0.003 |
|             inst                                                                                  |     0.003 |
|               ar_reg_stall                                                                        |    <0.001 |
|               ar_sreg                                                                             |    <0.001 |
|               aw_reg_stall                                                                        |    <0.001 |
|               aw_sreg                                                                             |    <0.001 |
|               b_sreg                                                                              |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               r_sreg                                                                              |     0.001 |
|               w_sreg                                                                              |    <0.001 |
|           s00_si_converter                                                                        |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               splitter_inst                                                                       |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo |    <0.001 |
|         s00_nodes                                                                                 |     0.010 |
|           s00_ar_node                                                                             |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                                     |    <0.001 |
|                     gen_async_clocks.inst_cdc_addrb_to_wr_clk                                     |    <0.001 |
|                     gen_async_clocks.inst_rd_clk_sync_delay                                       |    <0.001 |
|                     gen_async_clocks.inst_wr_clk_sync_delay                                       |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.001 |
|                       xpm_memory_base_inst                                                        |     0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_aw_node                                                                             |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                                     |    <0.001 |
|                     gen_async_clocks.inst_cdc_addrb_to_wr_clk                                     |    <0.001 |
|                     gen_async_clocks.inst_rd_clk_sync_delay                                       |    <0.001 |
|                     gen_async_clocks.inst_wr_clk_sync_delay                                       |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_b_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                                     |    <0.001 |
|                     gen_async_clocks.inst_cdc_addrb_to_wr_clk                                     |    <0.001 |
|                     gen_async_clocks.inst_rd_clk_sync_delay                                       |    <0.001 |
|                     gen_async_clocks.inst_wr_clk_sync_delay                                       |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_r_node                                                                              |     0.003 |
|             inst                                                                                  |     0.003 |
|               inst_mi_handler                                                                     |     0.003 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                      |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.003 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.003 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                                     |    <0.001 |
|                     gen_async_clocks.inst_cdc_addrb_to_wr_clk                                     |    <0.001 |
|                     gen_async_clocks.inst_rd_clk_sync_delay                                       |    <0.001 |
|                     gen_async_clocks.inst_wr_clk_sync_delay                                       |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.001 |
|                       xpm_memory_base_inst                                                        |     0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_w_node                                                                              |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                          |    <0.001 |
|                   inst_upsizer_target_pipeline                                                    |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                                     |    <0.001 |
|                     gen_async_clocks.inst_cdc_addrb_to_wr_clk                                     |    <0.001 |
|                     gen_async_clocks.inst_rd_clk_sync_delay                                       |    <0.001 |
|                     gen_async_clocks.inst_wr_clk_sync_delay                                       |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|     axi_smc_1                                                                                     |     0.019 |
|       inst                                                                                        |     0.019 |
|         clk_map                                                                                   |    <0.001 |
|           psr0                                                                                    |    <0.001 |
|             U0                                                                                    |    <0.001 |
|               EXT_LPF                                                                             |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|               SEQ                                                                                 |    <0.001 |
|                 SEQ_COUNTER                                                                       |    <0.001 |
|           psr_aclk                                                                                |    <0.001 |
|             U0                                                                                    |    <0.001 |
|               EXT_LPF                                                                             |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|                 ACTIVE_LOW_EXT.ACT_LO_EXT                                                         |    <0.001 |
|               SEQ                                                                                 |    <0.001 |
|                 SEQ_COUNTER                                                                       |    <0.001 |
|           psr_aclk1                                                                               |    <0.001 |
|             U0                                                                                    |    <0.001 |
|               EXT_LPF                                                                             |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|                 ACTIVE_LOW_EXT.ACT_LO_EXT                                                         |    <0.001 |
|               SEQ                                                                                 |    <0.001 |
|                 SEQ_COUNTER                                                                       |    <0.001 |
|         m00_exit_pipeline                                                                         |     0.007 |
|           m00_exit                                                                                |     0.007 |
|             inst                                                                                  |     0.007 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                         |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                         |    <0.001 |
|               r_reg                                                                               |    <0.001 |
|               splitter_inst                                                                       |     0.002 |
|                 gen_axi3.axi3_conv_inst                                                           |     0.002 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                                             |    <0.001 |
|                     USE_R_CHANNEL.cmd_queue                                                       |    <0.001 |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                                           |    <0.001 |
|                   USE_WRITE.write_addr_inst                                                       |     0.001 |
|                     USE_BURSTS.cmd_queue                                                          |    <0.001 |
|                     USE_B_CHANNEL.cmd_b_queue                                                     |    <0.001 |
|                   USE_WRITE.write_data_inst                                                       |    <0.001 |
|               w_reg                                                                               |     0.002 |
|         s00_entry_pipeline                                                                        |     0.003 |
|           s00_mmu                                                                                 |     0.003 |
|             inst                                                                                  |     0.003 |
|               ar_reg_stall                                                                        |    <0.001 |
|               ar_sreg                                                                             |    <0.001 |
|               aw_reg_stall                                                                        |    <0.001 |
|               aw_sreg                                                                             |    <0.001 |
|               b_sreg                                                                              |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               r_sreg                                                                              |    <0.001 |
|               w_sreg                                                                              |    <0.001 |
|           s00_si_converter                                                                        |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               splitter_inst                                                                       |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo |    <0.001 |
|         s00_nodes                                                                                 |     0.009 |
|           s00_ar_node                                                                             |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                                     |    <0.001 |
|                     gen_async_clocks.inst_cdc_addrb_to_wr_clk                                     |    <0.001 |
|                     gen_async_clocks.inst_rd_clk_sync_delay                                       |    <0.001 |
|                     gen_async_clocks.inst_wr_clk_sync_delay                                       |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_aw_node                                                                             |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                                     |    <0.001 |
|                     gen_async_clocks.inst_cdc_addrb_to_wr_clk                                     |    <0.001 |
|                     gen_async_clocks.inst_rd_clk_sync_delay                                       |    <0.001 |
|                     gen_async_clocks.inst_wr_clk_sync_delay                                       |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_b_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                                     |    <0.001 |
|                     gen_async_clocks.inst_cdc_addrb_to_wr_clk                                     |    <0.001 |
|                     gen_async_clocks.inst_rd_clk_sync_delay                                       |    <0.001 |
|                     gen_async_clocks.inst_wr_clk_sync_delay                                       |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_r_node                                                                              |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                      |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                                     |    <0.001 |
|                     gen_async_clocks.inst_cdc_addrb_to_wr_clk                                     |    <0.001 |
|                     gen_async_clocks.inst_rd_clk_sync_delay                                       |    <0.001 |
|                     gen_async_clocks.inst_wr_clk_sync_delay                                       |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_w_node                                                                              |     0.003 |
|             inst                                                                                  |     0.003 |
|               inst_mi_handler                                                                     |     0.003 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                          |    <0.001 |
|                   inst_upsizer_target_pipeline                                                    |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.003 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.003 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                                     |    <0.001 |
|                     gen_async_clocks.inst_cdc_addrb_to_wr_clk                                     |    <0.001 |
|                     gen_async_clocks.inst_rd_clk_sync_delay                                       |    <0.001 |
|                     gen_async_clocks.inst_wr_clk_sync_delay                                       |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.001 |
|                       xpm_memory_base_inst                                                        |     0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|     clk_wiz_0                                                                                     |     0.117 |
|       inst                                                                                        |     0.117 |
|     processing_system7_0                                                                          |     1.548 |
|       inst                                                                                        |     1.548 |
|     ps7_0_axi_periph                                                                              |     0.007 |
|       m03_couplers                                                                                |     0.001 |
|         auto_cc                                                                                   |     0.001 |
|           inst                                                                                    |     0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar                             |    <0.001 |
|               handshake                                                                           |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                      |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                      |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw                             |    <0.001 |
|               handshake                                                                           |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                      |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                      |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w                              |    <0.001 |
|               handshake                                                                           |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                      |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                      |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b                             |    <0.001 |
|               handshake                                                                           |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                      |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                      |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r                             |    <0.001 |
|               handshake                                                                           |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                      |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                      |    <0.001 |
|       s00_couplers                                                                                |     0.005 |
|         auto_pc                                                                                   |     0.005 |
|           inst                                                                                    |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                  |     0.005 |
|               RD.ar_channel_0                                                                     |    <0.001 |
|                 ar_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               RD.r_channel_0                                                                      |    <0.001 |
|                 rd_data_fifo_0                                                                    |    <0.001 |
|                 transaction_fifo_0                                                                |    <0.001 |
|               SI_REG                                                                              |     0.002 |
|                 ar.ar_pipe                                                                        |    <0.001 |
|                 aw.aw_pipe                                                                        |    <0.001 |
|                 b.b_pipe                                                                          |    <0.001 |
|                 r.r_pipe                                                                          |    <0.001 |
|               WR.aw_channel_0                                                                     |    <0.001 |
|                 aw_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               WR.b_channel_0                                                                      |    <0.001 |
|                 bid_fifo_0                                                                        |    <0.001 |
|                 bresp_fifo_0                                                                      |    <0.001 |
|       xbar                                                                                        |     0.001 |
|         inst                                                                                      |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                                |     0.001 |
|             addr_arbiter_inst                                                                     |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                          |    <0.001 |
|             reg_slice_r                                                                           |    <0.001 |
|             splitter_ar                                                                           |    <0.001 |
|             splitter_aw                                                                           |    <0.001 |
|     rst_ps7_0_100M                                                                                |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         EXT_LPF                                                                                   |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                               |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                               |    <0.001 |
|         SEQ                                                                                       |    <0.001 |
|           SEQ_COUNTER                                                                             |    <0.001 |
|     rst_ps7_0_76M                                                                                 |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         EXT_LPF                                                                                   |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                               |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                               |    <0.001 |
|         SEQ                                                                                       |    <0.001 |
|           SEQ_COUNTER                                                                             |    <0.001 |
|     sobel_filter_0                                                                                |     0.031 |
|       inst                                                                                        |     0.031 |
|         cache1_U                                                                                  |     0.007 |
|           sobel_filter_cache1_ram_U                                                               |     0.007 |
|         grp_getVal_fu_544                                                                         |     0.003 |
|           sobel_filter_mux_bkb_U1                                                                 |     0.001 |
|         grp_getVal_fu_561                                                                         |     0.002 |
|           sobel_filter_mux_bkb_U1                                                                 |    <0.001 |
|         sobel_filter_AXILiteS_s_axi_U                                                             |    <0.001 |
|         sobel_filter_gmem0_m_axi_U                                                                |     0.007 |
|           bus_read                                                                                |     0.007 |
|             buff_rdata                                                                            |     0.004 |
|             bus_wide_gen.fifo_burst                                                               |    <0.001 |
|             fifo_rctl                                                                             |    <0.001 |
|             fifo_rreq                                                                             |    <0.001 |
|             rs_rdata                                                                              |    <0.001 |
|             rs_rreq                                                                               |    <0.001 |
|         sobel_filter_gmem1_m_axi_U                                                                |     0.006 |
|           bus_read                                                                                |    <0.001 |
|             buff_rdata                                                                            |    <0.001 |
|             rs_rdata                                                                              |    <0.001 |
|           bus_write                                                                               |     0.006 |
|             buff_wdata                                                                            |     0.003 |
|             bus_equal_gen.fifo_burst                                                              |    <0.001 |
|             fifo_resp                                                                             |    <0.001 |
|             fifo_resp_to_user                                                                     |    <0.001 |
|             fifo_wreq                                                                             |    <0.001 |
|             rs_wreq                                                                               |    <0.001 |
|           wreq_throttl                                                                            |    <0.001 |
|         sobel_filter_mac_eOg_U22                                                                  |    <0.001 |
|           sobel_filter_mac_eOg_DSP48_1_U                                                          |    <0.001 |
|         sobel_filter_mac_eOg_U23                                                                  |    <0.001 |
|           sobel_filter_mac_eOg_DSP48_1_U                                                          |    <0.001 |
|         sobel_filter_mac_fYi_U24                                                                  |    <0.001 |
|           sobel_filter_mac_fYi_DSP48_2_U                                                          |    <0.001 |
|         sobel_filter_mac_fYi_U25                                                                  |    <0.001 |
|           sobel_filter_mac_fYi_DSP48_2_U                                                          |    <0.001 |
|     zed_hdmi_display                                                                              |     0.073 |
|       axi_mem_intercon                                                                            |    <0.001 |
|         s00_couplers                                                                              |    <0.001 |
|           auto_pc                                                                                 |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_axi4_axi3.axi3_conv_inst                                                        |    <0.001 |
|                 USE_READ.USE_SPLIT_R.read_addr_inst                                               |    <0.001 |
|                   USE_R_CHANNEL.cmd_queue                                                         |    <0.001 |
|                     inst                                                                          |    <0.001 |
|                       fifo_gen_inst                                                               |    <0.001 |
|                         inst_fifo_gen                                                             |    <0.001 |
|                           gconvfifo.rf                                                            |    <0.001 |
|                             grf.rf                                                                |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                 |    <0.001 |
|                                 grss.rsts                                                         |    <0.001 |
|                                 rpntr                                                             |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                                 gwss.wsts                                                         |    <0.001 |
|                                 wpntr                                                             |    <0.001 |
|                               gntv_or_sync_fifo.mem                                               |    <0.001 |
|                                 gdm.dm_gen.dm                                                     |    <0.001 |
|                                   RAM_reg_0_31_0_0                                                |    <0.001 |
|                               rstblk                                                              |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst               |    <0.001 |
|       axi_vdma_0                                                                                  |     0.012 |
|         U0                                                                                        |     0.012 |
|           AXI_LITE_REG_INTERFACE_I                                                                |     0.001 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                         |     0.001 |
|               GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I            |    <0.001 |
|           GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                                |     0.002 |
|             I_CMDSTS                                                                              |    <0.001 |
|             I_SM                                                                                  |    <0.001 |
|             I_STS_MNGR                                                                            |    <0.001 |
|             VIDEO_GENLOCK_I                                                                       |    <0.001 |
|             VIDEO_REG_I                                                                           |    <0.001 |
|               GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                          |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                                     |     0.001 |
|             GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I                            |    <0.001 |
|             GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I                                           |    <0.001 |
|             GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I                                   |    <0.001 |
|             GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO        |    <0.001 |
|               fg_builtin_fifo_inst                                                                |    <0.001 |
|                 inst_fifo_gen                                                                     |    <0.001 |
|                   gconvfifo.rf                                                                    |    <0.001 |
|                     gbi.bi                                                                        |    <0.001 |
|                       g7ser_birst.rstbt                                                           |    <0.001 |
|                       v7_bi_fifo.fblk                                                             |    <0.001 |
|                         gextw[1].gnll_fifo.inst_extd                                              |    <0.001 |
|                           gonep.inst_prim                                                         |    <0.001 |
|                         gextw[2].gnll_fifo.inst_extd                                              |    <0.001 |
|                           gonep.inst_prim                                                         |    <0.001 |
|                         gextw[3].gnll_fifo.inst_extd                                              |    <0.001 |
|                           gonep.inst_prim                                                         |    <0.001 |
|                         gextw[4].gnll_fifo.inst_extd                                              |    <0.001 |
|                           gonep.inst_prim                                                         |    <0.001 |
|                         gextw[5].gnll_fifo.inst_extd                                              |    <0.001 |
|                           gonep.inst_prim                                                         |    <0.001 |
|             GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                         |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                                |    <0.001 |
|             GEN_REG_DIRECT_MODE.REGDIRECT_I                                                       |    <0.001 |
|             I_DMA_REGISTER                                                                        |    <0.001 |
|             LITE_READ_MUX_I                                                                       |     0.000 |
|           GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                            |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                                        |    <0.001 |
|             GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I                                                     |    <0.001 |
|             GEN_CDC_FOR_ASYNC.SOF_CDC_I                                                           |    <0.001 |
|           I_AXI_DMA_INTRPT                                                                        |    <0.001 |
|           I_PRMRY_DATAMOVER                                                                       |     0.006 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                     |     0.006 |
|               GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                                 |    <0.001 |
|               GEN_INCLUDE_MM2S_SF.I_RD_SF                                                         |     0.002 |
|                 INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                                  |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                |    <0.001 |
|                 I_DATA_FIFO                                                                       |     0.002 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                     |     0.002 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                          |     0.002 |
|                       xpm_fifo_base_inst                                                          |     0.001 |
|                         gen_fwft.rdpp1_inst                                                       |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                           |     0.001 |
|                         rdp_inst                                                                  |    <0.001 |
|                         rdpp1_inst                                                                |    <0.001 |
|                         rst_d1_inst                                                               |    <0.001 |
|                         wrp_inst                                                                  |    <0.001 |
|                         wrpp1_inst                                                                |    <0.001 |
|                         xpm_fifo_rst_inst                                                         |    <0.001 |
|               I_ADDR_CNTL                                                                         |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                    |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                |    <0.001 |
|               I_CMD_STATUS                                                                        |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                |    <0.001 |
|                 I_CMD_FIFO                                                                        |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                |    <0.001 |
|               I_MSTR_PCC                                                                          |     0.001 |
|               I_RD_DATA_CNTL                                                                      |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                               |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                   |    <0.001 |
|               I_RESET                                                                             |    <0.001 |
|           I_RST_MODULE                                                                            |    <0.001 |
|             GEN_RESET_FOR_MM2S.RESET_I                                                            |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                    |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                   |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                    |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                  |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                    |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                   |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                    |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                  |    <0.001 |
|               GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                |    <0.001 |
|               GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                |    <0.001 |
|       axis_subset_converter_0                                                                     |     0.000 |
|         inst                                                                                      |     0.000 |
|       gnd                                                                                         |     0.000 |
|       proc_sys_reset                                                                              |    <0.001 |
|         U0                                                                                        |    <0.001 |
|           EXT_LPF                                                                                 |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                             |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                             |    <0.001 |
|           SEQ                                                                                     |    <0.001 |
|             SEQ_COUNTER                                                                           |    <0.001 |
|       v_axi4s_vid_out_0                                                                           |     0.008 |
|         inst                                                                                      |     0.008 |
|           COUPLER_INST                                                                            |     0.006 |
|             generate_async_fifo.FIFO_INST                                                         |     0.006 |
|               XPM_FIFO_ASYNC_INST                                                                 |     0.006 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                              |     0.006 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                                   |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                                       |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                                       |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg_dc                                                    |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                                   |    <0.001 |
|                   gen_fwft.rdpp1_inst                                                             |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                                 |     0.002 |
|                   rdp_inst                                                                        |    <0.001 |
|                   rdpp1_inst                                                                      |    <0.001 |
|                   rst_d1_inst                                                                     |    <0.001 |
|                   wrp_inst                                                                        |    <0.001 |
|                   wrpp1_inst                                                                      |    <0.001 |
|                   wrpp2_inst                                                                      |    <0.001 |
|                   xpm_fifo_rst_inst                                                               |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                                       |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                                       |    <0.001 |
|           FORMATTER_INST                                                                          |    <0.001 |
|           SYNC_INST                                                                               |     0.001 |
|       v_cresample_0                                                                               |     0.003 |
|         inst                                                                                      |     0.003 |
|       v_rgb2ycrcb_0                                                                               |     0.008 |
|         U0                                                                                        |     0.008 |
|           U_VIDEO_CTRL                                                                            |     0.000 |
|           rgb2ycrcb_top_inst                                                                      |     0.008 |
|             axi_control                                                                           |    <0.001 |
|             axi_in_fifo                                                                           |    <0.001 |
|               U_AXIS_SYNC_FIFO                                                                    |    <0.001 |
|                 mem1                                                                              |    <0.001 |
|                   GenerateDoutWriteFirstA.mem_reg_0_15_0_5                                        |    <0.001 |
|                   GenerateDoutWriteFirstA.mem_reg_0_15_12_17                                      |    <0.001 |
|                   GenerateDoutWriteFirstA.mem_reg_0_15_18_23                                      |    <0.001 |
|                   GenerateDoutWriteFirstA.mem_reg_0_15_24_25                                      |    <0.001 |
|                   GenerateDoutWriteFirstA.mem_reg_0_15_6_11                                       |    <0.001 |
|             axi_out_fifo                                                                          |    <0.001 |
|               UOSD_AXIS_SYNC_FIFO                                                                 |    <0.001 |
|                 mem1                                                                              |    <0.001 |
|                   GenerateDoutWriteFirstA.mem_reg_0_15_0_5                                        |    <0.001 |
|                   GenerateDoutWriteFirstA.mem_reg_0_15_12_17                                      |    <0.001 |
|                   GenerateDoutWriteFirstA.mem_reg_0_15_18_23                                      |    <0.001 |
|                   GenerateDoutWriteFirstA.mem_reg_0_15_24_25                                      |    <0.001 |
|                   GenerateDoutWriteFirstA.mem_reg_0_15_6_11                                       |    <0.001 |
|             intcore                                                                               |     0.006 |
|               add_aRG_bBG_G                                                                       |    <0.001 |
|                 use_fabric.adder                                                                  |    <0.001 |
|                   reg                                                                             |    <0.001 |
|               clamp.min_Cb                                                                        |    <0.001 |
|                 reg                                                                               |    <0.001 |
|               clamp.min_Cr                                                                        |    <0.001 |
|                 reg                                                                               |    <0.001 |
|               clamp.min_Y                                                                         |    <0.001 |
|                 reg                                                                               |    <0.001 |
|               clip.max_Cb                                                                         |    <0.001 |
|                 reg                                                                               |    <0.001 |
|               clip.max_Cr                                                                         |    <0.001 |
|                 reg                                                                               |    <0.001 |
|               clip.max_Y                                                                          |    <0.001 |
|                 reg                                                                               |    <0.001 |
|               del_B                                                                               |    <0.001 |
|               del_G                                                                               |    <0.001 |
|               del_R                                                                               |    <0.001 |
|               del_Y                                                                               |    <0.001 |
|               mult_aRG                                                                            |    <0.001 |
|                 reg                                                                               |    <0.001 |
|               sub_BG                                                                              |    <0.001 |
|                 use_fabric.adder                                                                  |    <0.001 |
|                   reg                                                                             |    <0.001 |
|               sub_BY                                                                              |    <0.001 |
|                 use_fabric.adder                                                                  |    <0.001 |
|                   reg                                                                             |    <0.001 |
|               sub_RG                                                                              |    <0.001 |
|                 use_fabric.adder                                                                  |    <0.001 |
|                   reg                                                                             |    <0.001 |
|               sub_RY                                                                              |    <0.001 |
|                 use_fabric.adder                                                                  |    <0.001 |
|                   reg                                                                             |    <0.001 |
|               v4_mac1.mult_aCr                                                                    |     0.002 |
|               v4_mac23.mac_cBY                                                                    |     0.001 |
|               v4_mac23.mac_cRY                                                                    |     0.002 |
|               y_needs_round.round_Y                                                               |    <0.001 |
|                 adder                                                                             |    <0.001 |
|                   use_fabric.adder                                                                |    <0.001 |
|                     reg                                                                           |    <0.001 |
|       v_tc_0                                                                                      |     0.018 |
|         U0                                                                                        |     0.018 |
|           U_TC_TOP                                                                                |     0.002 |
|             GEN_GENERATOR.U_TC_GEN                                                                |     0.002 |
|           U_VIDEO_CTRL                                                                            |     0.016 |
|             AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I                                                   |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                  |    <0.001 |
|                 I_DECODER                                                                         |    <0.001 |
|             AXI4_LITE_INTERFACE.CORE_MUX0                                                         |    <0.001 |
|             AXI4_LITE_INTERFACE.GENR_MUX0                                                         |     0.005 |
|             AXI4_LITE_INTERFACE.SYNC2PROCCLK_I                                                    |    <0.001 |
|             AXI4_LITE_INTERFACE.SYNC2VIDCLK_I                                                     |     0.002 |
|       vcc                                                                                         |     0.000 |
|       zed_hdmi_out_0                                                                              |     0.024 |
|         U0                                                                                        |     0.024 |
|     zed_hdmi_iic_0                                                                                |     0.002 |
|       U0                                                                                          |     0.002 |
|         X_IIC                                                                                     |     0.002 |
|           DYN_MASTER_I                                                                            |    <0.001 |
|           FILTER_I                                                                                |    <0.001 |
|             SCL_DEBOUNCE                                                                          |    <0.001 |
|               INPUT_DOUBLE_REGS                                                                   |    <0.001 |
|             SDA_DEBOUNCE                                                                          |    <0.001 |
|               INPUT_DOUBLE_REGS                                                                   |    <0.001 |
|           IIC_CONTROL_I                                                                           |    <0.001 |
|             BITCNT                                                                                |    <0.001 |
|             CLKCNT                                                                                |    <0.001 |
|             I2CDATA_REG                                                                           |    <0.001 |
|             I2CHEADER_REG                                                                         |    <0.001 |
|             SETUP_CNT                                                                             |    <0.001 |
|           READ_FIFO_I                                                                             |    <0.001 |
|           REG_INTERFACE_I                                                                         |    <0.001 |
|           WRITE_FIFO_CTRL_I                                                                       |    <0.001 |
|           WRITE_FIFO_I                                                                            |    <0.001 |
|           X_AXI_IPIF_SSP1                                                                         |    <0.001 |
|             AXI_LITE_IPIF_I                                                                       |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                  |    <0.001 |
|                 I_DECODER                                                                         |    <0.001 |
|             X_INTERRUPT_CONTROL                                                                   |    <0.001 |
|             X_SOFT_RESET                                                                          |    <0.001 |
|   zed_hdmi_iic_scl_iobuf                                                                          |     0.000 |
|   zed_hdmi_iic_sda_iobuf                                                                          |     0.000 |
+---------------------------------------------------------------------------------------------------+-----------+


