#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55c8d7ddddf0 .scope module, "testbench" "testbench" 2 4;
 .timescale 0 0;
v0x55c8d7e28a80_0 .var "S0", 0 0;
v0x55c8d7e28bd0_0 .var "S1", 0 0;
v0x55c8d7e28c90_0 .net "Y", 4 0, v0x55c8d7e28490_0;  1 drivers
v0x55c8d7e28d30_0 .net "Y4", 0 0, L_0x55c8d7e29230;  1 drivers
v0x55c8d7e28dd0_0 .var "a", 3 0;
v0x55c8d7e28f00_0 .var "b", 3 0;
v0x55c8d7e29030_0 .var "enable", 0 0;
v0x55c8d7e290d0_0 .net "y", 3 0, L_0x55c8d7e29190;  1 drivers
L_0x55c8d7e29190 .part v0x55c8d7e28490_0, 0, 4;
L_0x55c8d7e29230 .part v0x55c8d7e28490_0, 4, 1;
S_0x55c8d7ddd210 .scope module, "inst1" "mux" 2 16, 3 7 0, S_0x55c8d7ddddf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "Y";
    .port_info 1 /INPUT 1 "S0";
    .port_info 2 /INPUT 1 "S1";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /INPUT 1 "enable";
v0x55c8d7e28310_0 .net "S0", 0 0, v0x55c8d7e28a80_0;  1 drivers
v0x55c8d7e283d0_0 .net "S1", 0 0, v0x55c8d7e28bd0_0;  1 drivers
v0x55c8d7e28490_0 .var "Y", 4 0;
v0x55c8d7e28550_0 .net "a", 3 0, v0x55c8d7e28dd0_0;  1 drivers
v0x55c8d7e28610_0 .net "b", 3 0, v0x55c8d7e28f00_0;  1 drivers
v0x55c8d7e28720_0 .net "enable", 0 0, v0x55c8d7e29030_0;  1 drivers
v0x55c8d7e287e0_0 .net "y1", 4 0, v0x55c8d7e267b0_0;  1 drivers
v0x55c8d7e288a0_0 .net "y2", 4 0, L_0x55c8d7e31540;  1 drivers
v0x55c8d7e28940_0 .net "y3", 4 0, L_0x55c8d7e32200;  1 drivers
E_0x55c8d7d9f2d0/0 .event edge, v0x55c8d7e283d0_0, v0x55c8d7e28720_0, v0x55c8d7e267b0_0, v0x55c8d7e213b0_0;
E_0x55c8d7d9f2d0/1 .event edge, v0x55c8d7e1ca50_0, v0x55c8d7e1fff0_0;
E_0x55c8d7d9f2d0 .event/or E_0x55c8d7d9f2d0/0, E_0x55c8d7d9f2d0/1;
S_0x55c8d7de5d80 .scope module, "c" "comp" 3 13, 4 2 0, S_0x55c8d7ddd210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "Y";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
L_0x55c8d7e2dbe0 .functor AND 1, L_0x55c8d7e2dc50, L_0x55c8d7e2dd40, C4<1>, C4<1>;
L_0x55c8d7e2de30 .functor AND 1, L_0x55c8d7e2dea0, L_0x55c8d7e2df90, C4<1>, C4<1>;
L_0x55c8d7e2e080 .functor AND 1, L_0x55c8d7e2e0f0, L_0x55c8d7e2e1e0, C4<1>, C4<1>;
L_0x55c8d7e2e310 .functor AND 1, L_0x55c8d7e2e3b0, L_0x55c8d7e2e4a0, C4<1>, C4<1>;
L_0x7f347c2d0180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55c8d7e2e5e0 .functor XOR 1, L_0x55c8d7e2e650, L_0x7f347c2d0180, C4<0>, C4<0>;
L_0x7f347c2d01c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55c8d7e2e790 .functor XOR 1, L_0x55c8d7e2e840, L_0x7f347c2d01c8, C4<0>, C4<0>;
L_0x7f347c2d0210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55c8d7e2e990 .functor XOR 1, L_0x55c8d7e2ea00, L_0x7f347c2d0210, C4<0>, C4<0>;
L_0x7f347c2d0258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55c8d7e2eb40 .functor XOR 1, L_0x55c8d7e2ec00, L_0x7f347c2d0258, C4<0>, C4<0>;
L_0x7f347c2d02a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55c8d7e2f050 .functor XOR 1, L_0x55c8d7e2f0f0, L_0x7f347c2d02a0, C4<0>, C4<0>;
L_0x7f347c2d02e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55c8d7e2f1e0 .functor XOR 1, L_0x55c8d7e2f2e0, L_0x7f347c2d02e8, C4<0>, C4<0>;
L_0x7f347c2d0330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55c8d7e2ef00 .functor XOR 1, L_0x55c8d7e2f480, L_0x7f347c2d0330, C4<0>, C4<0>;
L_0x7f347c2d0378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55c8d7e2f5c0 .functor XOR 1, L_0x55c8d7e2f6d0, L_0x7f347c2d0378, C4<0>, C4<0>;
L_0x55c8d7e2fab0 .functor AND 1, L_0x55c8d7e2f1e0, L_0x55c8d7e2e5e0, C4<1>, C4<1>;
L_0x55c8d7e2fbc0 .functor AND 1, L_0x55c8d7e2f050, L_0x55c8d7e2e790, C4<1>, C4<1>;
L_0x55c8d7e2f660 .functor AND 1, L_0x55c8d7e2ef00, L_0x55c8d7e2e990, C4<1>, C4<1>;
L_0x55c8d7e2fdf0 .functor AND 1, L_0x55c8d7e2f5c0, L_0x55c8d7e2eb40, C4<1>, C4<1>;
L_0x55c8d7e2ff90 .functor OR 1, L_0x55c8d7e2dbe0, L_0x55c8d7e2fab0, C4<0>, C4<0>;
L_0x55c8d7e300a0 .functor OR 1, L_0x55c8d7e2de30, L_0x55c8d7e2fbc0, C4<0>, C4<0>;
L_0x55c8d7e30250 .functor OR 1, L_0x55c8d7e2e080, L_0x55c8d7e2f660, C4<0>, C4<0>;
L_0x55c8d7e30360 .functor OR 1, L_0x55c8d7e2e310, L_0x55c8d7e2fdf0, C4<0>, C4<0>;
L_0x55c8d7e30520 .functor AND 1, L_0x55c8d7e301b0, L_0x55c8d7e2f5c0, C4<1>, C4<1>;
L_0x55c8d7e305e0 .functor AND 1, L_0x55c8d7e30760, L_0x55c8d7e2ef00, L_0x55c8d7e30360, C4<1>;
L_0x55c8d7e308f0 .functor AND 1, L_0x55c8d7e309b0, L_0x55c8d7e2f050, L_0x55c8d7e30360, L_0x55c8d7e30250;
L_0x55c8d7e30aa0/0/0 .functor AND 1, L_0x55c8d7e30be0, L_0x55c8d7e2f1e0, L_0x55c8d7e30360, L_0x55c8d7e30250;
L_0x55c8d7e30aa0/0/4 .functor AND 1, L_0x55c8d7e300a0, C4<1>, C4<1>, C4<1>;
L_0x55c8d7e30aa0 .functor AND 1, L_0x55c8d7e30aa0/0/0, L_0x55c8d7e30aa0/0/4, C4<1>, C4<1>;
L_0x55c8d7e30d80 .functor OR 1, L_0x55c8d7e30520, L_0x55c8d7e305e0, L_0x55c8d7e308f0, L_0x55c8d7e30aa0;
L_0x55c8d7e30f30 .functor AND 1, L_0x55c8d7e2ff90, L_0x55c8d7e300a0, L_0x55c8d7e30250, L_0x55c8d7e30360;
L_0x7f347c2d0450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55c8d7e310d0 .functor XOR 1, L_0x55c8d7e30850, L_0x7f347c2d0450, C4<0>, C4<0>;
L_0x7f347c2d0498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55c8d7e311e0 .functor XOR 1, L_0x55c8d7e31340, L_0x7f347c2d0498, C4<0>, C4<0>;
L_0x55c8d7e316d0 .functor AND 1, L_0x55c8d7e310d0, L_0x55c8d7e311e0, C4<1>, C4<1>;
v0x55c8d7db22c0_0 .net "A", 3 0, v0x55c8d7e28dd0_0;  alias, 1 drivers
v0x55c8d7dae140_0 .net "B", 3 0, v0x55c8d7e28f00_0;  alias, 1 drivers
v0x55c8d7dadfc0_0 .net "I0", 0 0, L_0x55c8d7e2ff90;  1 drivers
v0x55c8d7dabbd0_0 .net "I1", 0 0, L_0x55c8d7e300a0;  1 drivers
v0x55c8d7df2f20_0 .net "I2", 0 0, L_0x55c8d7e30250;  1 drivers
v0x55c8d7deeb70_0 .net "I3", 0 0, L_0x55c8d7e30360;  1 drivers
v0x55c8d7e1ca50_0 .net "Y", 4 0, L_0x55c8d7e31540;  alias, 1 drivers
v0x55c8d7e1cb30_0 .net *"_ivl_1", 0 0, L_0x55c8d7e2dc50;  1 drivers
v0x55c8d7e1cc10_0 .net *"_ivl_11", 0 0, L_0x55c8d7e2e1e0;  1 drivers
v0x55c8d7e1ccf0_0 .net *"_ivl_13", 0 0, L_0x55c8d7e2e3b0;  1 drivers
v0x55c8d7e1cdd0_0 .net *"_ivl_15", 0 0, L_0x55c8d7e2e4a0;  1 drivers
v0x55c8d7e1ceb0_0 .net *"_ivl_17", 0 0, L_0x55c8d7e2e650;  1 drivers
v0x55c8d7e1cf90_0 .net/2s *"_ivl_18", 0 0, L_0x7f347c2d0180;  1 drivers
v0x55c8d7e1d070_0 .net *"_ivl_21", 0 0, L_0x55c8d7e2e840;  1 drivers
v0x55c8d7e1d150_0 .net/2s *"_ivl_22", 0 0, L_0x7f347c2d01c8;  1 drivers
v0x55c8d7e1d230_0 .net *"_ivl_25", 0 0, L_0x55c8d7e2ea00;  1 drivers
v0x55c8d7e1d310_0 .net/2s *"_ivl_26", 0 0, L_0x7f347c2d0210;  1 drivers
v0x55c8d7e1d3f0_0 .net *"_ivl_29", 0 0, L_0x55c8d7e2ec00;  1 drivers
v0x55c8d7e1d4d0_0 .net *"_ivl_3", 0 0, L_0x55c8d7e2dd40;  1 drivers
v0x55c8d7e1d5b0_0 .net/2s *"_ivl_30", 0 0, L_0x7f347c2d0258;  1 drivers
v0x55c8d7e1d690_0 .net *"_ivl_33", 0 0, L_0x55c8d7e2f0f0;  1 drivers
v0x55c8d7e1d770_0 .net/2s *"_ivl_34", 0 0, L_0x7f347c2d02a0;  1 drivers
v0x55c8d7e1d850_0 .net *"_ivl_37", 0 0, L_0x55c8d7e2f2e0;  1 drivers
v0x55c8d7e1d930_0 .net/2s *"_ivl_38", 0 0, L_0x7f347c2d02e8;  1 drivers
v0x55c8d7e1da10_0 .net *"_ivl_41", 0 0, L_0x55c8d7e2f480;  1 drivers
v0x55c8d7e1daf0_0 .net/2s *"_ivl_42", 0 0, L_0x7f347c2d0330;  1 drivers
v0x55c8d7e1dbd0_0 .net *"_ivl_45", 0 0, L_0x55c8d7e2f6d0;  1 drivers
v0x55c8d7e1dcb0_0 .net/2s *"_ivl_46", 0 0, L_0x7f347c2d0378;  1 drivers
v0x55c8d7e1dd90_0 .net *"_ivl_5", 0 0, L_0x55c8d7e2dea0;  1 drivers
L_0x7f347c2d03c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c8d7e1de70_0 .net/2u *"_ivl_50", 0 0, L_0x7f347c2d03c0;  1 drivers
L_0x7f347c2d0408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c8d7e1df50_0 .net/2u *"_ivl_54", 0 0, L_0x7f347c2d0408;  1 drivers
v0x55c8d7e1e030_0 .net *"_ivl_57", 0 0, L_0x55c8d7e301b0;  1 drivers
v0x55c8d7e1e110_0 .net *"_ivl_59", 0 0, L_0x55c8d7e30760;  1 drivers
v0x55c8d7e1e1f0_0 .net *"_ivl_61", 0 0, L_0x55c8d7e309b0;  1 drivers
v0x55c8d7e1e2d0_0 .net *"_ivl_63", 0 0, L_0x55c8d7e30be0;  1 drivers
v0x55c8d7e1e3b0_0 .net *"_ivl_64", 0 0, L_0x55c8d7e30d80;  1 drivers
v0x55c8d7e1e490_0 .net *"_ivl_66", 0 0, L_0x55c8d7e30f30;  1 drivers
v0x55c8d7e1e570_0 .net *"_ivl_69", 0 0, L_0x55c8d7e30850;  1 drivers
v0x55c8d7e1e650_0 .net *"_ivl_7", 0 0, L_0x55c8d7e2df90;  1 drivers
v0x55c8d7e1e730_0 .net/2s *"_ivl_70", 0 0, L_0x7f347c2d0450;  1 drivers
v0x55c8d7e1e810_0 .net *"_ivl_73", 0 0, L_0x55c8d7e31340;  1 drivers
v0x55c8d7e1e8f0_0 .net/2s *"_ivl_74", 0 0, L_0x7f347c2d0498;  1 drivers
v0x55c8d7e1e9d0_0 .net *"_ivl_76", 0 0, L_0x55c8d7e316d0;  1 drivers
v0x55c8d7e1eab0_0 .net *"_ivl_9", 0 0, L_0x55c8d7e2e0f0;  1 drivers
v0x55c8d7e1eb90_0 .net "a0", 0 0, L_0x55c8d7e2dbe0;  1 drivers
v0x55c8d7e1ec50_0 .net "a1", 0 0, L_0x55c8d7e2de30;  1 drivers
v0x55c8d7e1ed10_0 .net "a2", 0 0, L_0x55c8d7e2e080;  1 drivers
v0x55c8d7e1edd0_0 .net "a3", 0 0, L_0x55c8d7e2e310;  1 drivers
v0x55c8d7e1ee90_0 .net "ab0", 0 0, L_0x55c8d7e2e5e0;  1 drivers
v0x55c8d7e1ef50_0 .net "ab1", 0 0, L_0x55c8d7e2e790;  1 drivers
v0x55c8d7e1f010_0 .net "ab2", 0 0, L_0x55c8d7e2e990;  1 drivers
v0x55c8d7e1f0d0_0 .net "ab3", 0 0, L_0x55c8d7e2eb40;  1 drivers
v0x55c8d7e1f190_0 .net "b0", 0 0, L_0x55c8d7e2fab0;  1 drivers
v0x55c8d7e1f250_0 .net "b1", 0 0, L_0x55c8d7e2fbc0;  1 drivers
v0x55c8d7e1f310_0 .net "b2", 0 0, L_0x55c8d7e2f660;  1 drivers
v0x55c8d7e1f3d0_0 .net "b3", 0 0, L_0x55c8d7e2fdf0;  1 drivers
v0x55c8d7e1f490_0 .net "hl0", 0 0, L_0x55c8d7e2f1e0;  1 drivers
v0x55c8d7e1f550_0 .net "hl1", 0 0, L_0x55c8d7e2f050;  1 drivers
v0x55c8d7e1f610_0 .net "hl2", 0 0, L_0x55c8d7e2ef00;  1 drivers
v0x55c8d7e1f6d0_0 .net "hl3", 0 0, L_0x55c8d7e2f5c0;  1 drivers
v0x55c8d7e1f790_0 .net "p31", 0 0, L_0x55c8d7e30520;  1 drivers
v0x55c8d7e1f850_0 .net "p32", 0 0, L_0x55c8d7e305e0;  1 drivers
v0x55c8d7e1f910_0 .net "p33", 0 0, L_0x55c8d7e308f0;  1 drivers
v0x55c8d7e1f9d0_0 .net "p34", 0 0, L_0x55c8d7e30aa0;  1 drivers
v0x55c8d7e1fa90_0 .net "y1l", 0 0, L_0x55c8d7e310d0;  1 drivers
v0x55c8d7e1fb50_0 .net "y2l", 0 0, L_0x55c8d7e311e0;  1 drivers
L_0x55c8d7e2dc50 .part v0x55c8d7e28dd0_0, 0, 1;
L_0x55c8d7e2dd40 .part v0x55c8d7e28f00_0, 0, 1;
L_0x55c8d7e2dea0 .part v0x55c8d7e28dd0_0, 1, 1;
L_0x55c8d7e2df90 .part v0x55c8d7e28f00_0, 1, 1;
L_0x55c8d7e2e0f0 .part v0x55c8d7e28dd0_0, 2, 1;
L_0x55c8d7e2e1e0 .part v0x55c8d7e28f00_0, 2, 1;
L_0x55c8d7e2e3b0 .part v0x55c8d7e28dd0_0, 3, 1;
L_0x55c8d7e2e4a0 .part v0x55c8d7e28f00_0, 3, 1;
L_0x55c8d7e2e650 .part v0x55c8d7e28dd0_0, 0, 1;
L_0x55c8d7e2e840 .part v0x55c8d7e28dd0_0, 1, 1;
L_0x55c8d7e2ea00 .part v0x55c8d7e28dd0_0, 2, 1;
L_0x55c8d7e2ec00 .part v0x55c8d7e28dd0_0, 3, 1;
L_0x55c8d7e2f0f0 .part v0x55c8d7e28f00_0, 1, 1;
L_0x55c8d7e2f2e0 .part v0x55c8d7e28f00_0, 0, 1;
L_0x55c8d7e2f480 .part v0x55c8d7e28f00_0, 2, 1;
L_0x55c8d7e2f6d0 .part v0x55c8d7e28f00_0, 3, 1;
L_0x55c8d7e301b0 .part v0x55c8d7e28dd0_0, 3, 1;
L_0x55c8d7e30760 .part v0x55c8d7e28dd0_0, 2, 1;
L_0x55c8d7e309b0 .part v0x55c8d7e28dd0_0, 1, 1;
L_0x55c8d7e30be0 .part v0x55c8d7e28dd0_0, 0, 1;
L_0x55c8d7e30850 .part L_0x55c8d7e31540, 1, 1;
L_0x55c8d7e31340 .part L_0x55c8d7e31540, 2, 1;
LS_0x55c8d7e31540_0_0 .concat8 [ 1 1 1 1], L_0x55c8d7e316d0, L_0x55c8d7e30f30, L_0x55c8d7e30d80, L_0x7f347c2d0408;
LS_0x55c8d7e31540_0_4 .concat8 [ 1 0 0 0], L_0x7f347c2d03c0;
L_0x55c8d7e31540 .concat8 [ 4 1 0 0], LS_0x55c8d7e31540_0_0, LS_0x55c8d7e31540_0_4;
S_0x55c8d7e1fc90 .scope module, "cf" "andg" 3 14, 5 1 0, S_0x55c8d7ddd210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "Y";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
L_0x55c8d7e31830 .functor AND 1, L_0x55c8d7e318a0, L_0x55c8d7e31990, C4<1>, C4<1>;
L_0x55c8d7e31a80 .functor AND 1, L_0x55c8d7e31af0, L_0x55c8d7e31be0, C4<1>, C4<1>;
L_0x55c8d7e31cd0 .functor AND 1, L_0x55c8d7e31d40, L_0x55c8d7e31e30, C4<1>, C4<1>;
L_0x55c8d7e31f60 .functor AND 1, L_0x55c8d7e31fd0, L_0x55c8d7e320c0, C4<1>, C4<1>;
v0x55c8d7e1fe70_0 .net "A", 3 0, v0x55c8d7e28dd0_0;  alias, 1 drivers
v0x55c8d7e1ff50_0 .net "B", 3 0, v0x55c8d7e28f00_0;  alias, 1 drivers
v0x55c8d7e1fff0_0 .net "Y", 4 0, L_0x55c8d7e32200;  alias, 1 drivers
v0x55c8d7e20090_0 .net *"_ivl_0", 0 0, L_0x55c8d7e31830;  1 drivers
v0x55c8d7e20170_0 .net *"_ivl_11", 0 0, L_0x55c8d7e31be0;  1 drivers
v0x55c8d7e202a0_0 .net *"_ivl_12", 0 0, L_0x55c8d7e31cd0;  1 drivers
v0x55c8d7e20380_0 .net *"_ivl_15", 0 0, L_0x55c8d7e31d40;  1 drivers
v0x55c8d7e20460_0 .net *"_ivl_17", 0 0, L_0x55c8d7e31e30;  1 drivers
v0x55c8d7e20540_0 .net *"_ivl_18", 0 0, L_0x55c8d7e31f60;  1 drivers
v0x55c8d7e20620_0 .net *"_ivl_21", 0 0, L_0x55c8d7e31fd0;  1 drivers
v0x55c8d7e20700_0 .net *"_ivl_23", 0 0, L_0x55c8d7e320c0;  1 drivers
L_0x7f347c2d04e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c8d7e207e0_0 .net/2u *"_ivl_27", 0 0, L_0x7f347c2d04e0;  1 drivers
v0x55c8d7e208c0_0 .net *"_ivl_3", 0 0, L_0x55c8d7e318a0;  1 drivers
v0x55c8d7e209a0_0 .net *"_ivl_5", 0 0, L_0x55c8d7e31990;  1 drivers
v0x55c8d7e20a80_0 .net *"_ivl_6", 0 0, L_0x55c8d7e31a80;  1 drivers
v0x55c8d7e20b60_0 .net *"_ivl_9", 0 0, L_0x55c8d7e31af0;  1 drivers
L_0x55c8d7e318a0 .part v0x55c8d7e28dd0_0, 0, 1;
L_0x55c8d7e31990 .part v0x55c8d7e28f00_0, 0, 1;
L_0x55c8d7e31af0 .part v0x55c8d7e28dd0_0, 1, 1;
L_0x55c8d7e31be0 .part v0x55c8d7e28f00_0, 1, 1;
L_0x55c8d7e31d40 .part v0x55c8d7e28dd0_0, 2, 1;
L_0x55c8d7e31e30 .part v0x55c8d7e28f00_0, 2, 1;
L_0x55c8d7e31fd0 .part v0x55c8d7e28dd0_0, 3, 1;
L_0x55c8d7e320c0 .part v0x55c8d7e28f00_0, 3, 1;
LS_0x55c8d7e32200_0_0 .concat8 [ 1 1 1 1], L_0x55c8d7e31830, L_0x55c8d7e31a80, L_0x55c8d7e31cd0, L_0x55c8d7e31f60;
LS_0x55c8d7e32200_0_4 .concat8 [ 1 0 0 0], L_0x7f347c2d04e0;
L_0x55c8d7e32200 .concat8 [ 4 1 0 0], LS_0x55c8d7e32200_0_0, LS_0x55c8d7e32200_0_4;
S_0x55c8d7e20cc0 .scope module, "x" "addsub" 3 12, 6 1 0, S_0x55c8d7ddd210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "M";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /OUTPUT 5 "Yp";
L_0x55c8d7e292d0 .functor XOR 1, L_0x55c8d7e29340, v0x55c8d7e28a80_0, C4<0>, C4<0>;
L_0x55c8d7e293e0 .functor XOR 1, L_0x55c8d7e29470, v0x55c8d7e28a80_0, C4<0>, C4<0>;
L_0x55c8d7e29510 .functor XOR 1, L_0x55c8d7e295b0, v0x55c8d7e28a80_0, C4<0>, C4<0>;
L_0x55c8d7e29890 .functor XOR 1, L_0x55c8d7e29980, v0x55c8d7e28a80_0, C4<0>, C4<0>;
L_0x55c8d7e2b150 .functor NOT 1, L_0x55c8d7e2b490, C4<0>, C4<0>, C4<0>;
L_0x55c8d7e2b5d0 .functor NOT 1, L_0x55c8d7e2b680, C4<0>, C4<0>, C4<0>;
L_0x55c8d7e2b800 .functor NOT 1, L_0x55c8d7e2b870, C4<0>, C4<0>, C4<0>;
L_0x55c8d7e2b960 .functor NOT 1, L_0x55c8d7e2ba20, C4<0>, C4<0>, C4<0>;
L_0x55c8d7e2bd40 .functor NOT 1, L_0x55c8d7e2be00, C4<0>, C4<0>, C4<0>;
v0x55c8d7e263c0_0 .net "A", 3 0, v0x55c8d7e28dd0_0;  alias, 1 drivers
v0x55c8d7e264f0_0 .net "B", 3 0, v0x55c8d7e28f00_0;  alias, 1 drivers
v0x55c8d7e26600_0 .net "M", 0 0, v0x55c8d7e28a80_0;  alias, 1 drivers
v0x55c8d7e266f0_0 .net "Yo", 4 0, L_0x55c8d7e2d7e0;  1 drivers
v0x55c8d7e267b0_0 .var "Yp", 4 0;
v0x55c8d7e268e0_0 .net *"_ivl_0", 0 0, L_0x55c8d7e292d0;  1 drivers
v0x55c8d7e269c0_0 .net *"_ivl_11", 0 0, L_0x55c8d7e295b0;  1 drivers
v0x55c8d7e26aa0_0 .net *"_ivl_12", 0 0, L_0x55c8d7e29890;  1 drivers
v0x55c8d7e26b80_0 .net *"_ivl_16", 0 0, L_0x55c8d7e29980;  1 drivers
v0x55c8d7e26cf0_0 .net *"_ivl_3", 0 0, L_0x55c8d7e29340;  1 drivers
v0x55c8d7e26dd0_0 .net *"_ivl_4", 0 0, L_0x55c8d7e293e0;  1 drivers
v0x55c8d7e26eb0_0 .net *"_ivl_44", 0 0, L_0x55c8d7e2b150;  1 drivers
v0x55c8d7e26f90_0 .net *"_ivl_47", 0 0, L_0x55c8d7e2b490;  1 drivers
v0x55c8d7e27070_0 .net *"_ivl_48", 0 0, L_0x55c8d7e2b5d0;  1 drivers
v0x55c8d7e27150_0 .net *"_ivl_51", 0 0, L_0x55c8d7e2b680;  1 drivers
v0x55c8d7e27230_0 .net *"_ivl_52", 0 0, L_0x55c8d7e2b800;  1 drivers
v0x55c8d7e27310_0 .net *"_ivl_55", 0 0, L_0x55c8d7e2b870;  1 drivers
v0x55c8d7e273f0_0 .net *"_ivl_56", 0 0, L_0x55c8d7e2b960;  1 drivers
v0x55c8d7e274d0_0 .net *"_ivl_59", 0 0, L_0x55c8d7e2ba20;  1 drivers
v0x55c8d7e275b0_0 .net *"_ivl_60", 0 0, L_0x55c8d7e2bd40;  1 drivers
v0x55c8d7e27690_0 .net *"_ivl_64", 0 0, L_0x55c8d7e2be00;  1 drivers
v0x55c8d7e27770_0 .net *"_ivl_7", 0 0, L_0x55c8d7e29470;  1 drivers
v0x55c8d7e27850_0 .net *"_ivl_8", 0 0, L_0x55c8d7e29510;  1 drivers
v0x55c8d7e27930_0 .net "b", 3 0, L_0x55c8d7e296a0;  1 drivers
v0x55c8d7e27a10_0 .net "c0", 0 0, L_0x55c8d7e29d80;  1 drivers
v0x55c8d7e27ab0_0 .net "c0p", 0 0, L_0x55c8d7e2c280;  1 drivers
v0x55c8d7e27ba0_0 .net "c1", 0 0, L_0x55c8d7e2a2f0;  1 drivers
v0x55c8d7e27c90_0 .net "c2", 0 0, L_0x55c8d7e2a820;  1 drivers
v0x55c8d7e27d80_0 .net "c2l", 0 0, L_0x55c8d7e2cba0;  1 drivers
v0x55c8d7e27e70_0 .net "c3l", 0 0, L_0x55c8d7e2d0b0;  1 drivers
v0x55c8d7e27f60_0 .net "cf3l", 0 0, L_0x55c8d7e2d680;  1 drivers
v0x55c8d7e28000_0 .net "cl1", 0 0, L_0x55c8d7e2c640;  1 drivers
v0x55c8d7e280f0_0 .net "k", 4 0, L_0x55c8d7e2bb60;  1 drivers
v0x55c8d7e281b0_0 .net "y", 4 0, L_0x55c8d7e2af20;  1 drivers
E_0x55c8d7dda690 .event edge, v0x55c8d7e213b0_0, v0x55c8d7e281b0_0, v0x55c8d7e266f0_0;
L_0x55c8d7e29340 .part v0x55c8d7e28f00_0, 0, 1;
L_0x55c8d7e29470 .part v0x55c8d7e28f00_0, 1, 1;
L_0x55c8d7e295b0 .part v0x55c8d7e28f00_0, 2, 1;
L_0x55c8d7e296a0 .concat8 [ 1 1 1 1], L_0x55c8d7e292d0, L_0x55c8d7e293e0, L_0x55c8d7e29510, L_0x55c8d7e29890;
L_0x55c8d7e29980 .part v0x55c8d7e28f00_0, 3, 1;
L_0x55c8d7e29e90 .part v0x55c8d7e28dd0_0, 0, 1;
L_0x55c8d7e29f70 .part L_0x55c8d7e296a0, 0, 1;
L_0x55c8d7e2a400 .part v0x55c8d7e28dd0_0, 1, 1;
L_0x55c8d7e2a4f0 .part L_0x55c8d7e296a0, 1, 1;
L_0x55c8d7e2a930 .part v0x55c8d7e28dd0_0, 2, 1;
L_0x55c8d7e2aa30 .part L_0x55c8d7e296a0, 2, 1;
LS_0x55c8d7e2af20_0_0 .concat8 [ 1 1 1 1], L_0x55c8d7e29ae0, L_0x55c8d7e2a0d0, L_0x55c8d7e2a600, L_0x55c8d7e2abd0;
LS_0x55c8d7e2af20_0_4 .concat8 [ 1 0 0 0], L_0x55c8d7e2ae10;
L_0x55c8d7e2af20 .concat8 [ 4 1 0 0], LS_0x55c8d7e2af20_0_0, LS_0x55c8d7e2af20_0_4;
L_0x55c8d7e2b1c0 .part v0x55c8d7e28dd0_0, 3, 1;
L_0x55c8d7e2b370 .part L_0x55c8d7e296a0, 3, 1;
L_0x55c8d7e2b490 .part L_0x55c8d7e2af20, 0, 1;
L_0x55c8d7e2b680 .part L_0x55c8d7e2af20, 1, 1;
L_0x55c8d7e2b870 .part L_0x55c8d7e2af20, 2, 1;
L_0x55c8d7e2ba20 .part L_0x55c8d7e2af20, 3, 1;
LS_0x55c8d7e2bb60_0_0 .concat8 [ 1 1 1 1], L_0x55c8d7e2b150, L_0x55c8d7e2b5d0, L_0x55c8d7e2b800, L_0x55c8d7e2b960;
LS_0x55c8d7e2bb60_0_4 .concat8 [ 1 0 0 0], L_0x55c8d7e2bd40;
L_0x55c8d7e2bb60 .concat8 [ 4 1 0 0], LS_0x55c8d7e2bb60_0_0, LS_0x55c8d7e2bb60_0_4;
L_0x55c8d7e2be00 .part L_0x55c8d7e2af20, 4, 1;
L_0x55c8d7e2bac0 .part L_0x55c8d7e2bb60, 0, 1;
L_0x55c8d7e2c750 .part L_0x55c8d7e2bb60, 1, 1;
L_0x55c8d7e2ccb0 .part L_0x55c8d7e2bb60, 2, 1;
L_0x55c8d7e2d1c0 .part L_0x55c8d7e2bb60, 3, 1;
LS_0x55c8d7e2d7e0_0_0 .concat8 [ 1 1 1 1], L_0x55c8d7e2c010, L_0x55c8d7e2c450, L_0x55c8d7e2c920, L_0x55c8d7e2ce50;
LS_0x55c8d7e2d7e0_0_4 .concat8 [ 1 0 0 0], L_0x55c8d7e2d3a0;
L_0x55c8d7e2d7e0 .concat8 [ 4 1 0 0], LS_0x55c8d7e2d7e0_0_0, LS_0x55c8d7e2d7e0_0_4;
L_0x55c8d7e2da10 .part L_0x55c8d7e2bb60, 4, 1;
S_0x55c8d7e20ee0 .scope module, "fa0" "fulladder" 6 11, 7 1 0, S_0x55c8d7e20cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "d";
L_0x55c8d7e29a70 .functor XOR 1, L_0x55c8d7e29e90, L_0x55c8d7e29f70, C4<0>, C4<0>;
L_0x55c8d7e29ae0 .functor XOR 1, L_0x55c8d7e29a70, v0x55c8d7e28a80_0, C4<0>, C4<0>;
L_0x55c8d7e29bd0 .functor AND 1, L_0x55c8d7e29e90, L_0x55c8d7e29f70, C4<1>, C4<1>;
L_0x55c8d7e29ce0 .functor AND 1, L_0x55c8d7e29a70, v0x55c8d7e28a80_0, C4<1>, C4<1>;
L_0x55c8d7e29d80 .functor XOR 1, L_0x55c8d7e29bd0, L_0x55c8d7e29ce0, C4<0>, C4<0>;
v0x55c8d7e21140_0 .net "a", 0 0, L_0x55c8d7e29e90;  1 drivers
v0x55c8d7e21220_0 .net "b", 0 0, L_0x55c8d7e29f70;  1 drivers
v0x55c8d7e212e0_0 .net "c", 0 0, L_0x55c8d7e29d80;  alias, 1 drivers
v0x55c8d7e213b0_0 .net "d", 0 0, v0x55c8d7e28a80_0;  alias, 1 drivers
v0x55c8d7e21470_0 .net "h", 0 0, L_0x55c8d7e29ce0;  1 drivers
v0x55c8d7e21580_0 .net "p", 0 0, L_0x55c8d7e29bd0;  1 drivers
v0x55c8d7e21640_0 .net "s", 0 0, L_0x55c8d7e29ae0;  1 drivers
v0x55c8d7e21700_0 .net "s0", 0 0, L_0x55c8d7e29a70;  1 drivers
S_0x55c8d7e21860 .scope module, "fa1" "fulladder" 6 12, 7 1 0, S_0x55c8d7e20cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "d";
L_0x55c8d7e2a060 .functor XOR 1, L_0x55c8d7e2a400, L_0x55c8d7e2a4f0, C4<0>, C4<0>;
L_0x55c8d7e2a0d0 .functor XOR 1, L_0x55c8d7e2a060, L_0x55c8d7e29d80, C4<0>, C4<0>;
L_0x55c8d7e2a190 .functor AND 1, L_0x55c8d7e2a400, L_0x55c8d7e2a4f0, C4<1>, C4<1>;
L_0x55c8d7e2a250 .functor AND 1, L_0x55c8d7e2a060, L_0x55c8d7e29d80, C4<1>, C4<1>;
L_0x55c8d7e2a2f0 .functor XOR 1, L_0x55c8d7e2a190, L_0x55c8d7e2a250, C4<0>, C4<0>;
v0x55c8d7e21ae0_0 .net "a", 0 0, L_0x55c8d7e2a400;  1 drivers
v0x55c8d7e21ba0_0 .net "b", 0 0, L_0x55c8d7e2a4f0;  1 drivers
v0x55c8d7e21c60_0 .net "c", 0 0, L_0x55c8d7e2a2f0;  alias, 1 drivers
v0x55c8d7e21d30_0 .net "d", 0 0, L_0x55c8d7e29d80;  alias, 1 drivers
v0x55c8d7e21e00_0 .net "h", 0 0, L_0x55c8d7e2a250;  1 drivers
v0x55c8d7e21ef0_0 .net "p", 0 0, L_0x55c8d7e2a190;  1 drivers
v0x55c8d7e21fb0_0 .net "s", 0 0, L_0x55c8d7e2a0d0;  1 drivers
v0x55c8d7e22070_0 .net "s0", 0 0, L_0x55c8d7e2a060;  1 drivers
S_0x55c8d7e221d0 .scope module, "fa2" "fulladder" 6 13, 7 1 0, S_0x55c8d7e20cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "d";
L_0x55c8d7e2a590 .functor XOR 1, L_0x55c8d7e2a930, L_0x55c8d7e2aa30, C4<0>, C4<0>;
L_0x55c8d7e2a600 .functor XOR 1, L_0x55c8d7e2a590, L_0x55c8d7e2a2f0, C4<0>, C4<0>;
L_0x55c8d7e2a6c0 .functor AND 1, L_0x55c8d7e2a930, L_0x55c8d7e2aa30, C4<1>, C4<1>;
L_0x55c8d7e2a780 .functor AND 1, L_0x55c8d7e2a590, L_0x55c8d7e2a2f0, C4<1>, C4<1>;
L_0x55c8d7e2a820 .functor XOR 1, L_0x55c8d7e2a6c0, L_0x55c8d7e2a780, C4<0>, C4<0>;
v0x55c8d7e22460_0 .net "a", 0 0, L_0x55c8d7e2a930;  1 drivers
v0x55c8d7e22520_0 .net "b", 0 0, L_0x55c8d7e2aa30;  1 drivers
v0x55c8d7e225e0_0 .net "c", 0 0, L_0x55c8d7e2a820;  alias, 1 drivers
v0x55c8d7e226b0_0 .net "d", 0 0, L_0x55c8d7e2a2f0;  alias, 1 drivers
v0x55c8d7e22780_0 .net "h", 0 0, L_0x55c8d7e2a780;  1 drivers
v0x55c8d7e22870_0 .net "p", 0 0, L_0x55c8d7e2a6c0;  1 drivers
v0x55c8d7e22930_0 .net "s", 0 0, L_0x55c8d7e2a600;  1 drivers
v0x55c8d7e229f0_0 .net "s0", 0 0, L_0x55c8d7e2a590;  1 drivers
S_0x55c8d7e22b50 .scope module, "fa3" "fulladder" 6 14, 7 1 0, S_0x55c8d7e20cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "d";
L_0x55c8d7e2ab60 .functor XOR 1, L_0x55c8d7e2b1c0, L_0x55c8d7e2b370, C4<0>, C4<0>;
L_0x55c8d7e2abd0 .functor XOR 1, L_0x55c8d7e2ab60, L_0x55c8d7e2a820, C4<0>, C4<0>;
L_0x55c8d7e2ad00 .functor AND 1, L_0x55c8d7e2b1c0, L_0x55c8d7e2b370, C4<1>, C4<1>;
L_0x55c8d7e2ad70 .functor AND 1, L_0x55c8d7e2ab60, L_0x55c8d7e2a820, C4<1>, C4<1>;
L_0x55c8d7e2ae10 .functor XOR 1, L_0x55c8d7e2ad00, L_0x55c8d7e2ad70, C4<0>, C4<0>;
v0x55c8d7e22db0_0 .net "a", 0 0, L_0x55c8d7e2b1c0;  1 drivers
v0x55c8d7e22e90_0 .net "b", 0 0, L_0x55c8d7e2b370;  1 drivers
v0x55c8d7e22f50_0 .net "c", 0 0, L_0x55c8d7e2ae10;  1 drivers
v0x55c8d7e23020_0 .net "d", 0 0, L_0x55c8d7e2a820;  alias, 1 drivers
v0x55c8d7e230f0_0 .net "h", 0 0, L_0x55c8d7e2ad70;  1 drivers
v0x55c8d7e231e0_0 .net "p", 0 0, L_0x55c8d7e2ad00;  1 drivers
v0x55c8d7e232a0_0 .net "s", 0 0, L_0x55c8d7e2abd0;  1 drivers
v0x55c8d7e23360_0 .net "s0", 0 0, L_0x55c8d7e2ab60;  1 drivers
S_0x55c8d7e234c0 .scope module, "g81h" "fulladder" 6 25, 7 1 0, S_0x55c8d7e20cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "d";
L_0x7f347c2d0138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55c8d7e2d330 .functor XOR 1, L_0x55c8d7e2da10, L_0x7f347c2d0138, C4<0>, C4<0>;
L_0x55c8d7e2d3a0 .functor XOR 1, L_0x55c8d7e2d330, L_0x55c8d7e2d0b0, C4<0>, C4<0>;
L_0x55c8d7e2d520 .functor AND 1, L_0x55c8d7e2da10, L_0x7f347c2d0138, C4<1>, C4<1>;
L_0x55c8d7e2d5e0 .functor AND 1, L_0x55c8d7e2d330, L_0x55c8d7e2d0b0, C4<1>, C4<1>;
L_0x55c8d7e2d680 .functor XOR 1, L_0x55c8d7e2d520, L_0x55c8d7e2d5e0, C4<0>, C4<0>;
v0x55c8d7e23770_0 .net "a", 0 0, L_0x55c8d7e2da10;  1 drivers
v0x55c8d7e23850_0 .net "b", 0 0, L_0x7f347c2d0138;  1 drivers
v0x55c8d7e23910_0 .net "c", 0 0, L_0x55c8d7e2d680;  alias, 1 drivers
v0x55c8d7e239b0_0 .net "d", 0 0, L_0x55c8d7e2d0b0;  alias, 1 drivers
v0x55c8d7e23a70_0 .net "h", 0 0, L_0x55c8d7e2d5e0;  1 drivers
v0x55c8d7e23b80_0 .net "p", 0 0, L_0x55c8d7e2d520;  1 drivers
v0x55c8d7e23c40_0 .net "s", 0 0, L_0x55c8d7e2d3a0;  1 drivers
v0x55c8d7e23d00_0 .net "s0", 0 0, L_0x55c8d7e2d330;  1 drivers
S_0x55c8d7e23e60 .scope module, "gh" "fulladder" 6 21, 7 1 0, S_0x55c8d7e20cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "d";
L_0x7f347c2d0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55c8d7e2bfa0 .functor XOR 1, L_0x55c8d7e2bac0, L_0x7f347c2d0018, C4<0>, C4<0>;
L_0x55c8d7e2c010 .functor XOR 1, L_0x55c8d7e2bfa0, v0x55c8d7e28a80_0, C4<0>, C4<0>;
L_0x55c8d7e2c0d0 .functor AND 1, L_0x55c8d7e2bac0, L_0x7f347c2d0018, C4<1>, C4<1>;
L_0x55c8d7e2c1e0 .functor AND 1, L_0x55c8d7e2bfa0, v0x55c8d7e28a80_0, C4<1>, C4<1>;
L_0x55c8d7e2c280 .functor XOR 1, L_0x55c8d7e2c0d0, L_0x55c8d7e2c1e0, C4<0>, C4<0>;
v0x55c8d7e240c0_0 .net "a", 0 0, L_0x55c8d7e2bac0;  1 drivers
v0x55c8d7e241a0_0 .net "b", 0 0, L_0x7f347c2d0018;  1 drivers
v0x55c8d7e24260_0 .net "c", 0 0, L_0x55c8d7e2c280;  alias, 1 drivers
v0x55c8d7e24330_0 .net "d", 0 0, v0x55c8d7e28a80_0;  alias, 1 drivers
v0x55c8d7e24400_0 .net "h", 0 0, L_0x55c8d7e2c1e0;  1 drivers
v0x55c8d7e244f0_0 .net "p", 0 0, L_0x55c8d7e2c0d0;  1 drivers
v0x55c8d7e245b0_0 .net "s", 0 0, L_0x55c8d7e2c010;  1 drivers
v0x55c8d7e24670_0 .net "s0", 0 0, L_0x55c8d7e2bfa0;  1 drivers
S_0x55c8d7e247d0 .scope module, "gh1" "fulladder" 6 23, 7 1 0, S_0x55c8d7e20cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "d";
L_0x7f347c2d00a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55c8d7e2c8b0 .functor XOR 1, L_0x55c8d7e2ccb0, L_0x7f347c2d00a8, C4<0>, C4<0>;
L_0x55c8d7e2c920 .functor XOR 1, L_0x55c8d7e2c8b0, L_0x55c8d7e2c640, C4<0>, C4<0>;
L_0x55c8d7e2ca70 .functor AND 1, L_0x55c8d7e2ccb0, L_0x7f347c2d00a8, C4<1>, C4<1>;
L_0x55c8d7e2cb30 .functor AND 1, L_0x55c8d7e2c8b0, L_0x55c8d7e2c640, C4<1>, C4<1>;
L_0x55c8d7e2cba0 .functor XOR 1, L_0x55c8d7e2ca70, L_0x55c8d7e2cb30, C4<0>, C4<0>;
v0x55c8d7e24a30_0 .net "a", 0 0, L_0x55c8d7e2ccb0;  1 drivers
v0x55c8d7e24b10_0 .net "b", 0 0, L_0x7f347c2d00a8;  1 drivers
v0x55c8d7e24bd0_0 .net "c", 0 0, L_0x55c8d7e2cba0;  alias, 1 drivers
v0x55c8d7e24ca0_0 .net "d", 0 0, L_0x55c8d7e2c640;  alias, 1 drivers
v0x55c8d7e24d60_0 .net "h", 0 0, L_0x55c8d7e2cb30;  1 drivers
v0x55c8d7e24e70_0 .net "p", 0 0, L_0x55c8d7e2ca70;  1 drivers
v0x55c8d7e24f30_0 .net "s", 0 0, L_0x55c8d7e2c920;  1 drivers
v0x55c8d7e24ff0_0 .net "s0", 0 0, L_0x55c8d7e2c8b0;  1 drivers
S_0x55c8d7e25150 .scope module, "gh1h" "fulladder" 6 24, 7 1 0, S_0x55c8d7e20cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "d";
L_0x7f347c2d00f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55c8d7e2cde0 .functor XOR 1, L_0x55c8d7e2d1c0, L_0x7f347c2d00f0, C4<0>, C4<0>;
L_0x55c8d7e2ce50 .functor XOR 1, L_0x55c8d7e2cde0, L_0x55c8d7e2cba0, C4<0>, C4<0>;
L_0x55c8d7e2cf50 .functor AND 1, L_0x55c8d7e2d1c0, L_0x7f347c2d00f0, C4<1>, C4<1>;
L_0x55c8d7e2d010 .functor AND 1, L_0x55c8d7e2cde0, L_0x55c8d7e2cba0, C4<1>, C4<1>;
L_0x55c8d7e2d0b0 .functor XOR 1, L_0x55c8d7e2cf50, L_0x55c8d7e2d010, C4<0>, C4<0>;
v0x55c8d7e253b0_0 .net "a", 0 0, L_0x55c8d7e2d1c0;  1 drivers
v0x55c8d7e25490_0 .net "b", 0 0, L_0x7f347c2d00f0;  1 drivers
v0x55c8d7e25550_0 .net "c", 0 0, L_0x55c8d7e2d0b0;  alias, 1 drivers
v0x55c8d7e25650_0 .net "d", 0 0, L_0x55c8d7e2cba0;  alias, 1 drivers
v0x55c8d7e25720_0 .net "h", 0 0, L_0x55c8d7e2d010;  1 drivers
v0x55c8d7e25810_0 .net "p", 0 0, L_0x55c8d7e2cf50;  1 drivers
v0x55c8d7e258b0_0 .net "s", 0 0, L_0x55c8d7e2ce50;  1 drivers
v0x55c8d7e25950_0 .net "s0", 0 0, L_0x55c8d7e2cde0;  1 drivers
S_0x55c8d7e25ab0 .scope module, "gh2" "fulladder" 6 22, 7 1 0, S_0x55c8d7e20cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "d";
L_0x7f347c2d0060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55c8d7e2c3e0 .functor XOR 1, L_0x55c8d7e2c750, L_0x7f347c2d0060, C4<0>, C4<0>;
L_0x55c8d7e2c450 .functor XOR 1, L_0x55c8d7e2c3e0, L_0x55c8d7e2c280, C4<0>, C4<0>;
L_0x55c8d7e2c510 .functor AND 1, L_0x55c8d7e2c750, L_0x7f347c2d0060, C4<1>, C4<1>;
L_0x55c8d7e2c5d0 .functor AND 1, L_0x55c8d7e2c3e0, L_0x55c8d7e2c280, C4<1>, C4<1>;
L_0x55c8d7e2c640 .functor XOR 1, L_0x55c8d7e2c510, L_0x55c8d7e2c5d0, C4<0>, C4<0>;
v0x55c8d7e25d10_0 .net "a", 0 0, L_0x55c8d7e2c750;  1 drivers
v0x55c8d7e25df0_0 .net "b", 0 0, L_0x7f347c2d0060;  1 drivers
v0x55c8d7e25eb0_0 .net "c", 0 0, L_0x55c8d7e2c640;  alias, 1 drivers
v0x55c8d7e25fb0_0 .net "d", 0 0, L_0x55c8d7e2c280;  alias, 1 drivers
v0x55c8d7e26080_0 .net "h", 0 0, L_0x55c8d7e2c5d0;  1 drivers
v0x55c8d7e26120_0 .net "p", 0 0, L_0x55c8d7e2c510;  1 drivers
v0x55c8d7e261c0_0 .net "s", 0 0, L_0x55c8d7e2c450;  1 drivers
v0x55c8d7e26260_0 .net "s0", 0 0, L_0x55c8d7e2c3e0;  1 drivers
    .scope S_0x55c8d7e20cc0;
T_0 ;
    %wait E_0x55c8d7dda690;
    %load/vec4 v0x55c8d7e26600_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c8d7e281b0_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c8d7e267b0_0, 0;
    %load/vec4 v0x55c8d7e281b0_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c8d7e267b0_0, 4, 5;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55c8d7e26600_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c8d7e281b0_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55c8d7e266f0_0;
    %assign/vec4 v0x55c8d7e267b0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x55c8d7e281b0_0;
    %assign/vec4 v0x55c8d7e267b0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55c8d7ddd210;
T_1 ;
    %wait E_0x55c8d7d9f2d0;
    %load/vec4 v0x55c8d7e283d0_0;
    %nor/r;
    %load/vec4 v0x55c8d7e28720_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55c8d7e287e0_0;
    %store/vec4 v0x55c8d7e28490_0, 0, 5;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55c8d7e28310_0;
    %nor/r;
    %load/vec4 v0x55c8d7e283d0_0;
    %and;
    %load/vec4 v0x55c8d7e28720_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55c8d7e288a0_0;
    %store/vec4 v0x55c8d7e28490_0, 0, 5;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55c8d7e28310_0;
    %load/vec4 v0x55c8d7e283d0_0;
    %and;
    %load/vec4 v0x55c8d7e28720_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55c8d7e28940_0;
    %store/vec4 v0x55c8d7e28490_0, 0, 5;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c8d7e28490_0, 0, 5;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55c8d7ddddf0;
T_2 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c8d7e29030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c8d7e28a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c8d7e28bd0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %vpi_call 2 19 "$dumpfile", "output.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", v0x55c8d7e28bd0_0, v0x55c8d7e28bd0_0, v0x55c8d7e28a80_0, v0x55c8d7e28dd0_0, v0x55c8d7e28f00_0, v0x55c8d7e28c90_0 {0 0 0};
    %vpi_call 2 21 "$monitor", " S1 =%b;S0 =%b; a = %b;b = %b; Y=%b; Y4=%b", v0x55c8d7e28bd0_0, v0x55c8d7e28a80_0, v0x55c8d7e28dd0_0, v0x55c8d7e28f00_0, &PV<v0x55c8d7e28c90_0, 0, 4>, &PV<v0x55c8d7e28c90_0, 4, 1> {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55c8d7e28dd0_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55c8d7e28f00_0, 0, 4;
    %delay 5, 0;
    %vpi_call 2 105 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./mux.v";
    "./comp.v";
    "./andg.v";
    "./addsub.v";
    "./fulladder.v";
