--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml mlx90640_core.twx mlx90640_core.ncd -o
mlx90640_core.twr mlx90640_core.pcf

Design file:              mlx90640_core.ncd
Physical constraint file: mlx90640_core.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock i_clock
----------------+------------+------------+------------------+--------+
                |Max Setup to|Max Hold to |                  | Clock  |
Source          | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
----------------+------------+------------+------------------+--------+
data_addr<0>    |   -0.926(R)|    3.469(R)|i_clock_IBUF      |   0.000|
data_addr<1>    |   -0.919(R)|    3.251(R)|i_clock_IBUF      |   0.000|
data_addr<2>    |   -0.833(R)|    3.222(R)|i_clock_IBUF      |   0.000|
data_addr<3>    |   -0.941(R)|    3.133(R)|i_clock_IBUF      |   0.000|
data_addr<4>    |   -0.961(R)|    3.281(R)|i_clock_IBUF      |   0.000|
data_addr<5>    |   -1.000(R)|    3.333(R)|i_clock_IBUF      |   0.000|
data_addr<6>    |   -0.977(R)|    3.310(R)|i_clock_IBUF      |   0.000|
data_addr<7>    |   -1.182(R)|    3.499(R)|i_clock_IBUF      |   0.000|
data_addr<8>    |   -1.033(R)|    3.402(R)|i_clock_IBUF      |   0.000|
data_addr<9>    |   -0.715(R)|    2.668(R)|i_clock_IBUF      |   0.000|
i2c_mem_douta<0>|    3.056(R)|    3.309(R)|i_clock_IBUF      |   0.000|
i2c_mem_douta<1>|    3.971(R)|    3.009(R)|i_clock_IBUF      |   0.000|
i2c_mem_douta<2>|    4.120(R)|    3.141(R)|i_clock_IBUF      |   0.000|
i2c_mem_douta<3>|    4.037(R)|    2.980(R)|i_clock_IBUF      |   0.000|
i2c_mem_douta<4>|    2.421(R)|    2.918(R)|i_clock_IBUF      |   0.000|
i2c_mem_douta<5>|    6.014(R)|    3.530(R)|i_clock_IBUF      |   0.000|
i2c_mem_douta<6>|    4.822(R)|    3.280(R)|i_clock_IBUF      |   0.000|
i2c_mem_douta<7>|    2.302(R)|    3.286(R)|i_clock_IBUF      |   0.000|
i_reset         |   13.794(R)|    2.643(R)|i_clock_IBUF      |   0.000|
i_run           |   -1.845(R)|    3.577(R)|i_clock_IBUF      |   0.000|
----------------+------------+------------+------------------+--------+

Clock i_clock to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
a<0>             |   31.735(R)|i_clock_IBUF      |   0.000|
a<1>             |   31.457(R)|i_clock_IBUF      |   0.000|
a<2>             |   31.449(R)|i_clock_IBUF      |   0.000|
a<3>             |   31.477(R)|i_clock_IBUF      |   0.000|
a<4>             |   31.553(R)|i_clock_IBUF      |   0.000|
a<5>             |   32.163(R)|i_clock_IBUF      |   0.000|
a<6>             |   31.495(R)|i_clock_IBUF      |   0.000|
a<7>             |   31.414(R)|i_clock_IBUF      |   0.000|
a<8>             |   31.404(R)|i_clock_IBUF      |   0.000|
a<9>             |   30.830(R)|i_clock_IBUF      |   0.000|
a<10>            |   31.372(R)|i_clock_IBUF      |   0.000|
a<11>            |   31.493(R)|i_clock_IBUF      |   0.000|
a<12>            |   30.942(R)|i_clock_IBUF      |   0.000|
a<13>            |   30.561(R)|i_clock_IBUF      |   0.000|
a<14>            |   30.047(R)|i_clock_IBUF      |   0.000|
a<15>            |   30.793(R)|i_clock_IBUF      |   0.000|
a<16>            |   30.896(R)|i_clock_IBUF      |   0.000|
a<17>            |   30.600(R)|i_clock_IBUF      |   0.000|
a<18>            |   30.113(R)|i_clock_IBUF      |   0.000|
a<19>            |   30.098(R)|i_clock_IBUF      |   0.000|
a<20>            |   30.394(R)|i_clock_IBUF      |   0.000|
a<21>            |   31.157(R)|i_clock_IBUF      |   0.000|
a<22>            |   30.090(R)|i_clock_IBUF      |   0.000|
a<23>            |   30.718(R)|i_clock_IBUF      |   0.000|
a<24>            |   31.411(R)|i_clock_IBUF      |   0.000|
a<25>            |   31.966(R)|i_clock_IBUF      |   0.000|
a<26>            |   30.578(R)|i_clock_IBUF      |   0.000|
a<27>            |   30.748(R)|i_clock_IBUF      |   0.000|
a<28>            |   30.848(R)|i_clock_IBUF      |   0.000|
a<29>            |   30.830(R)|i_clock_IBUF      |   0.000|
a<30>            |   32.054(R)|i_clock_IBUF      |   0.000|
a<31>            |   29.814(R)|i_clock_IBUF      |   0.000|
b<0>             |   29.503(R)|i_clock_IBUF      |   0.000|
b<1>             |   31.038(R)|i_clock_IBUF      |   0.000|
b<2>             |   30.612(R)|i_clock_IBUF      |   0.000|
b<3>             |   29.803(R)|i_clock_IBUF      |   0.000|
b<4>             |   29.296(R)|i_clock_IBUF      |   0.000|
b<5>             |   30.047(R)|i_clock_IBUF      |   0.000|
b<6>             |   29.681(R)|i_clock_IBUF      |   0.000|
b<7>             |   29.127(R)|i_clock_IBUF      |   0.000|
b<8>             |   28.914(R)|i_clock_IBUF      |   0.000|
b<9>             |   29.421(R)|i_clock_IBUF      |   0.000|
b<10>            |   29.521(R)|i_clock_IBUF      |   0.000|
b<11>            |   29.533(R)|i_clock_IBUF      |   0.000|
b<12>            |   29.730(R)|i_clock_IBUF      |   0.000|
b<13>            |   30.423(R)|i_clock_IBUF      |   0.000|
b<14>            |   29.353(R)|i_clock_IBUF      |   0.000|
b<15>            |   30.057(R)|i_clock_IBUF      |   0.000|
b<16>            |   29.935(R)|i_clock_IBUF      |   0.000|
b<17>            |   28.739(R)|i_clock_IBUF      |   0.000|
b<18>            |   31.629(R)|i_clock_IBUF      |   0.000|
b<19>            |   30.527(R)|i_clock_IBUF      |   0.000|
b<20>            |   29.160(R)|i_clock_IBUF      |   0.000|
b<21>            |   29.908(R)|i_clock_IBUF      |   0.000|
b<22>            |   30.427(R)|i_clock_IBUF      |   0.000|
b<23>            |   30.364(R)|i_clock_IBUF      |   0.000|
b<24>            |   30.677(R)|i_clock_IBUF      |   0.000|
b<25>            |   29.969(R)|i_clock_IBUF      |   0.000|
b<26>            |   30.345(R)|i_clock_IBUF      |   0.000|
b<27>            |   30.124(R)|i_clock_IBUF      |   0.000|
b<28>            |   28.496(R)|i_clock_IBUF      |   0.000|
b<29>            |   28.783(R)|i_clock_IBUF      |   0.000|
b<30>            |   29.550(R)|i_clock_IBUF      |   0.000|
b<31>            |   30.144(R)|i_clock_IBUF      |   0.000|
ce               |   28.266(R)|i_clock_IBUF      |   0.000|
data_out<0>      |   15.428(R)|i_clock_IBUF      |   0.000|
data_out<1>      |   14.873(R)|i_clock_IBUF      |   0.000|
data_out<2>      |   15.060(R)|i_clock_IBUF      |   0.000|
data_out<3>      |   14.876(R)|i_clock_IBUF      |   0.000|
data_out<4>      |   14.615(R)|i_clock_IBUF      |   0.000|
data_out<5>      |   15.063(R)|i_clock_IBUF      |   0.000|
data_out<6>      |   14.789(R)|i_clock_IBUF      |   0.000|
data_out<7>      |   14.571(R)|i_clock_IBUF      |   0.000|
data_out<8>      |   14.922(R)|i_clock_IBUF      |   0.000|
data_out<9>      |   14.904(R)|i_clock_IBUF      |   0.000|
data_out<10>     |   14.999(R)|i_clock_IBUF      |   0.000|
data_out<11>     |   14.544(R)|i_clock_IBUF      |   0.000|
data_out<12>     |   14.545(R)|i_clock_IBUF      |   0.000|
data_out<13>     |   14.792(R)|i_clock_IBUF      |   0.000|
data_out<14>     |   14.739(R)|i_clock_IBUF      |   0.000|
data_out<15>     |   14.414(R)|i_clock_IBUF      |   0.000|
data_out<16>     |   14.210(R)|i_clock_IBUF      |   0.000|
data_out<17>     |   14.555(R)|i_clock_IBUF      |   0.000|
data_out<18>     |   14.743(R)|i_clock_IBUF      |   0.000|
data_out<19>     |   14.137(R)|i_clock_IBUF      |   0.000|
data_out<20>     |   14.651(R)|i_clock_IBUF      |   0.000|
data_out<21>     |   14.528(R)|i_clock_IBUF      |   0.000|
data_out<22>     |   14.458(R)|i_clock_IBUF      |   0.000|
data_out<23>     |   14.977(R)|i_clock_IBUF      |   0.000|
data_out<24>     |   14.301(R)|i_clock_IBUF      |   0.000|
data_out<25>     |   14.408(R)|i_clock_IBUF      |   0.000|
data_out<26>     |   14.534(R)|i_clock_IBUF      |   0.000|
data_out<27>     |   14.719(R)|i_clock_IBUF      |   0.000|
data_out<28>     |   14.612(R)|i_clock_IBUF      |   0.000|
data_out<29>     |   14.866(R)|i_clock_IBUF      |   0.000|
data_out<30>     |   14.326(R)|i_clock_IBUF      |   0.000|
data_out<31>     |   14.506(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<0> |   21.066(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<1> |   21.721(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<2> |   21.076(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<3> |   20.175(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<4> |   20.131(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<5> |   19.943(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<6> |   20.386(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<7> |   20.438(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<8> |   16.734(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<9> |   16.889(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<10>|   19.940(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<11>|   20.184(R)|i_clock_IBUF      |   0.000|
i2c_mem_ena      |   19.674(R)|i_clock_IBUF      |   0.000|
o_rdy            |   11.641(R)|i_clock_IBUF      |   0.000|
ond              |   31.584(R)|i_clock_IBUF      |   0.000|
sclr             |   30.760(R)|i_clock_IBUF      |   0.000|
t<0>             |   28.796(R)|i_clock_IBUF      |   0.000|
t<1>             |   29.483(R)|i_clock_IBUF      |   0.000|
t<2>             |   27.848(R)|i_clock_IBUF      |   0.000|
t<3>             |   27.643(R)|i_clock_IBUF      |   0.000|
t<4>             |   27.605(R)|i_clock_IBUF      |   0.000|
t<5>             |   27.041(R)|i_clock_IBUF      |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    8.999|    0.851|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Sep 28 17:02:20 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 664 MB



