

================================================================
== Vivado HLS Report for 'max_pool_2'
================================================================
* Date:           Mon Aug  5 20:09:24 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       mp_2_fp3_ap_d1_r2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.289|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  406|  406|  406|  406|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  404|  404|         6|          1|          1|   400|    yes   |
        +---------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    600|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     264|    956|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    102|    -|
|Register         |        0|      -|     469|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     733|   1722|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+----+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +---------------------------+----------------------+---------+-------+----+-----+-----+
    |cnn_fcmp_32ns_32neOg_U107  |cnn_fcmp_32ns_32neOg  |        0|      0|  66|  239|    0|
    |cnn_fcmp_32ns_32neOg_U108  |cnn_fcmp_32ns_32neOg  |        0|      0|  66|  239|    0|
    |cnn_fcmp_32ns_32neOg_U109  |cnn_fcmp_32ns_32neOg  |        0|      0|  66|  239|    0|
    |cnn_fcmp_32ns_32neOg_U110  |cnn_fcmp_32ns_32neOg  |        0|      0|  66|  239|    0|
    +---------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                      |                      |        0|      0| 264|  956|    0|
    +---------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln29_fu_321_p2       |     *    |      0|  0|  13|           4|           3|
    |add_ln10_fu_233_p2       |     +    |      0|  0|  15|           9|           1|
    |add_ln13_fu_408_p2       |     +    |      0|  0|  15|           1|           6|
    |add_ln29_1_fu_357_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln29_2_fu_378_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln29_3_fu_396_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln29_fu_339_p2       |     +    |      0|  0|  15|           7|           7|
    |add_ln36_1_fu_452_p2     |     +    |      0|  0|  12|           6|           6|
    |add_ln36_2_fu_466_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln36_fu_439_p2       |     +    |      0|  0|  12|           6|           6|
    |c_fu_402_p2              |     +    |      0|  0|  12|           1|           3|
    |f_fu_239_p2              |     +    |      0|  0|  15|           1|           5|
    |r_fu_289_p2              |     +    |      0|  0|  12|           1|           3|
    |and_ln29_1_fu_591_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_2_fu_597_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_3_fu_680_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_4_fu_686_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_5_fu_769_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_6_fu_775_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_7_fu_283_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_fu_507_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_227_p2      |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln13_fu_245_p2      |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln16_fu_277_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln29_10_fu_733_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_11_fu_739_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_12_fu_751_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_13_fu_757_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_1_fu_495_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_2_fu_555_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_3_fu_561_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_4_fu_573_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_5_fu_579_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_6_fu_644_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_7_fu_650_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_8_fu_662_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_9_fu_668_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_fu_489_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln27_fu_368_p2        |    or    |      0|  0|   4|           4|           1|
    |or_ln29_1_fu_567_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_2_fu_585_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_3_fu_656_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_4_fu_674_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_5_fu_745_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_6_fu_763_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_fu_501_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln36_fu_295_p2        |    or    |      0|  0|   2|           1|           1|
    |grp_fu_212_p1            |  select  |      0|  0|  32|           1|          32|
    |grp_fu_217_p1            |  select  |      0|  0|  32|           1|          32|
    |grp_fu_222_p1            |  select  |      0|  0|  32|           1|          32|
    |max_pool_out_d0          |  select  |      0|  0|  32|           1|          32|
    |select_ln13_fu_414_p3    |  select  |      0|  0|   6|           1|           1|
    |select_ln29_4_fu_251_p3  |  select  |      0|  0|   3|           1|           1|
    |select_ln29_5_fu_259_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln36_1_fu_309_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln36_fu_301_p3    |  select  |      0|  0|   3|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln29_fu_271_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 600|         345|         279|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5       |   9|          2|    1|          2|
    |ap_phi_mux_f_0_phi_fu_166_p4  |   9|          2|    5|         10|
    |ap_phi_mux_r_0_phi_fu_188_p4  |   9|          2|    3|          6|
    |c_0_reg_195                   |   9|          2|    3|          6|
    |f_0_reg_162                   |   9|          2|    5|         10|
    |indvar_flatten13_reg_151      |   9|          2|    9|         18|
    |indvar_flatten_reg_173        |   9|          2|    6|         12|
    |r_0_reg_184                   |   9|          2|    3|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 102|         22|   37|         76|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln29_3_reg_829                 |  12|   0|   12|          0|
    |add_ln36_2_reg_861                 |  10|   0|   10|          0|
    |ap_CS_fsm                          |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |c_0_reg_195                        |   3|   0|    3|          0|
    |conv_2_out_0_load_1_reg_878        |  32|   0|   32|          0|
    |conv_2_out_0_load_reg_844          |  32|   0|   32|          0|
    |conv_2_out_1_load_1_reg_911        |  32|   0|   32|          0|
    |conv_2_out_1_load_reg_897          |  32|   0|   32|          0|
    |f_0_reg_162                        |   5|   0|    5|          0|
    |icmp_ln10_reg_792                  |   1|   0|    1|          0|
    |indvar_flatten13_reg_151           |   9|   0|    9|          0|
    |indvar_flatten_reg_173             |   6|   0|    6|          0|
    |r_0_reg_184                        |   3|   0|    3|          0|
    |select_ln29_1_reg_890              |  32|   0|   32|          0|
    |select_ln29_2_reg_904              |  32|   0|   32|          0|
    |select_ln29_5_reg_801              |   5|   0|    5|          0|
    |select_ln29_reg_871                |  32|   0|   32|          0|
    |select_ln36_1_reg_812              |   3|   0|    3|          0|
    |select_ln36_reg_807                |   3|   0|    3|          0|
    |zext_ln29_3_reg_819                |  12|   0|   64|         52|
    |zext_ln29_3_reg_819_pp0_iter1_reg  |  12|   0|   64|         52|
    |zext_ln29_6_reg_851                |  12|   0|   64|         52|
    |zext_ln29_6_reg_851_pp0_iter2_reg  |  12|   0|   64|         52|
    |add_ln36_2_reg_861                 |  64|  32|   10|          0|
    |icmp_ln10_reg_792                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 469|  64|  560|        208|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_done                | out |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  max_pool_2  | return value |
|max_pool_out_address0  | out |    9|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_we0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_d0        | out |   32|  ap_memory | max_pool_out |     array    |
|conv_2_out_0_address0  | out |   11|  ap_memory | conv_2_out_0 |     array    |
|conv_2_out_0_ce0       | out |    1|  ap_memory | conv_2_out_0 |     array    |
|conv_2_out_0_q0        |  in |   32|  ap_memory | conv_2_out_0 |     array    |
|conv_2_out_0_address1  | out |   11|  ap_memory | conv_2_out_0 |     array    |
|conv_2_out_0_ce1       | out |    1|  ap_memory | conv_2_out_0 |     array    |
|conv_2_out_0_q1        |  in |   32|  ap_memory | conv_2_out_0 |     array    |
|conv_2_out_1_address0  | out |   10|  ap_memory | conv_2_out_1 |     array    |
|conv_2_out_1_ce0       | out |    1|  ap_memory | conv_2_out_1 |     array    |
|conv_2_out_1_q0        |  in |   32|  ap_memory | conv_2_out_1 |     array    |
|conv_2_out_1_address1  | out |   10|  ap_memory | conv_2_out_1 |     array    |
|conv_2_out_1_ce1       | out |    1|  ap_memory | conv_2_out_1 |     array    |
|conv_2_out_1_q1        |  in |   32|  ap_memory | conv_2_out_1 |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

