

================================================================
== Vitis HLS Report for 'kernel_mhsa_Outline_HEAD_COMPUTE'
================================================================
* Date:           Tue Sep 30 23:58:39 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.379 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |      841|   395065|  3.364 us|  1.580 ms|  841|  395065|       no|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+------------+-----------+-----------+------+----------+
        |                |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+------------+-----------+-----------+------+----------+
        |- HEAD_COMPUTE  |      840|   395064|  70 ~ 32922|          -|          -|    12|        no|
        +----------------+---------+---------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.36>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%h_1 = alloca i32 1" [kernel_MHSA.cpp:108]   --->   Operation 6 'alloca' 'h_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_68, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_72, void @empty_70, void @empty_115, i32 16, i32 16, i32 256, i32 256, void @empty_115, void @empty_115, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%key_cache_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %key_cache"   --->   Operation 8 'read' 'key_cache_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty"   --->   Operation 9 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mul_ln53_read = read i23 @_ssdm_op_Read.ap_auto.i23, i23 %mul_ln53"   --->   Operation 10 'read' 'mul_ln53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%select_ln100_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %select_ln100"   --->   Operation 11 'read' 'select_ln100_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_loc63 = alloca i64 1"   --->   Operation 12 'alloca' 'p_loc63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_loc62 = alloca i64 1"   --->   Operation 13 'alloca' 'p_loc62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_loc61 = alloca i64 1"   --->   Operation 14 'alloca' 'p_loc61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_loc60 = alloca i64 1"   --->   Operation 15 'alloca' 'p_loc60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_loc59 = alloca i64 1"   --->   Operation 16 'alloca' 'p_loc59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_loc58 = alloca i64 1"   --->   Operation 17 'alloca' 'p_loc58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_loc57 = alloca i64 1"   --->   Operation 18 'alloca' 'p_loc57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_loc56 = alloca i64 1"   --->   Operation 19 'alloca' 'p_loc56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_loc55 = alloca i64 1"   --->   Operation 20 'alloca' 'p_loc55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_loc54 = alloca i64 1"   --->   Operation 21 'alloca' 'p_loc54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_loc53 = alloca i64 1"   --->   Operation 22 'alloca' 'p_loc53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_loc52 = alloca i64 1"   --->   Operation 23 'alloca' 'p_loc52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_loc51 = alloca i64 1"   --->   Operation 24 'alloca' 'p_loc51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_loc50 = alloca i64 1"   --->   Operation 25 'alloca' 'p_loc50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_loc49 = alloca i64 1"   --->   Operation 26 'alloca' 'p_loc49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_loc48 = alloca i64 1"   --->   Operation 27 'alloca' 'p_loc48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_loc47 = alloca i64 1"   --->   Operation 28 'alloca' 'p_loc47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_loc46 = alloca i64 1"   --->   Operation 29 'alloca' 'p_loc46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_loc45 = alloca i64 1"   --->   Operation 30 'alloca' 'p_loc45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_loc44 = alloca i64 1"   --->   Operation 31 'alloca' 'p_loc44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_loc43 = alloca i64 1"   --->   Operation 32 'alloca' 'p_loc43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_loc42 = alloca i64 1"   --->   Operation 33 'alloca' 'p_loc42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_loc41 = alloca i64 1"   --->   Operation 34 'alloca' 'p_loc41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_loc40 = alloca i64 1"   --->   Operation 35 'alloca' 'p_loc40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_loc39 = alloca i64 1"   --->   Operation 36 'alloca' 'p_loc39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_loc38 = alloca i64 1"   --->   Operation 37 'alloca' 'p_loc38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_loc37 = alloca i64 1"   --->   Operation 38 'alloca' 'p_loc37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_loc36 = alloca i64 1"   --->   Operation 39 'alloca' 'p_loc36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_loc35 = alloca i64 1"   --->   Operation 40 'alloca' 'p_loc35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_loc34 = alloca i64 1"   --->   Operation 41 'alloca' 'p_loc34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_loc33 = alloca i64 1"   --->   Operation 42 'alloca' 'p_loc33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_loc32 = alloca i64 1"   --->   Operation 43 'alloca' 'p_loc32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_loc31 = alloca i64 1"   --->   Operation 44 'alloca' 'p_loc31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_loc30 = alloca i64 1"   --->   Operation 45 'alloca' 'p_loc30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_loc29 = alloca i64 1"   --->   Operation 46 'alloca' 'p_loc29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_loc28 = alloca i64 1"   --->   Operation 47 'alloca' 'p_loc28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_loc27 = alloca i64 1"   --->   Operation 48 'alloca' 'p_loc27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_loc26 = alloca i64 1"   --->   Operation 49 'alloca' 'p_loc26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_loc25 = alloca i64 1"   --->   Operation 50 'alloca' 'p_loc25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_loc24 = alloca i64 1"   --->   Operation 51 'alloca' 'p_loc24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_loc23 = alloca i64 1"   --->   Operation 52 'alloca' 'p_loc23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_loc22 = alloca i64 1"   --->   Operation 53 'alloca' 'p_loc22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_loc21 = alloca i64 1"   --->   Operation 54 'alloca' 'p_loc21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_loc20 = alloca i64 1"   --->   Operation 55 'alloca' 'p_loc20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_loc19 = alloca i64 1"   --->   Operation 56 'alloca' 'p_loc19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_loc18 = alloca i64 1"   --->   Operation 57 'alloca' 'p_loc18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_loc17 = alloca i64 1"   --->   Operation 58 'alloca' 'p_loc17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_loc16 = alloca i64 1"   --->   Operation 59 'alloca' 'p_loc16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_loc15 = alloca i64 1"   --->   Operation 60 'alloca' 'p_loc15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_loc14 = alloca i64 1"   --->   Operation 61 'alloca' 'p_loc14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_loc13 = alloca i64 1"   --->   Operation 62 'alloca' 'p_loc13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_loc12 = alloca i64 1"   --->   Operation 63 'alloca' 'p_loc12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_loc11 = alloca i64 1"   --->   Operation 64 'alloca' 'p_loc11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_loc10 = alloca i64 1"   --->   Operation 65 'alloca' 'p_loc10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_loc9 = alloca i64 1"   --->   Operation 66 'alloca' 'p_loc9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_loc8 = alloca i64 1"   --->   Operation 67 'alloca' 'p_loc8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_loc7 = alloca i64 1"   --->   Operation 68 'alloca' 'p_loc7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_loc6 = alloca i64 1"   --->   Operation 69 'alloca' 'p_loc6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_loc5 = alloca i64 1"   --->   Operation 70 'alloca' 'p_loc5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_loc4 = alloca i64 1"   --->   Operation 71 'alloca' 'p_loc4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_loc3 = alloca i64 1"   --->   Operation 72 'alloca' 'p_loc3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_loc2 = alloca i64 1"   --->   Operation 73 'alloca' 'p_loc2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_loc1 = alloca i64 1"   --->   Operation 74 'alloca' 'p_loc1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 75 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.36ns)   --->   "%store_ln108 = store i4 0, i4 %h_1" [kernel_MHSA.cpp:108]   --->   Operation 76 'store' 'store_ln108' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void %Q_LOAD"   --->   Operation 77 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%h = load i4 %h_1" [kernel_MHSA.cpp:108]   --->   Operation 78 'load' 'h' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.66ns)   --->   "%add_ln108 = add i4 %h, i4 1" [kernel_MHSA.cpp:108]   --->   Operation 79 'add' 'add_ln108' <Predicate = true> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.43ns)   --->   "%icmp_ln108 = icmp_eq  i4 %h, i4 12" [kernel_MHSA.cpp:108]   --->   Operation 81 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.43> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %Q_LOAD.split, void %for.inc142.preheader.exitStub" [kernel_MHSA.cpp:108]   --->   Operation 82 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%p_udiv = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %h, i3 0" [kernel_MHSA.cpp:108]   --->   Operation 83 'bitconcatenate' 'p_udiv' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (1.38ns)   --->   "%call_ln108 = call void @kernel_mhsa_Pipeline_Q_LOAD, i7 %p_udiv, i32 %out_q_rope, i32 %out_q_rope_1, i32 %out_q_rope_2, i32 %out_q_rope_3, i32 %out_q_rope_4, i32 %out_q_rope_5, i32 %out_q_rope_6, i32 %out_q_rope_7, i32 %p_loc, i32 %p_loc1, i32 %p_loc2, i32 %p_loc3, i32 %p_loc4, i32 %p_loc5, i32 %p_loc6, i32 %p_loc7, i32 %p_loc8, i32 %p_loc9, i32 %p_loc10, i32 %p_loc11, i32 %p_loc12, i32 %p_loc13, i32 %p_loc14, i32 %p_loc15, i32 %p_loc16, i32 %p_loc17, i32 %p_loc18, i32 %p_loc19, i32 %p_loc20, i32 %p_loc21, i32 %p_loc22, i32 %p_loc23, i32 %p_loc24, i32 %p_loc25, i32 %p_loc26, i32 %p_loc27, i32 %p_loc28, i32 %p_loc29, i32 %p_loc30, i32 %p_loc31, i32 %p_loc32, i32 %p_loc33, i32 %p_loc34, i32 %p_loc35, i32 %p_loc36, i32 %p_loc37, i32 %p_loc38, i32 %p_loc39, i32 %p_loc40, i32 %p_loc41, i32 %p_loc42, i32 %p_loc43, i32 %p_loc44, i32 %p_loc45, i32 %p_loc46, i32 %p_loc47, i32 %p_loc48, i32 %p_loc49, i32 %p_loc50, i32 %p_loc51, i32 %p_loc52, i32 %p_loc53, i32 %p_loc54, i32 %p_loc55, i32 %p_loc56, i32 %p_loc57, i32 %p_loc58, i32 %p_loc59, i32 %p_loc60, i32 %p_loc61, i32 %p_loc62, i32 %p_loc63" [kernel_MHSA.cpp:108]   --->   Operation 84 'call' 'call_ln108' <Predicate = (!icmp_ln108)> <Delay = 1.38> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_s = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %mul_ln53_read, i32 10, i32 22" [kernel_MHSA.cpp:112]   --->   Operation 85 'partselect' 'tmp_s' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (icmp_ln108)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 87 [1/2] (1.21ns)   --->   "%call_ln108 = call void @kernel_mhsa_Pipeline_Q_LOAD, i7 %p_udiv, i32 %out_q_rope, i32 %out_q_rope_1, i32 %out_q_rope_2, i32 %out_q_rope_3, i32 %out_q_rope_4, i32 %out_q_rope_5, i32 %out_q_rope_6, i32 %out_q_rope_7, i32 %p_loc, i32 %p_loc1, i32 %p_loc2, i32 %p_loc3, i32 %p_loc4, i32 %p_loc5, i32 %p_loc6, i32 %p_loc7, i32 %p_loc8, i32 %p_loc9, i32 %p_loc10, i32 %p_loc11, i32 %p_loc12, i32 %p_loc13, i32 %p_loc14, i32 %p_loc15, i32 %p_loc16, i32 %p_loc17, i32 %p_loc18, i32 %p_loc19, i32 %p_loc20, i32 %p_loc21, i32 %p_loc22, i32 %p_loc23, i32 %p_loc24, i32 %p_loc25, i32 %p_loc26, i32 %p_loc27, i32 %p_loc28, i32 %p_loc29, i32 %p_loc30, i32 %p_loc31, i32 %p_loc32, i32 %p_loc33, i32 %p_loc34, i32 %p_loc35, i32 %p_loc36, i32 %p_loc37, i32 %p_loc38, i32 %p_loc39, i32 %p_loc40, i32 %p_loc41, i32 %p_loc42, i32 %p_loc43, i32 %p_loc44, i32 %p_loc45, i32 %p_loc46, i32 %p_loc47, i32 %p_loc48, i32 %p_loc49, i32 %p_loc50, i32 %p_loc51, i32 %p_loc52, i32 %p_loc53, i32 %p_loc54, i32 %p_loc55, i32 %p_loc56, i32 %p_loc57, i32 %p_loc58, i32 %p_loc59, i32 %p_loc60, i32 %p_loc61, i32 %p_loc62, i32 %p_loc63" [kernel_MHSA.cpp:108]   --->   Operation 87 'call' 'call_ln108' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.82>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%speclooptripcount_ln112 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12" [kernel_MHSA.cpp:112]   --->   Operation 88 'speclooptripcount' 'speclooptripcount_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_94" [kernel_MHSA.cpp:108]   --->   Operation 89 'specloopname' 'specloopname_ln108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 90 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%p_loc1_load = load i32 %p_loc1"   --->   Operation 91 'load' 'p_loc1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%p_loc2_load = load i32 %p_loc2"   --->   Operation 92 'load' 'p_loc2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%p_loc3_load = load i32 %p_loc3"   --->   Operation 93 'load' 'p_loc3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%p_loc4_load = load i32 %p_loc4"   --->   Operation 94 'load' 'p_loc4_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%p_loc5_load = load i32 %p_loc5"   --->   Operation 95 'load' 'p_loc5_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%p_loc6_load = load i32 %p_loc6"   --->   Operation 96 'load' 'p_loc6_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%p_loc7_load = load i32 %p_loc7"   --->   Operation 97 'load' 'p_loc7_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%p_loc8_load = load i32 %p_loc8"   --->   Operation 98 'load' 'p_loc8_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%p_loc9_load = load i32 %p_loc9"   --->   Operation 99 'load' 'p_loc9_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%p_loc10_load = load i32 %p_loc10"   --->   Operation 100 'load' 'p_loc10_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%p_loc11_load = load i32 %p_loc11"   --->   Operation 101 'load' 'p_loc11_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%p_loc12_load = load i32 %p_loc12"   --->   Operation 102 'load' 'p_loc12_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%p_loc13_load = load i32 %p_loc13"   --->   Operation 103 'load' 'p_loc13_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%p_loc14_load = load i32 %p_loc14"   --->   Operation 104 'load' 'p_loc14_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%p_loc15_load = load i32 %p_loc15"   --->   Operation 105 'load' 'p_loc15_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%p_loc16_load = load i32 %p_loc16"   --->   Operation 106 'load' 'p_loc16_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%p_loc17_load = load i32 %p_loc17"   --->   Operation 107 'load' 'p_loc17_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%p_loc18_load = load i32 %p_loc18"   --->   Operation 108 'load' 'p_loc18_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%p_loc19_load = load i32 %p_loc19"   --->   Operation 109 'load' 'p_loc19_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%p_loc20_load = load i32 %p_loc20"   --->   Operation 110 'load' 'p_loc20_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%p_loc21_load = load i32 %p_loc21"   --->   Operation 111 'load' 'p_loc21_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%p_loc22_load = load i32 %p_loc22"   --->   Operation 112 'load' 'p_loc22_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%p_loc23_load = load i32 %p_loc23"   --->   Operation 113 'load' 'p_loc23_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%p_loc24_load = load i32 %p_loc24"   --->   Operation 114 'load' 'p_loc24_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%p_loc25_load = load i32 %p_loc25"   --->   Operation 115 'load' 'p_loc25_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%p_loc26_load = load i32 %p_loc26"   --->   Operation 116 'load' 'p_loc26_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%p_loc27_load = load i32 %p_loc27"   --->   Operation 117 'load' 'p_loc27_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%p_loc28_load = load i32 %p_loc28"   --->   Operation 118 'load' 'p_loc28_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%p_loc29_load = load i32 %p_loc29"   --->   Operation 119 'load' 'p_loc29_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%p_loc30_load = load i32 %p_loc30"   --->   Operation 120 'load' 'p_loc30_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%p_loc31_load = load i32 %p_loc31"   --->   Operation 121 'load' 'p_loc31_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%p_loc32_load = load i32 %p_loc32"   --->   Operation 122 'load' 'p_loc32_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%p_loc33_load = load i32 %p_loc33"   --->   Operation 123 'load' 'p_loc33_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%p_loc34_load = load i32 %p_loc34"   --->   Operation 124 'load' 'p_loc34_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%p_loc35_load = load i32 %p_loc35"   --->   Operation 125 'load' 'p_loc35_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%p_loc36_load = load i32 %p_loc36"   --->   Operation 126 'load' 'p_loc36_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%p_loc37_load = load i32 %p_loc37"   --->   Operation 127 'load' 'p_loc37_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%p_loc38_load = load i32 %p_loc38"   --->   Operation 128 'load' 'p_loc38_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%p_loc39_load = load i32 %p_loc39"   --->   Operation 129 'load' 'p_loc39_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%p_loc40_load = load i32 %p_loc40"   --->   Operation 130 'load' 'p_loc40_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%p_loc41_load = load i32 %p_loc41"   --->   Operation 131 'load' 'p_loc41_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%p_loc42_load = load i32 %p_loc42"   --->   Operation 132 'load' 'p_loc42_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%p_loc43_load = load i32 %p_loc43"   --->   Operation 133 'load' 'p_loc43_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%p_loc44_load = load i32 %p_loc44"   --->   Operation 134 'load' 'p_loc44_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%p_loc45_load = load i32 %p_loc45"   --->   Operation 135 'load' 'p_loc45_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%p_loc46_load = load i32 %p_loc46"   --->   Operation 136 'load' 'p_loc46_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%p_loc47_load = load i32 %p_loc47"   --->   Operation 137 'load' 'p_loc47_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%p_loc48_load = load i32 %p_loc48"   --->   Operation 138 'load' 'p_loc48_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%p_loc49_load = load i32 %p_loc49"   --->   Operation 139 'load' 'p_loc49_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%p_loc50_load = load i32 %p_loc50"   --->   Operation 140 'load' 'p_loc50_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%p_loc51_load = load i32 %p_loc51"   --->   Operation 141 'load' 'p_loc51_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%p_loc52_load = load i32 %p_loc52"   --->   Operation 142 'load' 'p_loc52_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%p_loc53_load = load i32 %p_loc53"   --->   Operation 143 'load' 'p_loc53_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%p_loc54_load = load i32 %p_loc54"   --->   Operation 144 'load' 'p_loc54_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%p_loc55_load = load i32 %p_loc55"   --->   Operation 145 'load' 'p_loc55_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%p_loc56_load = load i32 %p_loc56"   --->   Operation 146 'load' 'p_loc56_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%p_loc57_load = load i32 %p_loc57"   --->   Operation 147 'load' 'p_loc57_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%p_loc58_load = load i32 %p_loc58"   --->   Operation 148 'load' 'p_loc58_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%p_loc59_load = load i32 %p_loc59"   --->   Operation 149 'load' 'p_loc59_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%p_loc60_load = load i32 %p_loc60"   --->   Operation 150 'load' 'p_loc60_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%p_loc61_load = load i32 %p_loc61"   --->   Operation 151 'load' 'p_loc61_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%p_loc62_load = load i32 %p_loc62"   --->   Operation 152 'load' 'p_loc62_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%p_loc63_load = load i32 %p_loc63"   --->   Operation 153 'load' 'p_loc63_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i13.i4.i6, i13 %tmp_s, i4 %h, i6 0" [kernel_MHSA.cpp:112]   --->   Operation 154 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %tmp, void %DOT_COMPUTE.lr.ph, void %for.inc130" [kernel_MHSA.cpp:121]   --->   Operation 155 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [2/2] (0.82ns)   --->   "%call_ln112 = call void @kernel_mhsa_Pipeline_TOKEN_COMPUTE, i33 %select_ln100_read, i23 %or_ln, i64 %key_cache_read, i32 %att_11, i32 %att_10, i32 %att_9, i32 %att_8, i32 %att_7, i32 %att_6, i32 %att_5, i32 %att_4, i32 %att_3, i32 %att_2, i32 %att_1, i32 %att, i32 %gmem2, i32 %p_loc63_load, i32 %p_loc62_load, i32 %p_loc61_load, i32 %p_loc60_load, i32 %p_loc59_load, i32 %p_loc58_load, i32 %p_loc57_load, i32 %p_loc56_load, i32 %p_loc55_load, i32 %p_loc54_load, i32 %p_loc53_load, i32 %p_loc52_load, i32 %p_loc51_load, i32 %p_loc50_load, i32 %p_loc49_load, i32 %p_loc48_load, i32 %p_loc47_load, i32 %p_loc46_load, i32 %p_loc45_load, i32 %p_loc44_load, i32 %p_loc43_load, i32 %p_loc42_load, i32 %p_loc41_load, i32 %p_loc40_load, i32 %p_loc39_load, i32 %p_loc38_load, i32 %p_loc37_load, i32 %p_loc36_load, i32 %p_loc35_load, i32 %p_loc34_load, i32 %p_loc33_load, i32 %p_loc32_load, i32 %p_loc31_load, i32 %p_loc30_load, i32 %p_loc29_load, i32 %p_loc28_load, i32 %p_loc27_load, i32 %p_loc26_load, i32 %p_loc25_load, i32 %p_loc24_load, i32 %p_loc23_load, i32 %p_loc22_load, i32 %p_loc21_load, i32 %p_loc20_load, i32 %p_loc19_load, i32 %p_loc18_load, i32 %p_loc17_load, i32 %p_loc16_load, i32 %p_loc15_load, i32 %p_loc14_load, i32 %p_loc13_load, i32 %p_loc12_load, i32 %p_loc11_load, i32 %p_loc10_load, i32 %p_loc9_load, i32 %p_loc8_load, i32 %p_loc7_load, i32 %p_loc6_load, i32 %p_loc5_load, i32 %p_loc4_load, i32 %p_loc3_load, i32 %p_loc2_load, i32 %p_loc1_load, i32 %p_loc_load, i4 %h" [kernel_MHSA.cpp:112]   --->   Operation 156 'call' 'call_ln112' <Predicate = (!tmp)> <Delay = 0.82> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.36>
ST_5 : Operation 157 [1/2] (0.00ns)   --->   "%call_ln112 = call void @kernel_mhsa_Pipeline_TOKEN_COMPUTE, i33 %select_ln100_read, i23 %or_ln, i64 %key_cache_read, i32 %att_11, i32 %att_10, i32 %att_9, i32 %att_8, i32 %att_7, i32 %att_6, i32 %att_5, i32 %att_4, i32 %att_3, i32 %att_2, i32 %att_1, i32 %att, i32 %gmem2, i32 %p_loc63_load, i32 %p_loc62_load, i32 %p_loc61_load, i32 %p_loc60_load, i32 %p_loc59_load, i32 %p_loc58_load, i32 %p_loc57_load, i32 %p_loc56_load, i32 %p_loc55_load, i32 %p_loc54_load, i32 %p_loc53_load, i32 %p_loc52_load, i32 %p_loc51_load, i32 %p_loc50_load, i32 %p_loc49_load, i32 %p_loc48_load, i32 %p_loc47_load, i32 %p_loc46_load, i32 %p_loc45_load, i32 %p_loc44_load, i32 %p_loc43_load, i32 %p_loc42_load, i32 %p_loc41_load, i32 %p_loc40_load, i32 %p_loc39_load, i32 %p_loc38_load, i32 %p_loc37_load, i32 %p_loc36_load, i32 %p_loc35_load, i32 %p_loc34_load, i32 %p_loc33_load, i32 %p_loc32_load, i32 %p_loc31_load, i32 %p_loc30_load, i32 %p_loc29_load, i32 %p_loc28_load, i32 %p_loc27_load, i32 %p_loc26_load, i32 %p_loc25_load, i32 %p_loc24_load, i32 %p_loc23_load, i32 %p_loc22_load, i32 %p_loc21_load, i32 %p_loc20_load, i32 %p_loc19_load, i32 %p_loc18_load, i32 %p_loc17_load, i32 %p_loc16_load, i32 %p_loc15_load, i32 %p_loc14_load, i32 %p_loc13_load, i32 %p_loc12_load, i32 %p_loc11_load, i32 %p_loc10_load, i32 %p_loc9_load, i32 %p_loc8_load, i32 %p_loc7_load, i32 %p_loc6_load, i32 %p_loc5_load, i32 %p_loc4_load, i32 %p_loc3_load, i32 %p_loc2_load, i32 %p_loc1_load, i32 %p_loc_load, i4 %h" [kernel_MHSA.cpp:112]   --->   Operation 157 'call' 'call_ln112' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc130"   --->   Operation 158 'br' 'br_ln0' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.36ns)   --->   "%store_ln108 = store i4 %add_ln108, i4 %h_1" [kernel_MHSA.cpp:108]   --->   Operation 159 'store' 'store_ln108' <Predicate = true> <Delay = 0.36>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln108 = br void %Q_LOAD" [kernel_MHSA.cpp:108]   --->   Operation 160 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 0.360ns
The critical path consists of the following:
	'alloca' operation 4 bit ('h', kernel_MHSA.cpp:108) [26]  (0.000 ns)
	'store' operation 0 bit ('store_ln108', kernel_MHSA.cpp:108) of constant 0 on local variable 'h', kernel_MHSA.cpp:108 [96]  (0.360 ns)

 <State 2>: 1.818ns
The critical path consists of the following:
	'load' operation 4 bit ('h', kernel_MHSA.cpp:108) on local variable 'h', kernel_MHSA.cpp:108 [99]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln108', kernel_MHSA.cpp:108) [102]  (0.434 ns)
	'call' operation 0 bit ('call_ln108', kernel_MHSA.cpp:108) to 'kernel_mhsa_Pipeline_Q_LOAD' [108]  (1.384 ns)

 <State 3>: 1.217ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln108', kernel_MHSA.cpp:108) to 'kernel_mhsa_Pipeline_Q_LOAD' [108]  (1.217 ns)

 <State 4>: 0.823ns
The critical path consists of the following:
	'load' operation 32 bit ('p_loc_load') on local variable 'p_loc' [109]  (0.000 ns)
	'call' operation 0 bit ('call_ln112', kernel_MHSA.cpp:112) to 'kernel_mhsa_Pipeline_TOKEN_COMPUTE' [177]  (0.823 ns)

 <State 5>: 0.360ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln108', kernel_MHSA.cpp:108) of variable 'add_ln108', kernel_MHSA.cpp:108 on local variable 'h', kernel_MHSA.cpp:108 [180]  (0.360 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
