
*** Running vivado
    with args -log rgb2hsv.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rgb2hsv.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source rgb2hsv.tcl -notrace
Command: synth_design -top rgb2hsv -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 280 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 358.910 ; gain = 100.637
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rgb2hsv' [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/6/rgb2hsv/rgb2hsv.srcs/sources_1/new/rgb2hsv.v:3]
INFO: [Synth 8-638] synthesizing module 'max' [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/6/rgb2hsv/rgb2hsv.srcs/sources_1/new/rgb2hsv.v:89]
INFO: [Synth 8-256] done synthesizing module 'max' (1#1) [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/6/rgb2hsv/rgb2hsv.srcs/sources_1/new/rgb2hsv.v:89]
INFO: [Synth 8-638] synthesizing module 'min' [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/6/rgb2hsv/rgb2hsv.srcs/sources_1/new/rgb2hsv.v:113]
INFO: [Synth 8-256] done synthesizing module 'min' (2#1) [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/6/rgb2hsv/rgb2hsv.srcs/sources_1/new/rgb2hsv.v:113]
WARNING: [Synth 8-6014] Unused sequential element r_S_reg was removed.  [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/6/rgb2hsv/rgb2hsv.srcs/sources_1/new/rgb2hsv.v:58]
WARNING: [Synth 8-6014] Unused sequential element r_H_reg was removed.  [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/6/rgb2hsv/rgb2hsv.srcs/sources_1/new/rgb2hsv.v:65]
INFO: [Synth 8-256] done synthesizing module 'rgb2hsv' (3#1) [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/6/rgb2hsv/rgb2hsv.srcs/sources_1/new/rgb2hsv.v:3]
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[23] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[22] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[21] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[20] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[19] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[18] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[17] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[16] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[15] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[14] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[13] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[12] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[11] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[10] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[9] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[8] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[7] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[6] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[5] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[4] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[3] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[2] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[1] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 410.746 ; gain = 152.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 410.746 ; gain = 152.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 410.746 ; gain = 152.473
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 410.746 ; gain = 152.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module max 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module min 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element max_i/r_max_reg was removed.  [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/6/rgb2hsv/rgb2hsv.srcs/sources_1/new/rgb2hsv.v:101]
WARNING: [Synth 8-6014] Unused sequential element min_i/r_min_reg was removed.  [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/6/rgb2hsv/rgb2hsv.srcs/sources_1/new/rgb2hsv.v:125]
WARNING: [Synth 8-3330] design rgb2hsv has an empty top module
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[23] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[22] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[21] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[20] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[19] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[18] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[17] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[16] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[15] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[14] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[13] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[12] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[11] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[10] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[9] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[8] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[7] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[6] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[5] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[4] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[3] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[2] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[1] driven by constant 0
WARNING: [Synth 8-3917] design rgb2hsv has port pixel_out[0] driven by constant 0
WARNING: [Synth 8-3331] design rgb2hsv has unconnected port clk
WARNING: [Synth 8-3331] design rgb2hsv has unconnected port pixel_in[23]
WARNING: [Synth 8-3331] design rgb2hsv has unconnected port pixel_in[22]
WARNING: [Synth 8-3331] design rgb2hsv has unconnected port pixel_in[21]
WARNING: [Synth 8-3331] design rgb2hsv has unconnected port pixel_in[20]
WARNING: [Synth 8-3331] design rgb2hsv has unconnected port pixel_in[19]
WARNING: [Synth 8-3331] design rgb2hsv has unconnected port pixel_in[18]
WARNING: [Synth 8-3331] design rgb2hsv has unconnected port pixel_in[17]
WARNING: [Synth 8-3331] design rgb2hsv has unconnected port pixel_in[16]
WARNING: [Synth 8-3331] design rgb2hsv has unconnected port pixel_in[15]
WARNING: [Synth 8-3331] design rgb2hsv has unconnected port pixel_in[14]
WARNING: [Synth 8-3331] design rgb2hsv has unconnected port pixel_in[13]
WARNING: [Synth 8-3331] design rgb2hsv has unconnected port pixel_in[12]
WARNING: [Synth 8-3331] design rgb2hsv has unconnected port pixel_in[11]
WARNING: [Synth 8-3331] design rgb2hsv has unconnected port pixel_in[10]
WARNING: [Synth 8-3331] design rgb2hsv has unconnected port pixel_in[9]
WARNING: [Synth 8-3331] design rgb2hsv has unconnected port pixel_in[8]
WARNING: [Synth 8-3331] design rgb2hsv has unconnected port pixel_in[7]
WARNING: [Synth 8-3331] design rgb2hsv has unconnected port pixel_in[6]
WARNING: [Synth 8-3331] design rgb2hsv has unconnected port pixel_in[5]
WARNING: [Synth 8-3331] design rgb2hsv has unconnected port pixel_in[4]
WARNING: [Synth 8-3331] design rgb2hsv has unconnected port pixel_in[3]
WARNING: [Synth 8-3331] design rgb2hsv has unconnected port pixel_in[2]
WARNING: [Synth 8-3331] design rgb2hsv has unconnected port pixel_in[1]
WARNING: [Synth 8-3331] design rgb2hsv has unconnected port pixel_in[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 522.453 ; gain = 264.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 522.453 ; gain = 264.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 530.672 ; gain = 272.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 530.672 ; gain = 272.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 530.672 ; gain = 272.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 530.672 ; gain = 272.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 530.672 ; gain = 272.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 530.672 ; gain = 272.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 530.672 ; gain = 272.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |IBUF |     3|
|2     |OBUF |    27|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    30|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 530.672 ; gain = 272.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 78 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 530.672 ; gain = 272.398
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 530.672 ; gain = 272.398
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 78 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 642.133 ; gain = 395.980
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/10/6/rgb2hsv/rgb2hsv.runs/synth_1/rgb2hsv.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rgb2hsv_utilization_synth.rpt -pb rgb2hsv_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 642.133 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun  8 22:21:16 2018...
