{"design_dir": "all_filtered_design/riscv-src", "file_list": ["all_filtered_design/riscv-src/ex.v", "all_filtered_design/riscv-src/mem.v", "all_filtered_design/riscv-src/if_id.v", "all_filtered_design/riscv-src/id.v", "all_filtered_design/riscv-src/defines.v", "all_filtered_design/riscv-src/regfile.v", "all_filtered_design/riscv-src/ctrl.v", "all_filtered_design/riscv-src/cpu.v", "all_filtered_design/riscv-src/if.v", "all_filtered_design/riscv-src/ram.v", "all_filtered_design/riscv-src/pc_reg.v", "all_filtered_design/riscv-src/mem_wb.v", "all_filtered_design/riscv-src/id_ex.v", "all_filtered_design/riscv-src/riscv_top.v", "all_filtered_design/riscv-src/hci.v", "all_filtered_design/riscv-src/ex_mem.v", "all_filtered_design/riscv-src/common/uart/uart.v", "all_filtered_design/riscv-src/common/uart/uart_rx.v", "all_filtered_design/riscv-src/common/uart/uart_tx.v", "all_filtered_design/riscv-src/common/uart/uart_baud_clk.v", "all_filtered_design/riscv-src/common/fifo/fifo.v"], "top_module_candidates": ["riscv_top"], "top_module_clk": ["EXCLK"]}
{"design_dir": "all_filtered_design/riscv-src", "file_list": ["all_filtered_design/riscv-src/ex.v", "all_filtered_design/riscv-src/mem.v", "all_filtered_design/riscv-src/if_id.v", "all_filtered_design/riscv-src/id.v", "all_filtered_design/riscv-src/defines.v", "all_filtered_design/riscv-src/regfile.v", "all_filtered_design/riscv-src/ctrl.v", "all_filtered_design/riscv-src/cpu.v", "all_filtered_design/riscv-src/if.v", "all_filtered_design/riscv-src/ram.v", "all_filtered_design/riscv-src/pc_reg.v", "all_filtered_design/riscv-src/mem_wb.v", "all_filtered_design/riscv-src/id_ex.v", "all_filtered_design/riscv-src/riscv_top.v", "all_filtered_design/riscv-src/hci.v", "all_filtered_design/riscv-src/ex_mem.v", "all_filtered_design/riscv-src/common/uart/uart.v", "all_filtered_design/riscv-src/common/uart/uart_rx.v", "all_filtered_design/riscv-src/common/uart/uart_tx.v", "all_filtered_design/riscv-src/common/uart/uart_baud_clk.v", "all_filtered_design/riscv-src/common/fifo/fifo.v"], "top_module_candidates": ["riscv_top"], "top_module_clk": ["EXCLK"]}
{"design_dir": "all_filtered_design/riscv-src", "file_list": ["all_filtered_design/riscv-src/ex.v", "all_filtered_design/riscv-src/mem.v", "all_filtered_design/riscv-src/if_id.v", "all_filtered_design/riscv-src/id.v", "all_filtered_design/riscv-src/defines.v", "all_filtered_design/riscv-src/regfile.v", "all_filtered_design/riscv-src/ctrl.v", "all_filtered_design/riscv-src/cpu.v", "all_filtered_design/riscv-src/if.v", "all_filtered_design/riscv-src/ram.v", "all_filtered_design/riscv-src/pc_reg.v", "all_filtered_design/riscv-src/mem_wb.v", "all_filtered_design/riscv-src/id_ex.v", "all_filtered_design/riscv-src/riscv_top.v", "all_filtered_design/riscv-src/hci.v", "all_filtered_design/riscv-src/ex_mem.v", "all_filtered_design/riscv-src/common/uart/uart.v", "all_filtered_design/riscv-src/common/uart/uart_rx.v", "all_filtered_design/riscv-src/common/uart/uart_tx.v", "all_filtered_design/riscv-src/common/uart/uart_baud_clk.v", "all_filtered_design/riscv-src/common/fifo/fifo.v"], "top_module_candidates": ["riscv_top"], "top_module_clk": ["EXCLK"]}
{"design_dir": "all_filtered_design/riscv-src", "file_list": ["all_filtered_design/riscv-src/ex.v", "all_filtered_design/riscv-src/mem.v", "all_filtered_design/riscv-src/if_id.v", "all_filtered_design/riscv-src/id.v", "all_filtered_design/riscv-src/defines.v", "all_filtered_design/riscv-src/regfile.v", "all_filtered_design/riscv-src/ctrl.v", "all_filtered_design/riscv-src/cpu.v", "all_filtered_design/riscv-src/if.v", "all_filtered_design/riscv-src/ram.v", "all_filtered_design/riscv-src/pc_reg.v", "all_filtered_design/riscv-src/mem_wb.v", "all_filtered_design/riscv-src/id_ex.v", "all_filtered_design/riscv-src/riscv_top.v", "all_filtered_design/riscv-src/hci.v", "all_filtered_design/riscv-src/ex_mem.v", "all_filtered_design/riscv-src/common/uart/uart.v", "all_filtered_design/riscv-src/common/uart/uart_rx.v", "all_filtered_design/riscv-src/common/uart/uart_tx.v", "all_filtered_design/riscv-src/common/uart/uart_baud_clk.v", "all_filtered_design/riscv-src/common/fifo/fifo.v"], "top_module_candidates": ["riscv_top"], "top_module_clk": ["EXCLK"]}
