// Seed: 3990901621
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_4;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd13,
    parameter id_4 = 32'd62,
    parameter id_7 = 32'd13
) (
    output supply1 id_0,
    input wor _id_1,
    input supply0 id_2,
    output wire id_3,
    output wire _id_4,
    output wor id_5,
    input wor id_6,
    input wire _id_7
);
  wire id_9;
  wire [1  +  1 : 1] id_10;
  tri id_11 = -1 - id_11;
  wire id_12;
  module_0 modCall_1 (
      id_12,
      id_10,
      id_10
  );
  logic [id_4 : id_7  ==  id_1] id_13;
endmodule
