<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Sign_FA16Bits.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Example_01_FA_16bit_Signed.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Example_01_FA_16bit_Signed.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Example_01_FA_16bit_Signed.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Example_01_FA_16bit_Signed.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Example_01_FA_16bit_Signed.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Example_01_FA_16bit_Signed.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Example_01_FA_16bit_Signed.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Example_01_FA_16bit_Signed.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Example_01_FA_16bit_Signed.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Example_01_FA_16bit_Signed.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Example_01_FA_16bit_Signed.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Example_01_FA_16bit_Signed.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Example_01_FA_16bit_Signed.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Example_01_FA_16bit_Signed.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Example_01_FA_16bit_Signed.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Example_01_FA_16bit_Signed.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Example_01_FA_16bit_Signed.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Example_01_FA_16bit_Signed.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Example_01_FA_16bit_Signed.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Example_01_FA_16bit_Signed_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Example_01_FA_16bit_Signed_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Example_01_FA_16bit_Signed_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Example_01_FA_16bit_Signed_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Example_01_FA_16bit_Signed_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Example_01_FA_16bit_Signed_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Example_01_FA_16bit_Signed_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Example_01_FA_16bit_Signed_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Example_01_FA_16bit_Signed_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Example_01_FA_16bit_Signed_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Example_01_FA_16bit_Signed_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Example_01_FA_16bit_Signed_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Example_01_FA_16bit_Signed_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Example_01_FA_16bit_Signed_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FA16Bits_Sign_Tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FA16Bits_Sign_Tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="FA16Bits_Sign_Tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FA16Bits_Sign_Tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Sign_FA16Bits.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Sign_FA16Bits.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Sign_FA16Bits.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Sign_FA16Bits.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Sign_FA16Bits.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Sign_FA16Bits_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Sign_FA16Bits_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Sign_FA16Bits_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1739640031" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1739640031">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1739640031" xil_pn:in_ck="6275135067990793237" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1739640031">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FA16Bits_Sign_Tb.vhd"/>
      <outfile xil_pn:name="Sign_FA16Bits.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1739640031" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1696832682033363461" xil_pn:start_ts="1739640031">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1739640031" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2163828652128120953" xil_pn:start_ts="1739640031">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1739640031" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-557298910224418911" xil_pn:start_ts="1739640031">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1739640031" xil_pn:in_ck="6275135067990793237" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1739640031">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FA16Bits_Sign_Tb.vhd"/>
      <outfile xil_pn:name="Sign_FA16Bits.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1739640034" xil_pn:in_ck="6275135067990793237" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4796690453162354346" xil_pn:start_ts="1739640031">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FA16Bits_Sign_Tb_beh.prj"/>
      <outfile xil_pn:name="FA16Bits_Sign_Tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1739640034" xil_pn:in_ck="-6726972117169399596" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1686342793073988413" xil_pn:start_ts="1739640034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FA16Bits_Sign_Tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1739639089" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1739639089">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1739639503" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6133374614865544401" xil_pn:start_ts="1739639503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1739639503" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-557298910224418911" xil_pn:start_ts="1739639503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1739639089" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1739639089">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1739639503" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4225394180784525613" xil_pn:start_ts="1739639503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1739639089" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1739639089">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1739639503" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7541123154756158315" xil_pn:start_ts="1739639503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1739639508" xil_pn:in_ck="-5726005029612756192" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-4998984720418173382" xil_pn:start_ts="1739639503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Example_01_FA_16bit_Signed.lso"/>
      <outfile xil_pn:name="Example_01_FA_16bit_Signed.ngc"/>
      <outfile xil_pn:name="Example_01_FA_16bit_Signed.ngr"/>
      <outfile xil_pn:name="Example_01_FA_16bit_Signed.prj"/>
      <outfile xil_pn:name="Example_01_FA_16bit_Signed.stx"/>
      <outfile xil_pn:name="Example_01_FA_16bit_Signed.syr"/>
      <outfile xil_pn:name="Example_01_FA_16bit_Signed.xst"/>
      <outfile xil_pn:name="Example_01_FA_16bit_Signed_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1739640050" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8357606726150862936" xil_pn:start_ts="1739640050">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1739640054" xil_pn:in_ck="-9188224448446372138" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6809755997074267148" xil_pn:start_ts="1739640050">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Example_01_FA_16bit_Signed.bld"/>
      <outfile xil_pn:name="Example_01_FA_16bit_Signed.ngd"/>
      <outfile xil_pn:name="Example_01_FA_16bit_Signed_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1739640065" xil_pn:in_ck="-9188224448446372137" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1739640054">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Example_01_FA_16bit_Signed.pcf"/>
      <outfile xil_pn:name="Example_01_FA_16bit_Signed_map.map"/>
      <outfile xil_pn:name="Example_01_FA_16bit_Signed_map.mrp"/>
      <outfile xil_pn:name="Example_01_FA_16bit_Signed_map.ncd"/>
      <outfile xil_pn:name="Example_01_FA_16bit_Signed_map.ngm"/>
      <outfile xil_pn:name="Example_01_FA_16bit_Signed_map.xrpt"/>
      <outfile xil_pn:name="Example_01_FA_16bit_Signed_summary.xml"/>
      <outfile xil_pn:name="Example_01_FA_16bit_Signed_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1739640074" xil_pn:in_ck="1844960422551472496" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1739640065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Example_01_FA_16bit_Signed.ncd"/>
      <outfile xil_pn:name="Example_01_FA_16bit_Signed.pad"/>
      <outfile xil_pn:name="Example_01_FA_16bit_Signed.par"/>
      <outfile xil_pn:name="Example_01_FA_16bit_Signed.ptwx"/>
      <outfile xil_pn:name="Example_01_FA_16bit_Signed.unroutes"/>
      <outfile xil_pn:name="Example_01_FA_16bit_Signed.xpi"/>
      <outfile xil_pn:name="Example_01_FA_16bit_Signed_pad.csv"/>
      <outfile xil_pn:name="Example_01_FA_16bit_Signed_pad.txt"/>
      <outfile xil_pn:name="Example_01_FA_16bit_Signed_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1739640074" xil_pn:in_ck="-9188224448446372269" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1739640070">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Example_01_FA_16bit_Signed.twr"/>
      <outfile xil_pn:name="Example_01_FA_16bit_Signed.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
