{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.73695,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.0460665,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0630523,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0658515,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0467121,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0658515,
	"finish__timing__setup__tns": -0.340097,
	"finish__timing__setup__ws": -0.142784,
	"finish__clock__skew__setup": 0.375238,
	"finish__clock__skew__hold": 0.375238,
	"finish__timing__drv__max_slew_limit": -0.269221,
	"finish__timing__drv__max_slew": 1399,
	"finish__timing__drv__max_cap_limit": -0.320388,
	"finish__timing__drv__max_cap": 42,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 3,
	"finish__timing__drv__hold_violation_count": 166,
	"finish__power__internal__total": 0.258216,
	"finish__power__switching__total": 0.17122,
	"finish__power__leakage__total": 1.16351e-06,
	"finish__power__total": 0.429437,
	"finish__design__io": 388,
	"finish__design__die__area": 381671,
	"finish__design__core__area": 373532,
	"finish__design__instance__count": 19126,
	"finish__design__instance__area": 213290,
	"finish__design__instance__count__stdcell": 19126,
	"finish__design__instance__area__stdcell": 213290,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 0.57101,
	"finish__design__instance__utilization__stdcell": 0.57101
}