
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004219                       # Number of seconds simulated
sim_ticks                                  4218740500                       # Number of ticks simulated
final_tick                                 4218740500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 295555                       # Simulator instruction rate (inst/s)
host_op_rate                                   295555                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              124686931                       # Simulator tick rate (ticks/s)
host_mem_usage                                2341612                       # Number of bytes of host memory used
host_seconds                                    33.83                       # Real time elapsed on the host
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      10000001                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst            240192                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data            479424                       # Number of bytes read from this memory
system.physmem.bytes_read::total               719616                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst       240192                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          240192                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst               3753                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               7491                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11244                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst             56934528                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            113641500                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               170576029                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst        56934528                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           56934528                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst            56934528                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           113641500                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              170576029                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       5155.489059                       # Cycle average of tags in use
system.l2.total_refs                            36765                       # Total number of references to valid blocks.
system.l2.sampled_refs                          10986                       # Sample count of references to valid blocks.
system.l2.avg_refs                           3.346532                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2017.598572                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst            2846.019652                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             291.870835                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.123144                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.173707                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.017814                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.314666                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                 6546                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                13437                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   19983                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            23660                       # number of Writeback hits
system.l2.Writeback_hits::total                 23660                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               3643                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3643                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  6546                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 17080                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23626                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 6546                       # number of overall hits
system.l2.overall_hits::cpu.data                17080                       # number of overall hits
system.l2.overall_hits::total                   23626                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               3753                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                355                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4108                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             7137                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7137                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                3753                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                7492                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11245                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               3753                       # number of overall misses
system.l2.overall_misses::cpu.data               7492                       # number of overall misses
system.l2.overall_misses::total                 11245                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    199772000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     20236500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       220008500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    376779500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     376779500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     199772000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     397016000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        596788000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    199772000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    397016000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       596788000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            10299                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data            13792                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               24091                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        23660                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             23660                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          10780                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10780                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             10299                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             24572                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                34871                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            10299                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            24572                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               34871                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.364404                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.025740                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.170520                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.662059                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.662059                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.364404                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.304900                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.322474                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.364404                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.304900                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.322474                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53229.949374                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 57004.225352                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53556.110029                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52792.419784                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52792.419784                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53229.949374                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52991.991458                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53071.409515                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53229.949374                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52991.991458                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53071.409515                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst          3753                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           355                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4108                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         7137                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7137                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           3753                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           7492                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11245                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          3753                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          7492                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11245                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst    153877000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     15947500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    169824500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    290561000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    290561000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    153877000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    306508500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    460385500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    153877000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    306508500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    460385500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.364404                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.025740                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.170520                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.662059                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.662059                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.364404                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.304900                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.322474                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.364404                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.304900                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.322474                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41001.065814                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 44922.535211                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41339.946446                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40711.923777                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40711.923777                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41001.065814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40911.438868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40941.351712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41001.065814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40911.438868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40941.351712                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      2026297                       # DTB read hits
system.cpu.dtb.read_misses                       9217                       # DTB read misses
system.cpu.dtb.read_acv                             9                       # DTB read access violations
system.cpu.dtb.read_accesses                  2035514                       # DTB read accesses
system.cpu.dtb.write_hits                      735505                       # DTB write hits
system.cpu.dtb.write_misses                      1092                       # DTB write misses
system.cpu.dtb.write_acv                            4                       # DTB write access violations
system.cpu.dtb.write_accesses                  736597                       # DTB write accesses
system.cpu.dtb.data_hits                      2761802                       # DTB hits
system.cpu.dtb.data_misses                      10309                       # DTB misses
system.cpu.dtb.data_acv                            13                       # DTB access violations
system.cpu.dtb.data_accesses                  2772111                       # DTB accesses
system.cpu.itb.fetch_hits                     1450974                       # ITB hits
system.cpu.itb.fetch_misses                       515                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                 1451489                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                  742                       # Number of system calls
system.cpu.numCycles                          8437483                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.BPredUnit.lookups                  1788580                       # Number of BP lookups
system.cpu.BPredUnit.condPredicted            1206408                       # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect              78343                       # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups               1200329                       # Number of BTB lookups
system.cpu.BPredUnit.BTBHits                  1033971                       # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS                   226319                       # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect                 580                       # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles            1673644                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       13174810                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1788580                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1260290                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2376326                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  322098                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                3875933                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                  217                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         10696                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                   1450974                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 35842                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            8179879                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.610636                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.799896                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5803553     70.95%     70.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   102289      1.25%     72.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   205112      2.51%     74.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   167049      2.04%     76.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   430607      5.26%     82.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   208230      2.55%     84.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   295143      3.61%     88.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   116454      1.42%     89.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   851442     10.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              8179879                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.211980                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.561462                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1901518                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3709523                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2098998                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                229505                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 240335                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               346047                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  2800                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               12883341                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  9565                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 240335                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2068527                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  147492                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        3030423                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2183868                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                509234                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               12557317                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   113                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  29403                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                169114                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands             9511676                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              16131710                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         12820510                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3311200                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               8072399                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1439274                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             236052                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          11134                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1830213                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2161409                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              778213                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             33790                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            47503                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   11471722                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               20994                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  10997616                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              7218                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1433947                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       875591                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            968                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       8179879                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.344472                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.813859                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4272099     52.23%     52.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1066920     13.04%     65.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              961979     11.76%     77.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              622359      7.61%     84.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              547655      6.70%     91.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              415113      5.07%     96.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              195097      2.39%     98.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               86362      1.06%     99.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               12295      0.15%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         8179879                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    5456     12.14%     12.14% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    935      2.08%     14.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     14.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    14      0.03%     14.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    71      0.16%     14.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     14.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   89      0.20%     14.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                  1154      2.57%     17.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     17.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     17.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     17.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     17.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     17.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     17.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     17.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     17.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     17.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     17.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     17.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     17.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     17.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     17.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     17.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     17.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     17.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     17.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     17.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     17.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     17.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  23505     52.31%     69.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 13708     30.51%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            109941      1.00%      1.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6722396     61.13%     62.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               104158      0.95%     63.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     63.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              638485      5.81%     68.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               24435      0.22%     69.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              189845      1.73%     70.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             327760      2.98%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               55726      0.51%     74.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                 18      0.00%     74.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     74.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     74.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     74.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     74.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     74.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     74.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     74.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     74.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2075976     18.88%     93.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              748876      6.81%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10997616                       # Type of FU issued
system.cpu.iq.rate                           1.303424                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       44932                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004086                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           25784141                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          10577816                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8598380                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4443119                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2349342                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2192641                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8710366                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2222241                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            54836                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       352078                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          521                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          520                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       111649                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          748                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 240335                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   61881                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5870                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            12135282                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             19032                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2161409                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               778213                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              11076                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   2846                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   115                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            520                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          52175                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        28984                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                81159                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              10901900                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2035864                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             95715                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        642566                       # number of nop insts executed
system.cpu.iew.exec_refs                      2772507                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1486484                       # Number of branches executed
system.cpu.iew.exec_stores                     736643                       # Number of stores executed
system.cpu.iew.exec_rate                     1.292080                       # Inst execution rate
system.cpu.iew.wb_sent                       10817831                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      10791021                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   6703920                       # num instructions producing a value
system.cpu.iew.wb_consumers                   8073888                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.278938                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.830321                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         1588555                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           20026                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             75615                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7939544                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.328910                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.341259                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4871963     61.36%     61.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1047444     13.19%     74.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       629242      7.93%     82.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       221401      2.79%     85.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       190248      2.40%     87.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       173413      2.18%     89.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       220452      2.78%     92.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        53011      0.67%     93.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       532370      6.71%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7939544                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             10550937                       # Number of instructions committed
system.cpu.commit.committedOps               10550937                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2475895                       # Number of memory references committed
system.cpu.commit.loads                       1809331                       # Number of loads committed
system.cpu.commit.membars                        9627                       # Number of memory barriers committed
system.cpu.commit.branches                    1339334                       # Number of branches committed
system.cpu.commit.fp_insts                    2156840                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8792156                       # Number of committed integer instructions.
system.cpu.commit.function_calls               189080                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                532370                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     19542935                       # The number of ROB reads
system.cpu.rob.rob_writes                    24521310                       # The number of ROB writes
system.cpu.timesIdled                            9357                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          257604                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      10000001                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total              10000001                       # Number of Instructions Simulated
system.cpu.cpi                               0.843748                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.843748                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.185188                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.185188                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 12690377                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6846288                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2031858                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1797951                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  135743                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  74179                       # number of misc regfile writes
system.cpu.icache.replacements                  10043                       # number of replacements
system.cpu.icache.tagsinuse                255.400918                       # Cycle average of tags in use
system.cpu.icache.total_refs                  1438763                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  10299                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 139.699291                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle               51903000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     255.400918                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.997660                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.997660                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      1438763                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1438763                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1438763                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1438763                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1438763                       # number of overall hits
system.cpu.icache.overall_hits::total         1438763                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        12211                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12211                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        12211                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12211                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        12211                       # number of overall misses
system.cpu.icache.overall_misses::total         12211                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    379620000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    379620000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    379620000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    379620000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    379620000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    379620000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1450974                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1450974                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1450974                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1450974                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1450974                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1450974                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.008416                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008416                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.008416                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008416                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.008416                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008416                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 31088.362951                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31088.362951                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 31088.362951                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31088.362951                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 31088.362951                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31088.362951                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1912                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1912                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1912                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1912                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1912                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1912                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        10299                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10299                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        10299                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10299                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        10299                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10299                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    284903000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    284903000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    284903000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    284903000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    284903000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    284903000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.007098                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007098                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.007098                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007098                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.007098                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007098                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 27663.171182                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27663.171182                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 27663.171182                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27663.171182                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 27663.171182                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27663.171182                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  24314                       # number of replacements
system.cpu.dcache.tagsinuse                254.697533                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  2549430                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  24570                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 103.761905                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle              107340000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     254.697533                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.994912                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.994912                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data      1934033                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1934033                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       595843                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         595843                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         9950                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         9950                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         9604                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         9604                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       2529876                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2529876                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2529876                       # number of overall hits
system.cpu.dcache.overall_hits::total         2529876                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        26708                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26708                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        61116                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        61116                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           22                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           22                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        87824                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          87824                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        87824                       # number of overall misses
system.cpu.dcache.overall_misses::total         87824                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    500804000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    500804000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   3094022000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3094022000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       433000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       433000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   3594826000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3594826000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   3594826000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3594826000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1960741                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1960741                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       656959                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       656959                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         9972                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9972                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         9604                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         9604                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2617700                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2617700                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2617700                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2617700                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.013621                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013621                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.093029                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.093029                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.002206                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.002206                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.033550                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033550                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.033550                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033550                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 18751.085817                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18751.085817                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 50625.400877                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50625.400877                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 19681.818182                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 19681.818182                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 40932.159774                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40932.159774                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 40932.159774                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40932.159774                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        23661                       # number of writebacks
system.cpu.dcache.writebacks::total             23661                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        12937                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12937                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        50337                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        50337                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        63274                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        63274                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        63274                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        63274                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        13771                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        13771                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        10779                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10779                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data           22                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           22                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        24550                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24550                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        24550                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24550                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    200264000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    200264000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    443846000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    443846000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       364000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       364000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    644110000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    644110000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    644110000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    644110000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007023                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007023                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.016407                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016407                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.002206                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.002206                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.009378                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009378                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.009378                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009378                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14542.444267                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14542.444267                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 41176.918081                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41176.918081                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 16545.454545                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16545.454545                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 26236.659878                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26236.659878                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 26236.659878                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26236.659878                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
