{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 23:19:41 2018 " "Info: Processing started: Wed Nov 21 23:19:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off trig -c trig --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off trig -c trig --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clc " "Info: Assuming node \"clc\" is an undefined clock" {  } { { "trig.sv" "" { Text "C:/Users/Артем/Desktop/PA/trig.sv" 5 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clc" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clc register data_summ\[6\] register data_out\[13\]~reg0 264.34 MHz 3.783 ns Internal " "Info: Clock \"clc\" has Internal fmax of 264.34 MHz between source register \"data_summ\[6\]\" and destination register \"data_out\[13\]~reg0\" (period= 3.783 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.466 ns + Longest register register " "Info: + Longest register to register delay is 3.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_summ\[6\] 1 REG LC_X33_Y22_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X33_Y22_N2; Fanout = 3; REG Node = 'data_summ\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_summ[6] } "NODE_NAME" } } { "trig.sv" "" { Text "C:/Users/Артем/Desktop/PA/trig.sv" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.990 ns) + CELL(0.374 ns) 2.364 ns data_out\[6\]~13 2 COMB LC_X43_Y26_N8 2 " "Info: 2: + IC(1.990 ns) + CELL(0.374 ns) = 2.364 ns; Loc. = LC_X43_Y26_N8; Fanout = 2; COMB Node = 'data_out\[6\]~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.364 ns" { data_summ[6] data_out[6]~13 } "NODE_NAME" } } { "trig.sv" "" { Text "C:/Users/Артем/Desktop/PA/trig.sv" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.240 ns) 2.604 ns data_out\[7\]~15 3 COMB LC_X43_Y26_N9 6 " "Info: 3: + IC(0.000 ns) + CELL(0.240 ns) = 2.604 ns; Loc. = LC_X43_Y26_N9; Fanout = 6; COMB Node = 'data_out\[7\]~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.240 ns" { data_out[6]~13 data_out[7]~15 } "NODE_NAME" } } { "trig.sv" "" { Text "C:/Users/Артем/Desktop/PA/trig.sv" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.120 ns) 2.724 ns data_out\[12\]~25 4 COMB LC_X43_Y25_N4 3 " "Info: 4: + IC(0.000 ns) + CELL(0.120 ns) = 2.724 ns; Loc. = LC_X43_Y25_N4; Fanout = 3; COMB Node = 'data_out\[12\]~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.120 ns" { data_out[7]~15 data_out[12]~25 } "NODE_NAME" } } { "trig.sv" "" { Text "C:/Users/Артем/Desktop/PA/trig.sv" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.742 ns) 3.466 ns data_out\[13\]~reg0 5 REG LC_X43_Y25_N5 1 " "Info: 5: + IC(0.000 ns) + CELL(0.742 ns) = 3.466 ns; Loc. = LC_X43_Y25_N5; Fanout = 1; REG Node = 'data_out\[13\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { data_out[12]~25 data_out[13]~reg0 } "NODE_NAME" } } { "trig.sv" "" { Text "C:/Users/Артем/Desktop/PA/trig.sv" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 42.59 % ) " "Info: Total cell delay = 1.476 ns ( 42.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.990 ns ( 57.41 % ) " "Info: Total interconnect delay = 1.990 ns ( 57.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.466 ns" { data_summ[6] data_out[6]~13 data_out[7]~15 data_out[12]~25 data_out[13]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.466 ns" { data_summ[6] {} data_out[6]~13 {} data_out[7]~15 {} data_out[12]~25 {} data_out[13]~reg0 {} } { 0.000ns 1.990ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.374ns 0.240ns 0.120ns 0.742ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.086 ns - Smallest " "Info: - Smallest clock skew is -0.086 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clc destination 2.754 ns + Shortest register " "Info: + Shortest clock path from clock \"clc\" to destination register is 2.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clc 1 CLK PIN_K6 48 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 48; CLK Node = 'clc'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clc } "NODE_NAME" } } { "trig.sv" "" { Text "C:/Users/Артем/Desktop/PA/trig.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.629 ns) 2.754 ns data_out\[13\]~reg0 2 REG LC_X43_Y25_N5 1 " "Info: 2: + IC(0.826 ns) + CELL(0.629 ns) = 2.754 ns; Loc. = LC_X43_Y25_N5; Fanout = 1; REG Node = 'data_out\[13\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { clc data_out[13]~reg0 } "NODE_NAME" } } { "trig.sv" "" { Text "C:/Users/Артем/Desktop/PA/trig.sv" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 70.01 % ) " "Info: Total cell delay = 1.928 ns ( 70.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.826 ns ( 29.99 % ) " "Info: Total interconnect delay = 0.826 ns ( 29.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clc data_out[13]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clc {} clc~out0 {} data_out[13]~reg0 {} } { 0.000ns 0.000ns 0.826ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clc source 2.840 ns - Longest register " "Info: - Longest clock path from clock \"clc\" to source register is 2.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clc 1 CLK PIN_K6 48 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 48; CLK Node = 'clc'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clc } "NODE_NAME" } } { "trig.sv" "" { Text "C:/Users/Артем/Desktop/PA/trig.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.629 ns) 2.840 ns data_summ\[6\] 2 REG LC_X33_Y22_N2 3 " "Info: 2: + IC(0.912 ns) + CELL(0.629 ns) = 2.840 ns; Loc. = LC_X33_Y22_N2; Fanout = 3; REG Node = 'data_summ\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { clc data_summ[6] } "NODE_NAME" } } { "trig.sv" "" { Text "C:/Users/Артем/Desktop/PA/trig.sv" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 67.89 % ) " "Info: Total cell delay = 1.928 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.912 ns ( 32.11 % ) " "Info: Total interconnect delay = 0.912 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clc data_summ[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clc {} clc~out0 {} data_summ[6] {} } { 0.000ns 0.000ns 0.912ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clc data_out[13]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clc {} clc~out0 {} data_out[13]~reg0 {} } { 0.000ns 0.000ns 0.826ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clc data_summ[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clc {} clc~out0 {} data_summ[6] {} } { 0.000ns 0.000ns 0.912ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "trig.sv" "" { Text "C:/Users/Артем/Desktop/PA/trig.sv" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "trig.sv" "" { Text "C:/Users/Артем/Desktop/PA/trig.sv" 28 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.466 ns" { data_summ[6] data_out[6]~13 data_out[7]~15 data_out[12]~25 data_out[13]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.466 ns" { data_summ[6] {} data_out[6]~13 {} data_out[7]~15 {} data_out[12]~25 {} data_out[13]~reg0 {} } { 0.000ns 1.990ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.374ns 0.240ns 0.120ns 0.742ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clc data_out[13]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clc {} clc~out0 {} data_out[13]~reg0 {} } { 0.000ns 0.000ns 0.826ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clc data_summ[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clc {} clc~out0 {} data_summ[6] {} } { 0.000ns 0.000ns 0.912ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "data_mult\[13\] B\[3\] clc 14.782 ns register " "Info: tsu for register \"data_mult\[13\]\" (data pin = \"B\[3\]\", clock pin = \"clc\") is 14.782 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.503 ns + Longest pin register " "Info: + Longest pin to register delay is 17.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns B\[3\] 1 PIN PIN_H15 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_H15; Fanout = 5; PIN Node = 'B\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "trig.sv" "" { Text "C:/Users/Артем/Desktop/PA/trig.sv" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.767 ns) + CELL(0.509 ns) 8.575 ns lpm_mult:Mult0\|mult_6us:auto_generated\|cs1a\[1\]~COUTCOUT1_15 2 COMB LC_X37_Y25_N7 2 " "Info: 2: + IC(6.767 ns) + CELL(0.509 ns) = 8.575 ns; Loc. = LC_X37_Y25_N7; Fanout = 2; COMB Node = 'lpm_mult:Mult0\|mult_6us:auto_generated\|cs1a\[1\]~COUTCOUT1_15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.276 ns" { B[3] lpm_mult:Mult0|mult_6us:auto_generated|cs1a[1]~COUTCOUT1_15 } "NODE_NAME" } } { "db/mult_6us.tdf" "" { Text "C:/Users/Артем/Desktop/PA/db/mult_6us.tdf" 40 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.538 ns) 9.113 ns lpm_mult:Mult0\|mult_6us:auto_generated\|cs1a\[2\] 3 COMB LC_X37_Y25_N8 12 " "Info: 3: + IC(0.000 ns) + CELL(0.538 ns) = 9.113 ns; Loc. = LC_X37_Y25_N8; Fanout = 12; COMB Node = 'lpm_mult:Mult0\|mult_6us:auto_generated\|cs1a\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { lpm_mult:Mult0|mult_6us:auto_generated|cs1a[1]~COUTCOUT1_15 lpm_mult:Mult0|mult_6us:auto_generated|cs1a[2] } "NODE_NAME" } } { "db/mult_6us.tdf" "" { Text "C:/Users/Артем/Desktop/PA/db/mult_6us.tdf" 40 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.258 ns) 10.579 ns lpm_mult:Mult0\|mult_6us:auto_generated\|le5a\[5\] 4 COMB LC_X38_Y24_N1 3 " "Info: 4: + IC(1.208 ns) + CELL(0.258 ns) = 10.579 ns; Loc. = LC_X38_Y24_N1; Fanout = 3; COMB Node = 'lpm_mult:Mult0\|mult_6us:auto_generated\|le5a\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.466 ns" { lpm_mult:Mult0|mult_6us:auto_generated|cs1a[2] lpm_mult:Mult0|mult_6us:auto_generated|le5a[5] } "NODE_NAME" } } { "db/mult_6us.tdf" "" { Text "C:/Users/Артем/Desktop/PA/db/mult_6us.tdf" 44 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.499 ns) 12.173 ns lpm_mult:Mult0\|mult_6us:auto_generated\|add20_result\[2\]~12 5 COMB LC_X39_Y25_N3 2 " "Info: 5: + IC(1.095 ns) + CELL(0.499 ns) = 12.173 ns; Loc. = LC_X39_Y25_N3; Fanout = 2; COMB Node = 'lpm_mult:Mult0\|mult_6us:auto_generated\|add20_result\[2\]~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { lpm_mult:Mult0|mult_6us:auto_generated|le5a[5] lpm_mult:Mult0|mult_6us:auto_generated|add20_result[2]~12 } "NODE_NAME" } } { "db/mult_6us.tdf" "" { Text "C:/Users/Артем/Desktop/PA/db/mult_6us.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.157 ns) 12.330 ns lpm_mult:Mult0\|mult_6us:auto_generated\|add20_result\[3\]~17 6 COMB LC_X39_Y25_N4 3 " "Info: 6: + IC(0.000 ns) + CELL(0.157 ns) = 12.330 ns; Loc. = LC_X39_Y25_N4; Fanout = 3; COMB Node = 'lpm_mult:Mult0\|mult_6us:auto_generated\|add20_result\[3\]~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.157 ns" { lpm_mult:Mult0|mult_6us:auto_generated|add20_result[2]~12 lpm_mult:Mult0|mult_6us:auto_generated|add20_result[3]~17 } "NODE_NAME" } } { "db/mult_6us.tdf" "" { Text "C:/Users/Артем/Desktop/PA/db/mult_6us.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.549 ns) 12.879 ns lpm_mult:Mult0\|mult_6us:auto_generated\|add20_result\[4\]~20 7 COMB LC_X39_Y25_N5 3 " "Info: 7: + IC(0.000 ns) + CELL(0.549 ns) = 12.879 ns; Loc. = LC_X39_Y25_N5; Fanout = 3; COMB Node = 'lpm_mult:Mult0\|mult_6us:auto_generated\|add20_result\[4\]~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { lpm_mult:Mult0|mult_6us:auto_generated|add20_result[3]~17 lpm_mult:Mult0|mult_6us:auto_generated|add20_result[4]~20 } "NODE_NAME" } } { "db/mult_6us.tdf" "" { Text "C:/Users/Артем/Desktop/PA/db/mult_6us.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.382 ns) 14.603 ns lpm_mult:Mult0\|mult_6us:auto_generated\|op_1~47COUT1_96 8 COMB LC_X37_Y23_N2 2 " "Info: 8: + IC(1.342 ns) + CELL(0.382 ns) = 14.603 ns; Loc. = LC_X37_Y23_N2; Fanout = 2; COMB Node = 'lpm_mult:Mult0\|mult_6us:auto_generated\|op_1~47COUT1_96'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { lpm_mult:Mult0|mult_6us:auto_generated|add20_result[4]~20 lpm_mult:Mult0|mult_6us:auto_generated|op_1~47COUT1_96 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.538 ns) 15.141 ns lpm_mult:Mult0\|mult_6us:auto_generated\|op_1~50 9 COMB LC_X37_Y23_N3 2 " "Info: 9: + IC(0.000 ns) + CELL(0.538 ns) = 15.141 ns; Loc. = LC_X37_Y23_N3; Fanout = 2; COMB Node = 'lpm_mult:Mult0\|mult_6us:auto_generated\|op_1~50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { lpm_mult:Mult0|mult_6us:auto_generated|op_1~47COUT1_96 lpm_mult:Mult0|mult_6us:auto_generated|op_1~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.635 ns) 16.761 ns data_mult\[12\]~25 10 COMB LC_X39_Y23_N4 3 " "Info: 10: + IC(0.985 ns) + CELL(0.635 ns) = 16.761 ns; Loc. = LC_X39_Y23_N4; Fanout = 3; COMB Node = 'data_mult\[12\]~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.620 ns" { lpm_mult:Mult0|mult_6us:auto_generated|op_1~50 data_mult[12]~25 } "NODE_NAME" } } { "trig.sv" "" { Text "C:/Users/Артем/Desktop/PA/trig.sv" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.742 ns) 17.503 ns data_mult\[13\] 11 REG LC_X39_Y23_N5 3 " "Info: 11: + IC(0.000 ns) + CELL(0.742 ns) = 17.503 ns; Loc. = LC_X39_Y23_N5; Fanout = 3; REG Node = 'data_mult\[13\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { data_mult[12]~25 data_mult[13] } "NODE_NAME" } } { "trig.sv" "" { Text "C:/Users/Артем/Desktop/PA/trig.sv" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.106 ns ( 34.89 % ) " "Info: Total cell delay = 6.106 ns ( 34.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.397 ns ( 65.11 % ) " "Info: Total interconnect delay = 11.397 ns ( 65.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.503 ns" { B[3] lpm_mult:Mult0|mult_6us:auto_generated|cs1a[1]~COUTCOUT1_15 lpm_mult:Mult0|mult_6us:auto_generated|cs1a[2] lpm_mult:Mult0|mult_6us:auto_generated|le5a[5] lpm_mult:Mult0|mult_6us:auto_generated|add20_result[2]~12 lpm_mult:Mult0|mult_6us:auto_generated|add20_result[3]~17 lpm_mult:Mult0|mult_6us:auto_generated|add20_result[4]~20 lpm_mult:Mult0|mult_6us:auto_generated|op_1~47COUT1_96 lpm_mult:Mult0|mult_6us:auto_generated|op_1~50 data_mult[12]~25 data_mult[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "17.503 ns" { B[3] {} B[3]~out0 {} lpm_mult:Mult0|mult_6us:auto_generated|cs1a[1]~COUTCOUT1_15 {} lpm_mult:Mult0|mult_6us:auto_generated|cs1a[2] {} lpm_mult:Mult0|mult_6us:auto_generated|le5a[5] {} lpm_mult:Mult0|mult_6us:auto_generated|add20_result[2]~12 {} lpm_mult:Mult0|mult_6us:auto_generated|add20_result[3]~17 {} lpm_mult:Mult0|mult_6us:auto_generated|add20_result[4]~20 {} lpm_mult:Mult0|mult_6us:auto_generated|op_1~47COUT1_96 {} lpm_mult:Mult0|mult_6us:auto_generated|op_1~50 {} data_mult[12]~25 {} data_mult[13] {} } { 0.000ns 0.000ns 6.767ns 0.000ns 1.208ns 1.095ns 0.000ns 0.000ns 1.342ns 0.000ns 0.985ns 0.000ns } { 0.000ns 1.299ns 0.509ns 0.538ns 0.258ns 0.499ns 0.157ns 0.549ns 0.382ns 0.538ns 0.635ns 0.742ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "trig.sv" "" { Text "C:/Users/Артем/Desktop/PA/trig.sv" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clc destination 2.754 ns - Shortest register " "Info: - Shortest clock path from clock \"clc\" to destination register is 2.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clc 1 CLK PIN_K6 48 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 48; CLK Node = 'clc'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clc } "NODE_NAME" } } { "trig.sv" "" { Text "C:/Users/Артем/Desktop/PA/trig.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.629 ns) 2.754 ns data_mult\[13\] 2 REG LC_X39_Y23_N5 3 " "Info: 2: + IC(0.826 ns) + CELL(0.629 ns) = 2.754 ns; Loc. = LC_X39_Y23_N5; Fanout = 3; REG Node = 'data_mult\[13\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { clc data_mult[13] } "NODE_NAME" } } { "trig.sv" "" { Text "C:/Users/Артем/Desktop/PA/trig.sv" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 70.01 % ) " "Info: Total cell delay = 1.928 ns ( 70.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.826 ns ( 29.99 % ) " "Info: Total interconnect delay = 0.826 ns ( 29.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clc data_mult[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clc {} clc~out0 {} data_mult[13] {} } { 0.000ns 0.000ns 0.826ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.503 ns" { B[3] lpm_mult:Mult0|mult_6us:auto_generated|cs1a[1]~COUTCOUT1_15 lpm_mult:Mult0|mult_6us:auto_generated|cs1a[2] lpm_mult:Mult0|mult_6us:auto_generated|le5a[5] lpm_mult:Mult0|mult_6us:auto_generated|add20_result[2]~12 lpm_mult:Mult0|mult_6us:auto_generated|add20_result[3]~17 lpm_mult:Mult0|mult_6us:auto_generated|add20_result[4]~20 lpm_mult:Mult0|mult_6us:auto_generated|op_1~47COUT1_96 lpm_mult:Mult0|mult_6us:auto_generated|op_1~50 data_mult[12]~25 data_mult[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "17.503 ns" { B[3] {} B[3]~out0 {} lpm_mult:Mult0|mult_6us:auto_generated|cs1a[1]~COUTCOUT1_15 {} lpm_mult:Mult0|mult_6us:auto_generated|cs1a[2] {} lpm_mult:Mult0|mult_6us:auto_generated|le5a[5] {} lpm_mult:Mult0|mult_6us:auto_generated|add20_result[2]~12 {} lpm_mult:Mult0|mult_6us:auto_generated|add20_result[3]~17 {} lpm_mult:Mult0|mult_6us:auto_generated|add20_result[4]~20 {} lpm_mult:Mult0|mult_6us:auto_generated|op_1~47COUT1_96 {} lpm_mult:Mult0|mult_6us:auto_generated|op_1~50 {} data_mult[12]~25 {} data_mult[13] {} } { 0.000ns 0.000ns 6.767ns 0.000ns 1.208ns 1.095ns 0.000ns 0.000ns 1.342ns 0.000ns 0.985ns 0.000ns } { 0.000ns 1.299ns 0.509ns 0.538ns 0.258ns 0.499ns 0.157ns 0.549ns 0.382ns 0.538ns 0.635ns 0.742ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clc data_mult[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clc {} clc~out0 {} data_mult[13] {} } { 0.000ns 0.000ns 0.826ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clc data_out\[6\] data_out\[6\]~reg0 9.099 ns register " "Info: tco from clock \"clc\" to destination pin \"data_out\[6\]\" through register \"data_out\[6\]~reg0\" is 9.099 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clc source 2.754 ns + Longest register " "Info: + Longest clock path from clock \"clc\" to source register is 2.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clc 1 CLK PIN_K6 48 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 48; CLK Node = 'clc'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clc } "NODE_NAME" } } { "trig.sv" "" { Text "C:/Users/Артем/Desktop/PA/trig.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.629 ns) 2.754 ns data_out\[6\]~reg0 2 REG LC_X43_Y26_N8 1 " "Info: 2: + IC(0.826 ns) + CELL(0.629 ns) = 2.754 ns; Loc. = LC_X43_Y26_N8; Fanout = 1; REG Node = 'data_out\[6\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { clc data_out[6]~reg0 } "NODE_NAME" } } { "trig.sv" "" { Text "C:/Users/Артем/Desktop/PA/trig.sv" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 70.01 % ) " "Info: Total cell delay = 1.928 ns ( 70.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.826 ns ( 29.99 % ) " "Info: Total interconnect delay = 0.826 ns ( 29.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clc data_out[6]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clc {} clc~out0 {} data_out[6]~reg0 {} } { 0.000ns 0.000ns 0.826ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "trig.sv" "" { Text "C:/Users/Артем/Desktop/PA/trig.sv" 28 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.147 ns + Longest register pin " "Info: + Longest register to pin delay is 6.147 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_out\[6\]~reg0 1 REG LC_X43_Y26_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X43_Y26_N8; Fanout = 1; REG Node = 'data_out\[6\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[6]~reg0 } "NODE_NAME" } } { "trig.sv" "" { Text "C:/Users/Артем/Desktop/PA/trig.sv" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.268 ns) + CELL(1.879 ns) 6.147 ns data_out\[6\] 2 PIN PIN_G2 0 " "Info: 2: + IC(4.268 ns) + CELL(1.879 ns) = 6.147 ns; Loc. = PIN_G2; Fanout = 0; PIN Node = 'data_out\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.147 ns" { data_out[6]~reg0 data_out[6] } "NODE_NAME" } } { "trig.sv" "" { Text "C:/Users/Артем/Desktop/PA/trig.sv" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.879 ns ( 30.57 % ) " "Info: Total cell delay = 1.879 ns ( 30.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.268 ns ( 69.43 % ) " "Info: Total interconnect delay = 4.268 ns ( 69.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.147 ns" { data_out[6]~reg0 data_out[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.147 ns" { data_out[6]~reg0 {} data_out[6] {} } { 0.000ns 4.268ns } { 0.000ns 1.879ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clc data_out[6]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clc {} clc~out0 {} data_out[6]~reg0 {} } { 0.000ns 0.000ns 0.826ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.147 ns" { data_out[6]~reg0 data_out[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.147 ns" { data_out[6]~reg0 {} data_out[6] {} } { 0.000ns 4.268ns } { 0.000ns 1.879ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "data_promm\[2\] C\[2\] clc -3.283 ns register " "Info: th for register \"data_promm\[2\]\" (data pin = \"C\[2\]\", clock pin = \"clc\") is -3.283 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clc destination 2.754 ns + Longest register " "Info: + Longest clock path from clock \"clc\" to destination register is 2.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clc 1 CLK PIN_K6 48 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 48; CLK Node = 'clc'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clc } "NODE_NAME" } } { "trig.sv" "" { Text "C:/Users/Артем/Desktop/PA/trig.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.629 ns) 2.754 ns data_promm\[2\] 2 REG LC_X48_Y29_N4 1 " "Info: 2: + IC(0.826 ns) + CELL(0.629 ns) = 2.754 ns; Loc. = LC_X48_Y29_N4; Fanout = 1; REG Node = 'data_promm\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { clc data_promm[2] } "NODE_NAME" } } { "trig.sv" "" { Text "C:/Users/Артем/Desktop/PA/trig.sv" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 70.01 % ) " "Info: Total cell delay = 1.928 ns ( 70.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.826 ns ( 29.99 % ) " "Info: Total interconnect delay = 0.826 ns ( 29.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clc data_promm[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clc {} clc~out0 {} data_promm[2] {} } { 0.000ns 0.000ns 0.826ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "trig.sv" "" { Text "C:/Users/Артем/Desktop/PA/trig.sv" 28 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.050 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.050 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns C\[2\] 1 PIN PIN_D14 1 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_D14; Fanout = 1; PIN Node = 'C\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[2] } "NODE_NAME" } } { "trig.sv" "" { Text "C:/Users/Артем/Desktop/PA/trig.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.472 ns) + CELL(0.273 ns) 6.050 ns data_promm\[2\] 2 REG LC_X48_Y29_N4 1 " "Info: 2: + IC(4.472 ns) + CELL(0.273 ns) = 6.050 ns; Loc. = LC_X48_Y29_N4; Fanout = 1; REG Node = 'data_promm\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.745 ns" { C[2] data_promm[2] } "NODE_NAME" } } { "trig.sv" "" { Text "C:/Users/Артем/Desktop/PA/trig.sv" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.578 ns ( 26.08 % ) " "Info: Total cell delay = 1.578 ns ( 26.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.472 ns ( 73.92 % ) " "Info: Total interconnect delay = 4.472 ns ( 73.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.050 ns" { C[2] data_promm[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.050 ns" { C[2] {} C[2]~out0 {} data_promm[2] {} } { 0.000ns 0.000ns 4.472ns } { 0.000ns 1.305ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clc data_promm[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clc {} clc~out0 {} data_promm[2] {} } { 0.000ns 0.000ns 0.826ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.050 ns" { C[2] data_promm[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.050 ns" { C[2] {} C[2]~out0 {} data_promm[2] {} } { 0.000ns 0.000ns 4.472ns } { 0.000ns 1.305ns 0.273ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 23:19:44 2018 " "Info: Processing ended: Wed Nov 21 23:19:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
