<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'foo/d_size' to 0." projectName="lab6_2_4" solutionName="solution1" date="2020-01-03T05:05:06.520+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'foo/d_size' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="lab6_2_4" solutionName="solution1" date="2020-01-03T05:05:06.516+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'foo/d_dataout' to 0." projectName="lab6_2_4" solutionName="solution1" date="2020-01-03T05:05:06.512+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'foo/d_dataout' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="lab6_2_4" solutionName="solution1" date="2020-01-03T05:05:06.508+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'foo/d_datain' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="lab6_2_4" solutionName="solution1" date="2020-01-03T05:05:06.505+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'foo/d_address' to 0." projectName="lab6_2_4" solutionName="solution1" date="2020-01-03T05:05:06.501+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'foo/d_address' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="lab6_2_4" solutionName="solution1" date="2020-01-03T05:05:06.498+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'foo/d_rsp_read' to 0." projectName="lab6_2_4" solutionName="solution1" date="2020-01-03T05:05:06.495+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'foo/d_rsp_read' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="lab6_2_4" solutionName="solution1" date="2020-01-03T05:05:06.491+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'foo/d_rsp_empty_n' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="lab6_2_4" solutionName="solution1" date="2020-01-03T05:05:06.457+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'foo/d_req_write' to 0." projectName="lab6_2_4" solutionName="solution1" date="2020-01-03T05:05:06.454+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'foo/d_req_write' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="lab6_2_4" solutionName="solution1" date="2020-01-03T05:05:06.449+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'foo/d_req_full_n' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="lab6_2_4" solutionName="solution1" date="2020-01-03T05:05:06.446+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'foo/d_req_din' to 0." projectName="lab6_2_4" solutionName="solution1" date="2020-01-03T05:05:06.440+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'foo/d_req_din' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="lab6_2_4" solutionName="solution1" date="2020-01-03T05:05:06.434+0300" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-77] The top function 'foo' (../../../../Desktop/SPBGPU_Mag/Antonov/lab_6/lab6_z2_4/lab6_24main.c:4) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops." projectName="lab6_2_4" solutionName="solution1" date="2020-01-03T05:05:06.235+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] In file included from ../../../../Desktop/SPBGPU_Mag/Antonov/lab_6/lab6_z2_4/lab6_24main.c:1:&#xD;&#xA;../../../../Desktop/SPBGPU_Mag/Antonov/lab_6/lab6_z2_4/lab6_24main.c:8:2: warning: implicitly declaring library function 'memcpy' with type 'void *(void *, const void *, unsigned long long)'&#xD;&#xA; memcpy (buf1,d,4*sizeof(int));&#xD;&#xA; ^&#xD;&#xA;../../../../Desktop/SPBGPU_Mag/Antonov/lab_6/lab6_z2_4/lab6_24main.c:8:2: note: please include the header &lt;string.h> or explicitly provide a declaration for 'memcpy'&#xD;&#xA;1 warning generated." projectName="lab6_2_4" solutionName="solution1" date="2020-01-03T05:05:05.454+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'." projectName="lab6_2_4" solutionName="solution1" date="2020-01-03T05:04:59.494+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'." projectName="lab6_2_4" solutionName="solution1" date="2020-01-03T05:04:58.611+0300" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set d_group [add_wave_group d(bus) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/d_size -into $d_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/d_dataout -into $d_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/d_datain -into $d_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/d_address -into $d_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/d_rsp_read -into $d_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/d_rsp_empty_n -into $d_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/d_req_write -into $d_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/d_req_full_n -into $d_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/d_req_din -into $d_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_foo_top/AESL_inst_foo/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_foo_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_d_group [add_wave_group d(bus) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_foo_top/d_size -into $tb_d_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/d_dataout -into $tb_d_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/d_datain -into $tb_d_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/d_address -into $tb_d_group -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/d_rsp_read -into $tb_d_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/d_rsp_empty_n -into $tb_d_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/d_req_write -into $tb_d_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/d_req_full_n -into $tb_d_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_foo_top/d_req_din -into $tb_d_group -radix hex&#xD;&#xA;## save_wave_config foo.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [n/a] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [n/a] @ &quot;145000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 185 ns : File &quot;C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab6_2_4/solution1/sim/verilog/foo.autotb.v&quot; Line 181&#xD;&#xA;## quit" projectName="lab6_2_4" solutionName="solution1" date="2020-01-03T05:07:26.908+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'." projectName="lab6_2_4" solutionName="solution1" date="2020-01-03T05:06:53.493+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'." projectName="lab6_2_4" solutionName="solution1" date="2020-01-03T05:06:52.777+0300" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'." projectName="lab6_2_4" solutionName="solution1" date="2020-01-03T05:08:01.555+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'." projectName="lab6_2_4" solutionName="solution1" date="2020-01-03T05:08:00.820+0300" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
