Worst-case guarantees on a processor with temperature-based feedback control of speed