# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 65 \
    name x_99_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_99_V_read \
    op interface \
    ports { x_99_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 66 \
    name x_154_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_154_V_read \
    op interface \
    ports { x_154_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 67 \
    name x_155_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_155_V_read \
    op interface \
    ports { x_155_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 68 \
    name x_157_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_157_V_read \
    op interface \
    ports { x_157_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 69 \
    name x_205_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_205_V_read \
    op interface \
    ports { x_205_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 70 \
    name x_210_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_210_V_read \
    op interface \
    ports { x_210_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 71 \
    name x_236_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_236_V_read \
    op interface \
    ports { x_236_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 72 \
    name x_288_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_288_V_read \
    op interface \
    ports { x_288_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 73 \
    name x_318_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_318_V_read \
    op interface \
    ports { x_318_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 74 \
    name x_327_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_327_V_read \
    op interface \
    ports { x_327_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 75 \
    name x_347_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_347_V_read \
    op interface \
    ports { x_347_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 76 \
    name x_378_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_378_V_read \
    op interface \
    ports { x_378_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 77 \
    name x_383_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_383_V_read \
    op interface \
    ports { x_383_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 78 \
    name x_398_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_398_V_read \
    op interface \
    ports { x_398_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 79 \
    name x_408_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_408_V_read \
    op interface \
    ports { x_408_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 80 \
    name x_435_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_435_V_read \
    op interface \
    ports { x_435_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 81 \
    name x_454_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_454_V_read \
    op interface \
    ports { x_454_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 82 \
    name x_461_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_461_V_read \
    op interface \
    ports { x_461_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 83 \
    name x_466_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_466_V_read \
    op interface \
    ports { x_466_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 84 \
    name x_487_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_487_V_read \
    op interface \
    ports { x_487_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 85 \
    name x_516_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_516_V_read \
    op interface \
    ports { x_516_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 86 \
    name x_524_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_524_V_read \
    op interface \
    ports { x_524_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 87 \
    name x_542_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_542_V_read \
    op interface \
    ports { x_542_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 88 \
    name x_578_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_578_V_read \
    op interface \
    ports { x_578_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 89 \
    name x_591_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_591_V_read \
    op interface \
    ports { x_591_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 90 \
    name x_598_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_598_V_read \
    op interface \
    ports { x_598_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 91 \
    name x_636_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_636_V_read \
    op interface \
    ports { x_636_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 92 \
    name x_655_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_655_V_read \
    op interface \
    ports { x_655_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 93 \
    name x_660_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_660_V_read \
    op interface \
    ports { x_660_V_read { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 18 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


