// Seed: 3363389022
module module_0 (
    input wand id_0,
    input tri1 id_1,
    input tri1 id_2,
    input wor id_3,
    output tri0 id_4,
    output supply1 id_5,
    input tri id_6,
    input tri id_7,
    input tri1 id_8,
    output wor id_9,
    input wor id_10,
    output tri id_11,
    input wire id_12,
    input wor id_13,
    output wor id_14,
    input supply1 id_15,
    output wor id_16,
    input uwire id_17,
    output uwire id_18,
    input supply1 id_19,
    input supply0 id_20,
    input wire id_21,
    output uwire id_22
);
  wire id_24;
  wire id_25;
endmodule
module module_1 (
    output supply1 id_0,
    output wand id_1
);
  assign id_1 = id_3 ? id_3 > 1'b0 : id_3;
  assign id_3 = id_3;
  assign id_0 = id_3;
  tri1 id_4 = id_3;
  module_0(
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4,
      id_3,
      id_0,
      id_4,
      id_1,
      id_4,
      id_4,
      id_0,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_4,
      id_4,
      id_0
  );
endmodule
