
*** Running vivado
    with args -log electronic_coded_lock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source electronic_coded_lock.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source electronic_coded_lock.tcl -notrace
Command: synth_design -top electronic_coded_lock -part xc7a35tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24072 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 430.859 ; gain = 97.984
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'electronic_coded_lock' [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/electronic_coded_lock.v:23]
INFO: [Synth 8-6157] synthesizing module 'status_change' [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/status_change.v:23]
INFO: [Synth 8-6155] done synthesizing module 'status_change' (1#1) [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/status_change.v:23]
INFO: [Synth 8-6157] synthesizing module 'digit_change' [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/digit_change.v:23]
WARNING: [Synth 8-5788] Register digit_reg in module digit_change is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/digit_change.v:36]
INFO: [Synth 8-6155] done synthesizing module 'digit_change' (2#1) [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/digit_change.v:23]
INFO: [Synth 8-6157] synthesizing module 'password_change' [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/password_change.v:23]
INFO: [Synth 8-6155] done synthesizing module 'password_change' (3#1) [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/password_change.v:23]
INFO: [Synth 8-6157] synthesizing module 'check' [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/check.v:23]
WARNING: [Synth 8-567] referenced signal 'Inkey1' should be on the sensitivity list [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/check.v:39]
WARNING: [Synth 8-567] referenced signal 'Inkey2' should be on the sensitivity list [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/check.v:39]
WARNING: [Synth 8-567] referenced signal 'Inkey3' should be on the sensitivity list [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/check.v:39]
WARNING: [Synth 8-567] referenced signal 'Inkey4' should be on the sensitivity list [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/check.v:39]
INFO: [Synth 8-6155] done synthesizing module 'check' (4#1) [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/check.v:23]
INFO: [Synth 8-6157] synthesizing module 'timer' [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/timer.v:23]
	Parameter maxcnt bound to: 50000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timer' (5#1) [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'status_yog' [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/status_yog.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/status_yog.v:41]
INFO: [Synth 8-6155] done synthesizing module 'status_yog' (6#1) [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/status_yog.v:23]
INFO: [Synth 8-6157] synthesizing module 'users_input' [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/users_input.v:23]
WARNING: [Synth 8-567] referenced signal 'digit' should be on the sensitivity list [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/users_input.v:41]
INFO: [Synth 8-6155] done synthesizing module 'users_input' (7#1) [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/users_input.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg_visual' [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/seg_visual.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg_div' [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/seg_div.v:23]
	Parameter maxcnt bound to: 25000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'seg_div' (8#1) [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/seg_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg_visual' (9#1) [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/seg_visual.v:23]
WARNING: [Synth 8-3848] Net timer in module/entity electronic_coded_lock does not have driver. [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/electronic_coded_lock.v:42]
INFO: [Synth 8-6155] done synthesizing module 'electronic_coded_lock' (10#1) [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/electronic_coded_lock.v:23]
WARNING: [Synth 8-3331] design users_input has unconnected port Num2
WARNING: [Synth 8-3331] design users_input has unconnected port Num3
WARNING: [Synth 8-3331] design check has unconnected port key1[3]
WARNING: [Synth 8-3331] design check has unconnected port key1[2]
WARNING: [Synth 8-3331] design check has unconnected port key1[1]
WARNING: [Synth 8-3331] design check has unconnected port key2[3]
WARNING: [Synth 8-3331] design check has unconnected port key2[2]
WARNING: [Synth 8-3331] design check has unconnected port key2[1]
WARNING: [Synth 8-3331] design check has unconnected port key3[3]
WARNING: [Synth 8-3331] design check has unconnected port key3[2]
WARNING: [Synth 8-3331] design check has unconnected port key3[1]
WARNING: [Synth 8-3331] design check has unconnected port key4[3]
WARNING: [Synth 8-3331] design check has unconnected port key4[2]
WARNING: [Synth 8-3331] design check has unconnected port key4[1]
WARNING: [Synth 8-3331] design check has unconnected port Inkey1[3]
WARNING: [Synth 8-3331] design check has unconnected port Inkey1[2]
WARNING: [Synth 8-3331] design check has unconnected port Inkey1[1]
WARNING: [Synth 8-3331] design check has unconnected port Inkey2[3]
WARNING: [Synth 8-3331] design check has unconnected port Inkey2[2]
WARNING: [Synth 8-3331] design check has unconnected port Inkey2[1]
WARNING: [Synth 8-3331] design check has unconnected port Inkey3[3]
WARNING: [Synth 8-3331] design check has unconnected port Inkey3[2]
WARNING: [Synth 8-3331] design check has unconnected port Inkey3[1]
WARNING: [Synth 8-3331] design check has unconnected port Inkey4[3]
WARNING: [Synth 8-3331] design check has unconnected port Inkey4[2]
WARNING: [Synth 8-3331] design check has unconnected port Inkey4[1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 486.465 ; gain = 153.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 486.465 ; gain = 153.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 486.465 ; gain = 153.590
INFO: [Device 21-403] Loading part xc7a35tcsg324-3
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Inkey1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "clk_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "time_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "time_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "clk_2000" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'red_reg' [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/status_yog.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'green_reg' [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/status_yog.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'alarm_reg' [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/status_yog.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'locker1_reg' [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/status_yog.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'locker2_reg' [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/status_yog.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'key1_reg' [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/users_input.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'key2_reg' [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/users_input.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'key3_reg' [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/users_input.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'key4_reg' [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/users_input.v:51]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 486.852 ; gain = 153.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module status_change 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module digit_change 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module password_change 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module check 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module status_yog 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      4 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
Module users_input 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 4     
Module seg_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module seg_visual 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'u2/Inkey4_reg' and it is trimmed from '4' to '1' bits. [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/password_change.v:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'u2/Inkey3_reg' and it is trimmed from '4' to '1' bits. [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/password_change.v:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'u2/Inkey2_reg' and it is trimmed from '4' to '1' bits. [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/password_change.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'u2/Inkey1_reg' and it is trimmed from '4' to '1' bits. [D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.srcs/sources_1/new/password_change.v:46]
INFO: [Synth 8-5545] ROM "u4/time_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "u7/u0/clk_2000" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u8/u0/clk_2000" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design electronic_coded_lock has unconnected port Num2
WARNING: [Synth 8-3331] design electronic_coded_lock has unconnected port Num3
INFO: [Synth 8-3886] merging instance 'u5/locker2_reg[0]' (LD) to 'u5/locker2_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u5/locker1_reg[0] )
INFO: [Synth 8-3886] merging instance 'u4/timer1_reg[1]' (FDC) to 'u4/timer1_reg[3]'
INFO: [Synth 8-3886] merging instance 'u5/locker2_reg[1]' (LD) to 'u5/locker1_reg[1]'
INFO: [Synth 8-3886] merging instance 'u5/locker1_reg[1]' (LD) to 'u5/green_reg'
INFO: [Synth 8-3886] merging instance 'u4/timer1_reg[2]' (FDC) to 'u4/timer1_reg[3]'
INFO: [Synth 8-3886] merging instance 'u5/locker2_reg[2]' (LD) to 'u5/locker1_reg[2]'
INFO: [Synth 8-3886] merging instance 'u5/locker1_reg[2]' (LD) to 'u5/red_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4/timer1_reg[3] )
INFO: [Synth 8-3886] merging instance 'u5/locker2_reg[3]' (LD) to 'u5/locker1_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u5/locker1_reg[3] )
INFO: [Synth 8-3886] merging instance 'u6/key4_reg[1]' (LD) to 'u6/key4_reg[2]'
INFO: [Synth 8-3886] merging instance 'u6/key3_reg[1]' (LD) to 'u6/key3_reg[2]'
INFO: [Synth 8-3886] merging instance 'u6/key1_reg[1]' (LD) to 'u6/key1_reg[2]'
INFO: [Synth 8-3886] merging instance 'u6/key4_reg[2]' (LD) to 'u6/key4_reg[3]'
INFO: [Synth 8-3886] merging instance 'u6/key3_reg[2]' (LD) to 'u6/key3_reg[3]'
INFO: [Synth 8-3886] merging instance 'u6/key1_reg[2]' (LD) to 'u6/key1_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u0/state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u0/state_reg[1] )
INFO: [Synth 8-3886] merging instance 'u5/green_reg' (LD) to 'u5/locker1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4/time_cnt_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4/time_cnt_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4/time_cnt_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4/time_cnt_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4/time_cnt_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4/time_cnt_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4/time_cnt_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4/time_cnt_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4/time_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4/time_cnt_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4/time_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4/time_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4/time_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4/time_cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4/time_cnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4/time_cnt_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4/time_cnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4/time_cnt_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4/time_cnt_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4/time_cnt_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4/time_cnt_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4/time_cnt_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4/time_cnt_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4/time_cnt_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4/time_cnt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4/time_cnt_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4/time_cnt_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4/time_cnt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4/time_cnt_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4/time_cnt_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4/time_cnt_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4/time_cnt_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4/clk_1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u2/Inkey1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u2/Inkey2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u0/state_reg[2] )
INFO: [Synth 8-3886] merging instance 'u7/disp_dat_reg[1]' (FD) to 'u7/disp_dat_reg[2]'
INFO: [Synth 8-3886] merging instance 'u7/disp_dat_reg[2]' (FD) to 'u7/disp_dat_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u5/locker1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u5/red_reg )
INFO: [Synth 8-3886] merging instance 'u8/disp_dat_reg[2]' (FD) to 'u8/disp_dat_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u5/alarm_reg )
WARNING: [Synth 8-3332] Sequential element (u5/red_reg) is unused and will be removed from module electronic_coded_lock.
WARNING: [Synth 8-3332] Sequential element (u5/alarm_reg) is unused and will be removed from module electronic_coded_lock.
WARNING: [Synth 8-3332] Sequential element (u5/locker1_reg[3]) is unused and will be removed from module electronic_coded_lock.
WARNING: [Synth 8-3332] Sequential element (u5/locker1_reg[0]) is unused and will be removed from module electronic_coded_lock.
WARNING: [Synth 8-3332] Sequential element (u6/key2_reg[3]) is unused and will be removed from module electronic_coded_lock.
WARNING: [Synth 8-3332] Sequential element (u6/key2_reg[2]) is unused and will be removed from module electronic_coded_lock.
WARNING: [Synth 8-3332] Sequential element (u6/key2_reg[1]) is unused and will be removed from module electronic_coded_lock.
WARNING: [Synth 8-3332] Sequential element (u6/key2_reg[0]) is unused and will be removed from module electronic_coded_lock.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/digit_reg[1]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/digit_reg[0]_C )
WARNING: [Synth 8-3332] Sequential element (u1/digit_reg[1]_C) is unused and will be removed from module electronic_coded_lock.
WARNING: [Synth 8-3332] Sequential element (u1/digit_reg[0]_C) is unused and will be removed from module electronic_coded_lock.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 628.367 ; gain = 295.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 628.367 ; gain = 295.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 628.367 ; gain = 295.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 628.367 ; gain = 295.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 628.367 ; gain = 295.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 628.367 ; gain = 295.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 628.367 ; gain = 295.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 628.367 ; gain = 295.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 628.367 ; gain = 295.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     8|
|3     |LUT1   |     4|
|4     |LUT2   |    14|
|5     |LUT3   |     8|
|6     |LUT4   |    11|
|7     |LUT5   |     6|
|8     |LUT6   |     2|
|9     |FDPE   |     2|
|10    |FDRE   |    49|
|11    |LD     |     6|
|12    |LDC    |     2|
|13    |IBUF   |     5|
|14    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |   146|
|2     |  u1     |digit_change |    11|
|3     |  u6     |users_input  |     6|
|4     |  u7     |seg_visual   |    46|
|5     |    u0   |seg_div_1    |    26|
|6     |  u8     |seg_visual_0 |    49|
|7     |    u0   |seg_div      |    26|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 628.367 ; gain = 295.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 58 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 628.367 ; gain = 295.492
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 628.367 ; gain = 295.492
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 724.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 6 instances
  LDC => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
103 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 724.086 ; gain = 404.234
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 724.086 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/2018.3/myworkplace/project_2_unknew/project_2.runs/synth_1/electronic_coded_lock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file electronic_coded_lock_utilization_synth.rpt -pb electronic_coded_lock_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun  2 20:08:12 2022...
