# compile vhdl design source files
vhdl xil_defaultlib  "../../../T16_GenericMux.srcs/sources_1/imports/exercises/T16_GenericMux.vhd"
vhdl xil_defaultlib  "../../../T16_GenericMux.srcs/sim_1/imports/exercises/T16_GenericMuxTb.vhd"

# Do not sort compile order
nosort
