<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\james\OneDrive\verilog\blueplate\arduino_io_4b\arduino_io_4b_tang\impl\gwsynthesis\arduino_io_4b_tang.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\james\OneDrive\verilog\blueplate\arduino_io_4b\arduino_io_4b_tang\src\tangnano20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Aug 22 08:41:15 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>4527</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3253</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>4</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sysclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>sysclk_ibuf/I </td>
</tr>
<tr>
<td>wire_mem_src_clka</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myarduino_io/mem_src_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_src_clkb</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myprocessorcore/mem_src_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_key_clka</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myarduino_io/mem_key_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_key_clkb</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myprocessorcore/mem_key_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_cmd_clka</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myarduino_io/mem_cmd_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_cmd_clkb</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myprocessorcore/mem_cmd_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_dst_clka</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myarduino_io/mem_dst_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_dst_clkb</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myprocessorcore/mem_dst_clk_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sysclk</td>
<td>100.000(MHz)</td>
<td>110.890(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of wire_mem_src_clka!</h4>
<h4>No timing paths to get frequency of wire_mem_src_clkb!</h4>
<h4>No timing paths to get frequency of wire_mem_key_clka!</h4>
<h4>No timing paths to get frequency of wire_mem_key_clkb!</h4>
<h4>No timing paths to get frequency of wire_mem_cmd_clka!</h4>
<h4>No timing paths to get frequency of wire_mem_cmd_clkb!</h4>
<h4>No timing paths to get frequency of wire_mem_dst_clka!</h4>
<h4>No timing paths to get frequency of wire_mem_dst_clkb!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sysclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sysclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_src_clka</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_src_clka</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_src_clkb</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_src_clkb</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_key_clka</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_key_clka</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_key_clkb</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_key_clkb</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_cmd_clka</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_cmd_clka</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_cmd_clkb</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_cmd_clkb</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_dst_clka</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_dst_clka</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_dst_clkb</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_dst_clkb</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.982</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/Q</td>
<td>myprocessorcore/usr_address_7_3_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.983</td>
</tr>
<tr>
<td>2</td>
<td>1.101</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/Q</td>
<td>myprocessorcore/usr_wideptr_3_2_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.864</td>
</tr>
<tr>
<td>3</td>
<td>1.104</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/Q</td>
<td>myprocessorcore/usr_address_7_8_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.861</td>
</tr>
<tr>
<td>4</td>
<td>1.115</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/Q</td>
<td>myprocessorcore/usr_address_7_13_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.850</td>
</tr>
<tr>
<td>5</td>
<td>1.135</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/Q</td>
<td>myprocessorcore/usr_address_7_8_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.830</td>
</tr>
<tr>
<td>6</td>
<td>1.135</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/Q</td>
<td>myprocessorcore/usr_address_7_9_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.830</td>
</tr>
<tr>
<td>7</td>
<td>1.135</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/Q</td>
<td>myprocessorcore/usr_address_7_12_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.830</td>
</tr>
<tr>
<td>8</td>
<td>1.135</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/Q</td>
<td>myprocessorcore/usr_address_7_13_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.830</td>
</tr>
<tr>
<td>9</td>
<td>1.138</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/Q</td>
<td>myprocessorcore/usr_address_7_9_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.827</td>
</tr>
<tr>
<td>10</td>
<td>1.166</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/Q</td>
<td>myprocessorcore/usr_address_3_10_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.799</td>
</tr>
<tr>
<td>11</td>
<td>1.194</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/Q</td>
<td>myprocessorcore/usr_address_7_10_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.771</td>
</tr>
<tr>
<td>12</td>
<td>1.194</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/Q</td>
<td>myprocessorcore/usr_address_7_11_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.771</td>
</tr>
<tr>
<td>13</td>
<td>1.224</td>
<td>myprocessorcore/reg_commandbuffer_2_s2/Q</td>
<td>myprocessorcore/usr_address_2_4_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.741</td>
</tr>
<tr>
<td>14</td>
<td>1.224</td>
<td>myprocessorcore/reg_commandbuffer_2_s2/Q</td>
<td>myprocessorcore/usr_address_2_5_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.741</td>
</tr>
<tr>
<td>15</td>
<td>1.224</td>
<td>myprocessorcore/reg_commandbuffer_2_s2/Q</td>
<td>myprocessorcore/usr_address_2_6_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.741</td>
</tr>
<tr>
<td>16</td>
<td>1.224</td>
<td>myprocessorcore/reg_commandbuffer_2_s2/Q</td>
<td>myprocessorcore/usr_address_2_7_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.741</td>
</tr>
<tr>
<td>17</td>
<td>1.239</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/Q</td>
<td>myprocessorcore/usr_wideptr_3_3_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.726</td>
</tr>
<tr>
<td>18</td>
<td>1.240</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/Q</td>
<td>myprocessorcore/usr_address_7_5_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.725</td>
</tr>
<tr>
<td>19</td>
<td>1.283</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/Q</td>
<td>myprocessorcore/usr_address_1_11_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.682</td>
</tr>
<tr>
<td>20</td>
<td>1.288</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/Q</td>
<td>myprocessorcore/usr_address_3_8_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.677</td>
</tr>
<tr>
<td>21</td>
<td>1.299</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/Q</td>
<td>myprocessorcore/usr_wideptr_3_1_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.666</td>
</tr>
<tr>
<td>22</td>
<td>1.301</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/Q</td>
<td>myprocessorcore/usr_address_3_11_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.664</td>
</tr>
<tr>
<td>23</td>
<td>1.301</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/Q</td>
<td>myprocessorcore/usr_address_0_7_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.664</td>
</tr>
<tr>
<td>24</td>
<td>1.333</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/Q</td>
<td>myprocessorcore/usr_address_3_7_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.632</td>
</tr>
<tr>
<td>25</td>
<td>1.341</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/Q</td>
<td>myprocessorcore/usr_wideptr_3_4_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.624</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.114</td>
<td>myprocessorcore/n8842_s13/I2</td>
<td>myprocessorcore/mem_src_clk_s0/D</td>
<td>wire_mem_src_clkb:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-1.728</td>
<td>0.660</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.632</td>
<td>myprocessorcore/n10419_s11/I0</td>
<td>myprocessorcore/mem_cmd_clk_s0/D</td>
<td>wire_mem_cmd_clkb:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-1.728</td>
<td>1.142</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.299</td>
<td>myprocessorcore/n9004_s7/I3</td>
<td>myprocessorcore/mem_key_clk_s0/D</td>
<td>wire_mem_key_clkb:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-1.728</td>
<td>1.475</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.149</td>
<td>myprocessorcore/n9002_s7/I3</td>
<td>myprocessorcore/mem_dst_clk_s0/D</td>
<td>wire_mem_dst_clkb:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-1.728</td>
<td>1.625</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>myprocessorcore/usr_data_5_7_s0/Q</td>
<td>myprocessorcore/usr_data_5_7_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>myprocessorcore/usr_data_B_5_s0/Q</td>
<td>myprocessorcore/usr_data_B_5_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>myprocessorcore/mem_src_din_0_s0/Q</td>
<td>myprocessorcore/mem_src_din_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>myprocessorcore/mem_src_din_4_s0/Q</td>
<td>myprocessorcore/mem_src_din_4_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.427</td>
<td>myprocessorcore/reg_programcounter_4_s1/Q</td>
<td>myprocessorcore/reg_programcounter_4_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>10</td>
<td>0.427</td>
<td>myprocessorcore/usr_address_3_0_s0/Q</td>
<td>myprocessorcore/usr_address_3_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>11</td>
<td>0.427</td>
<td>myprocessorcore/usr_address_7_13_s0/Q</td>
<td>myprocessorcore/usr_address_7_13_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>12</td>
<td>0.427</td>
<td>myprocessorcore/usr_data_8_5_s0/Q</td>
<td>myprocessorcore/usr_data_8_5_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>13</td>
<td>0.427</td>
<td>myprocessorcore/usr_data_D_3_s0/Q</td>
<td>myprocessorcore/usr_data_D_3_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>14</td>
<td>0.427</td>
<td>myprocessorcore/usr_data_E_6_s0/Q</td>
<td>myprocessorcore/usr_data_E_6_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>15</td>
<td>0.427</td>
<td>myarduino_io/reg_statemachine_shiftin_1_s5/Q</td>
<td>myarduino_io/reg_statemachine_shiftin_1_s5/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>16</td>
<td>0.428</td>
<td>myprocessorcore/reg_commandbuffer_2_s2/Q</td>
<td>myprocessorcore/reg_commandbuffer_2_s2/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>17</td>
<td>0.428</td>
<td>myprocessorcore/reg_commandbuffer_4_s2/Q</td>
<td>myprocessorcore/reg_commandbuffer_4_s2/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>18</td>
<td>0.428</td>
<td>myprocessorcore/reg_programcounter_5_s1/Q</td>
<td>myprocessorcore/reg_programcounter_5_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>19</td>
<td>0.428</td>
<td>myprocessorcore/reg_programcounter_12_s1/Q</td>
<td>myprocessorcore/reg_programcounter_12_s1/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>20</td>
<td>0.428</td>
<td>myprocessorcore/usr_address_2_4_s0/Q</td>
<td>myprocessorcore/usr_address_2_4_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>21</td>
<td>0.428</td>
<td>myprocessorcore/usr_address_8_4_s0/Q</td>
<td>myprocessorcore/usr_address_8_4_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>22</td>
<td>0.428</td>
<td>myprocessorcore/usr_address_F_0_s0/Q</td>
<td>myprocessorcore/usr_address_F_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>23</td>
<td>0.428</td>
<td>myprocessorcore/usr_wideptr_3_4_s0/Q</td>
<td>myprocessorcore/usr_wideptr_3_4_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>24</td>
<td>0.428</td>
<td>myprocessorcore/usr_wideptr_4_4_s0/Q</td>
<td>myprocessorcore/usr_wideptr_4_4_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>25</td>
<td>0.428</td>
<td>myprocessorcore/usr_data_2_0_s0/Q</td>
<td>myprocessorcore/usr_data_2_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io/reg_shiftregister_input_23_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io/reg_shiftregister_input_21_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io/reg_shiftregister_input_17_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io/reg_shiftregister_input_9_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io/mem_dst_clk_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io/mem_cmd_ad_5_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io/arduino_datain_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myprocessorcore/mem_key_ad_10_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myprocessorcore/usr_wideptr_B_6_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myprocessorcore/usr_wideptr_B_7_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_statemachine_command_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_7_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_statemachine_command_1_s1/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>0.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>myprocessorcore/mem_cmd_din_7_s11/I1</td>
</tr>
<tr>
<td>3.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_cmd_din_7_s11/F</td>
</tr>
<tr>
<td>7.853</td>
<td>4.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[3][B]</td>
<td>myprocessorcore/usr_address_7_13_s7/I1</td>
</tr>
<tr>
<td>8.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C31[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_7_13_s7/F</td>
</tr>
<tr>
<td>8.632</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[3][A]</td>
<td>myprocessorcore/n10061_s18/I0</td>
</tr>
<tr>
<td>9.149</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10061_s18/F</td>
</tr>
<tr>
<td>10.051</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][B]</td>
<td>myprocessorcore/n10069_s13/I3</td>
</tr>
<tr>
<td>10.600</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C30[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10069_s13/F</td>
</tr>
<tr>
<td>10.601</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>myprocessorcore/n10069_s12/I2</td>
</tr>
<tr>
<td>11.171</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10069_s12/F</td>
</tr>
<tr>
<td>11.171</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_7_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>myprocessorcore/usr_address_7_3_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>myprocessorcore/usr_address_7_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.670, 29.723%; route: 6.081, 67.694%; tC2Q: 0.232, 2.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_statemachine_command_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_wideptr_3_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_statemachine_command_1_s1/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>0.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>myprocessorcore/mem_cmd_din_7_s11/I1</td>
</tr>
<tr>
<td>3.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_cmd_din_7_s11/F</td>
</tr>
<tr>
<td>6.992</td>
<td>3.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[0][A]</td>
<td>myprocessorcore/usr_wideptr_3_15_s7/I1</td>
</tr>
<tr>
<td>7.363</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C35[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_wideptr_3_15_s7/F</td>
</tr>
<tr>
<td>8.328</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C42[2][A]</td>
<td>myprocessorcore/n9719_s17/I0</td>
</tr>
<tr>
<td>8.883</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R40C42[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n9719_s17/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[0][A]</td>
<td>myprocessorcore/n9723_s14/I3</td>
</tr>
<tr>
<td>10.118</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C40[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n9723_s14/F</td>
</tr>
<tr>
<td>10.681</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>myprocessorcore/n9723_s12/I3</td>
</tr>
<tr>
<td>11.052</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n9723_s12/F</td>
</tr>
<tr>
<td>11.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_3_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>myprocessorcore/usr_wideptr_3_2_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>myprocessorcore/usr_wideptr_3_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.369, 26.726%; route: 6.263, 70.656%; tC2Q: 0.232, 2.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_statemachine_command_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_7_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_statemachine_command_1_s1/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>0.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>myprocessorcore/mem_cmd_din_7_s11/I1</td>
</tr>
<tr>
<td>3.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_cmd_din_7_s11/F</td>
</tr>
<tr>
<td>7.853</td>
<td>4.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[3][B]</td>
<td>myprocessorcore/usr_address_7_13_s7/I1</td>
</tr>
<tr>
<td>8.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C31[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_7_13_s7/F</td>
</tr>
<tr>
<td>8.632</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>myprocessorcore/n10049_s19/I0</td>
</tr>
<tr>
<td>9.149</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10049_s19/F</td>
</tr>
<tr>
<td>9.866</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td>myprocessorcore/n10059_s14/I3</td>
</tr>
<tr>
<td>10.328</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10059_s14/F</td>
</tr>
<tr>
<td>10.501</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td>myprocessorcore/n10059_s12/I3</td>
</tr>
<tr>
<td>11.050</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10059_s12/F</td>
</tr>
<tr>
<td>11.050</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_7_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td>myprocessorcore/usr_address_7_8_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C31[0][B]</td>
<td>myprocessorcore/usr_address_7_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.562, 28.912%; route: 6.067, 68.470%; tC2Q: 0.232, 2.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.038</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_statemachine_command_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_7_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_statemachine_command_1_s1/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>0.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>myprocessorcore/mem_cmd_din_7_s11/I1</td>
</tr>
<tr>
<td>3.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_cmd_din_7_s11/F</td>
</tr>
<tr>
<td>7.853</td>
<td>4.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[3][B]</td>
<td>myprocessorcore/usr_address_7_13_s7/I1</td>
</tr>
<tr>
<td>8.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C31[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_7_13_s7/F</td>
</tr>
<tr>
<td>8.632</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[3][A]</td>
<td>myprocessorcore/n10061_s18/I0</td>
</tr>
<tr>
<td>9.149</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10061_s18/F</td>
</tr>
<tr>
<td>9.833</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[3][B]</td>
<td>myprocessorcore/n10049_s13/I1</td>
</tr>
<tr>
<td>10.295</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C30[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10049_s13/F</td>
</tr>
<tr>
<td>10.468</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>myprocessorcore/n10049_s12/I0</td>
</tr>
<tr>
<td>11.038</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10049_s12/F</td>
</tr>
<tr>
<td>11.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_7_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>myprocessorcore/usr_address_7_13_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>myprocessorcore/usr_address_7_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.583, 29.188%; route: 6.035, 68.191%; tC2Q: 0.232, 2.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_statemachine_command_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_7_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_statemachine_command_1_s1/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>0.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>myprocessorcore/mem_cmd_din_7_s11/I1</td>
</tr>
<tr>
<td>3.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_cmd_din_7_s11/F</td>
</tr>
<tr>
<td>7.853</td>
<td>4.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[3][B]</td>
<td>myprocessorcore/usr_address_7_13_s7/I1</td>
</tr>
<tr>
<td>8.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C31[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_7_13_s7/F</td>
</tr>
<tr>
<td>8.632</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>myprocessorcore/usr_address_7_13_s6/I0</td>
</tr>
<tr>
<td>9.149</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_7_13_s6/F</td>
</tr>
<tr>
<td>9.567</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][B]</td>
<td>myprocessorcore/usr_address_7_13_s9/I3</td>
</tr>
<tr>
<td>10.137</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C31[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_7_13_s9/F</td>
</tr>
<tr>
<td>11.018</td>
<td>0.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_7_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td>myprocessorcore/usr_address_7_8_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C31[0][B]</td>
<td>myprocessorcore/usr_address_7_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.121, 24.020%; route: 6.477, 73.353%; tC2Q: 0.232, 2.627%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_statemachine_command_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_7_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_statemachine_command_1_s1/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>0.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>myprocessorcore/mem_cmd_din_7_s11/I1</td>
</tr>
<tr>
<td>3.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_cmd_din_7_s11/F</td>
</tr>
<tr>
<td>7.853</td>
<td>4.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[3][B]</td>
<td>myprocessorcore/usr_address_7_13_s7/I1</td>
</tr>
<tr>
<td>8.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C31[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_7_13_s7/F</td>
</tr>
<tr>
<td>8.632</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>myprocessorcore/usr_address_7_13_s6/I0</td>
</tr>
<tr>
<td>9.149</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_7_13_s6/F</td>
</tr>
<tr>
<td>9.567</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][B]</td>
<td>myprocessorcore/usr_address_7_13_s9/I3</td>
</tr>
<tr>
<td>10.137</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C31[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_7_13_s9/F</td>
</tr>
<tr>
<td>11.018</td>
<td>0.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_7_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td>myprocessorcore/usr_address_7_9_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C31[1][A]</td>
<td>myprocessorcore/usr_address_7_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.121, 24.020%; route: 6.477, 73.353%; tC2Q: 0.232, 2.627%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_statemachine_command_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_7_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_statemachine_command_1_s1/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>0.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>myprocessorcore/mem_cmd_din_7_s11/I1</td>
</tr>
<tr>
<td>3.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_cmd_din_7_s11/F</td>
</tr>
<tr>
<td>7.853</td>
<td>4.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[3][B]</td>
<td>myprocessorcore/usr_address_7_13_s7/I1</td>
</tr>
<tr>
<td>8.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C31[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_7_13_s7/F</td>
</tr>
<tr>
<td>8.632</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>myprocessorcore/usr_address_7_13_s6/I0</td>
</tr>
<tr>
<td>9.149</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_7_13_s6/F</td>
</tr>
<tr>
<td>9.567</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][B]</td>
<td>myprocessorcore/usr_address_7_13_s9/I3</td>
</tr>
<tr>
<td>10.137</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C31[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_7_13_s9/F</td>
</tr>
<tr>
<td>11.018</td>
<td>0.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[2][B]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_7_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[2][B]</td>
<td>myprocessorcore/usr_address_7_12_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C31[2][B]</td>
<td>myprocessorcore/usr_address_7_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.121, 24.020%; route: 6.477, 73.353%; tC2Q: 0.232, 2.627%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_statemachine_command_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_7_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_statemachine_command_1_s1/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>0.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>myprocessorcore/mem_cmd_din_7_s11/I1</td>
</tr>
<tr>
<td>3.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_cmd_din_7_s11/F</td>
</tr>
<tr>
<td>7.853</td>
<td>4.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[3][B]</td>
<td>myprocessorcore/usr_address_7_13_s7/I1</td>
</tr>
<tr>
<td>8.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C31[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_7_13_s7/F</td>
</tr>
<tr>
<td>8.632</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>myprocessorcore/usr_address_7_13_s6/I0</td>
</tr>
<tr>
<td>9.149</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_7_13_s6/F</td>
</tr>
<tr>
<td>9.567</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][B]</td>
<td>myprocessorcore/usr_address_7_13_s9/I3</td>
</tr>
<tr>
<td>10.137</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C31[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_7_13_s9/F</td>
</tr>
<tr>
<td>11.018</td>
<td>0.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_7_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>myprocessorcore/usr_address_7_13_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>myprocessorcore/usr_address_7_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.121, 24.020%; route: 6.477, 73.353%; tC2Q: 0.232, 2.627%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_statemachine_command_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_7_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_statemachine_command_1_s1/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>0.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>myprocessorcore/mem_cmd_din_7_s11/I1</td>
</tr>
<tr>
<td>3.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_cmd_din_7_s11/F</td>
</tr>
<tr>
<td>7.853</td>
<td>4.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[3][B]</td>
<td>myprocessorcore/usr_address_7_13_s7/I1</td>
</tr>
<tr>
<td>8.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C31[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_7_13_s7/F</td>
</tr>
<tr>
<td>8.632</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>myprocessorcore/n10049_s19/I0</td>
</tr>
<tr>
<td>9.149</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10049_s19/F</td>
</tr>
<tr>
<td>9.585</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td>myprocessorcore/n10057_s13/I1</td>
</tr>
<tr>
<td>10.140</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10057_s13/F</td>
</tr>
<tr>
<td>10.553</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td>myprocessorcore/n10057_s12/I2</td>
</tr>
<tr>
<td>11.015</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10057_s12/F</td>
</tr>
<tr>
<td>11.015</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_7_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td>myprocessorcore/usr_address_7_9_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C31[1][A]</td>
<td>myprocessorcore/usr_address_7_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.568, 29.094%; route: 6.027, 68.278%; tC2Q: 0.232, 2.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_statemachine_command_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_3_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_statemachine_command_1_s1/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>0.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>myprocessorcore/mem_cmd_din_7_s11/I1</td>
</tr>
<tr>
<td>3.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_cmd_din_7_s11/F</td>
</tr>
<tr>
<td>7.929</td>
<td>4.400</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>myprocessorcore/usr_address_3_13_s7/I1</td>
</tr>
<tr>
<td>8.446</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C35[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_3_13_s7/F</td>
</tr>
<tr>
<td>8.883</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[2][B]</td>
<td>myprocessorcore/n10161_s22/I0</td>
</tr>
<tr>
<td>9.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R22C37[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10161_s22/F</td>
</tr>
<tr>
<td>9.703</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>myprocessorcore/n10167_s14/I3</td>
</tr>
<tr>
<td>10.273</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10167_s14/F</td>
</tr>
<tr>
<td>10.417</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td>myprocessorcore/n10167_s12/I3</td>
</tr>
<tr>
<td>10.987</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10167_s12/F</td>
</tr>
<tr>
<td>10.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_3_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td>myprocessorcore/usr_address_3_10_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C36[2][A]</td>
<td>myprocessorcore/usr_address_3_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 28.924%; route: 6.022, 68.439%; tC2Q: 0.232, 2.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_statemachine_command_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_7_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_statemachine_command_1_s1/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>0.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>myprocessorcore/mem_cmd_din_7_s11/I1</td>
</tr>
<tr>
<td>3.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_cmd_din_7_s11/F</td>
</tr>
<tr>
<td>7.853</td>
<td>4.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[3][B]</td>
<td>myprocessorcore/usr_address_7_13_s7/I1</td>
</tr>
<tr>
<td>8.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C31[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_7_13_s7/F</td>
</tr>
<tr>
<td>8.632</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[3][A]</td>
<td>myprocessorcore/n10061_s18/I0</td>
</tr>
<tr>
<td>9.149</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10061_s18/F</td>
</tr>
<tr>
<td>9.839</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td>myprocessorcore/n10055_s14/I2</td>
</tr>
<tr>
<td>10.388</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10055_s14/F</td>
</tr>
<tr>
<td>10.389</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[2][B]</td>
<td>myprocessorcore/n10055_s12/I3</td>
</tr>
<tr>
<td>10.959</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C29[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10055_s12/F</td>
</tr>
<tr>
<td>10.959</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[2][B]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_7_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[2][B]</td>
<td>myprocessorcore/usr_address_7_10_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C29[2][B]</td>
<td>myprocessorcore/usr_address_7_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.670, 30.440%; route: 5.869, 66.914%; tC2Q: 0.232, 2.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_statemachine_command_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_7_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_statemachine_command_1_s1/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>0.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>myprocessorcore/mem_cmd_din_7_s11/I1</td>
</tr>
<tr>
<td>3.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_cmd_din_7_s11/F</td>
</tr>
<tr>
<td>7.853</td>
<td>4.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[3][B]</td>
<td>myprocessorcore/usr_address_7_13_s7/I1</td>
</tr>
<tr>
<td>8.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C31[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_7_13_s7/F</td>
</tr>
<tr>
<td>8.632</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[3][A]</td>
<td>myprocessorcore/n10061_s18/I0</td>
</tr>
<tr>
<td>9.149</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10061_s18/F</td>
</tr>
<tr>
<td>9.839</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td>myprocessorcore/n10053_s13/I3</td>
</tr>
<tr>
<td>10.388</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10053_s13/F</td>
</tr>
<tr>
<td>10.389</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>myprocessorcore/n10053_s12/I2</td>
</tr>
<tr>
<td>10.959</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10053_s12/F</td>
</tr>
<tr>
<td>10.959</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_7_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>myprocessorcore/usr_address_7_11_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>myprocessorcore/usr_address_7_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.670, 30.440%; route: 5.869, 66.914%; tC2Q: 0.232, 2.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.930</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>myprocessorcore/reg_commandbuffer_2_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>186</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_2_s2/Q</td>
</tr>
<tr>
<td>3.751</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>myprocessorcore/mem_cmd_din_7_s10/I3</td>
</tr>
<tr>
<td>4.268</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>141</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_cmd_din_7_s10/F</td>
</tr>
<tr>
<td>5.260</td>
<td>0.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td>myprocessorcore/cpu_address_0_13_s4/I1</td>
</tr>
<tr>
<td>5.713</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R20C22[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_address_0_13_s4/F</td>
</tr>
<tr>
<td>6.677</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>myprocessorcore/cpu_data_0_7_s8/I1</td>
</tr>
<tr>
<td>7.130</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_data_0_7_s8/F</td>
</tr>
<tr>
<td>8.193</td>
<td>1.062</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[3][B]</td>
<td>myprocessorcore/usr_address_2_13_s6/I2</td>
</tr>
<tr>
<td>8.646</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C21[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_2_13_s6/F</td>
</tr>
<tr>
<td>10.106</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C20[2][B]</td>
<td>myprocessorcore/usr_address_2_7_s7/I3</td>
</tr>
<tr>
<td>10.568</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R31C20[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_2_7_s7/F</td>
</tr>
<tr>
<td>10.930</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_2_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>myprocessorcore/usr_address_2_4_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>myprocessorcore/usr_address_2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.338, 26.746%; route: 6.171, 70.600%; tC2Q: 0.232, 2.654%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.930</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>myprocessorcore/reg_commandbuffer_2_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>186</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_2_s2/Q</td>
</tr>
<tr>
<td>3.751</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>myprocessorcore/mem_cmd_din_7_s10/I3</td>
</tr>
<tr>
<td>4.268</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>141</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_cmd_din_7_s10/F</td>
</tr>
<tr>
<td>5.260</td>
<td>0.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td>myprocessorcore/cpu_address_0_13_s4/I1</td>
</tr>
<tr>
<td>5.713</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R20C22[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_address_0_13_s4/F</td>
</tr>
<tr>
<td>6.677</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>myprocessorcore/cpu_data_0_7_s8/I1</td>
</tr>
<tr>
<td>7.130</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_data_0_7_s8/F</td>
</tr>
<tr>
<td>8.193</td>
<td>1.062</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[3][B]</td>
<td>myprocessorcore/usr_address_2_13_s6/I2</td>
</tr>
<tr>
<td>8.646</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C21[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_2_13_s6/F</td>
</tr>
<tr>
<td>10.106</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C20[2][B]</td>
<td>myprocessorcore/usr_address_2_7_s7/I3</td>
</tr>
<tr>
<td>10.568</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R31C20[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_2_7_s7/F</td>
</tr>
<tr>
<td>10.930</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_2_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>myprocessorcore/usr_address_2_5_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>myprocessorcore/usr_address_2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.338, 26.746%; route: 6.171, 70.600%; tC2Q: 0.232, 2.654%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.930</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_2_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>myprocessorcore/reg_commandbuffer_2_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>186</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_2_s2/Q</td>
</tr>
<tr>
<td>3.751</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>myprocessorcore/mem_cmd_din_7_s10/I3</td>
</tr>
<tr>
<td>4.268</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>141</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_cmd_din_7_s10/F</td>
</tr>
<tr>
<td>5.260</td>
<td>0.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td>myprocessorcore/cpu_address_0_13_s4/I1</td>
</tr>
<tr>
<td>5.713</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R20C22[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_address_0_13_s4/F</td>
</tr>
<tr>
<td>6.677</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>myprocessorcore/cpu_data_0_7_s8/I1</td>
</tr>
<tr>
<td>7.130</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_data_0_7_s8/F</td>
</tr>
<tr>
<td>8.193</td>
<td>1.062</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[3][B]</td>
<td>myprocessorcore/usr_address_2_13_s6/I2</td>
</tr>
<tr>
<td>8.646</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C21[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_2_13_s6/F</td>
</tr>
<tr>
<td>10.106</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C20[2][B]</td>
<td>myprocessorcore/usr_address_2_7_s7/I3</td>
</tr>
<tr>
<td>10.568</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R31C20[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_2_7_s7/F</td>
</tr>
<tr>
<td>10.930</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C21[2][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_2_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C21[2][A]</td>
<td>myprocessorcore/usr_address_2_6_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C21[2][A]</td>
<td>myprocessorcore/usr_address_2_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.338, 26.746%; route: 6.171, 70.600%; tC2Q: 0.232, 2.654%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.930</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>myprocessorcore/reg_commandbuffer_2_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>186</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_2_s2/Q</td>
</tr>
<tr>
<td>3.751</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>myprocessorcore/mem_cmd_din_7_s10/I3</td>
</tr>
<tr>
<td>4.268</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>141</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_cmd_din_7_s10/F</td>
</tr>
<tr>
<td>5.260</td>
<td>0.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td>myprocessorcore/cpu_address_0_13_s4/I1</td>
</tr>
<tr>
<td>5.713</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R20C22[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_address_0_13_s4/F</td>
</tr>
<tr>
<td>6.677</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>myprocessorcore/cpu_data_0_7_s8/I1</td>
</tr>
<tr>
<td>7.130</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/cpu_data_0_7_s8/F</td>
</tr>
<tr>
<td>8.193</td>
<td>1.062</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[3][B]</td>
<td>myprocessorcore/usr_address_2_13_s6/I2</td>
</tr>
<tr>
<td>8.646</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C21[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_2_13_s6/F</td>
</tr>
<tr>
<td>10.106</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C20[2][B]</td>
<td>myprocessorcore/usr_address_2_7_s7/I3</td>
</tr>
<tr>
<td>10.568</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R31C20[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_2_7_s7/F</td>
</tr>
<tr>
<td>10.930</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_2_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>myprocessorcore/usr_address_2_7_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>myprocessorcore/usr_address_2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.338, 26.746%; route: 6.171, 70.600%; tC2Q: 0.232, 2.654%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_statemachine_command_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_wideptr_3_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_statemachine_command_1_s1/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>0.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>myprocessorcore/mem_cmd_din_7_s11/I1</td>
</tr>
<tr>
<td>3.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_cmd_din_7_s11/F</td>
</tr>
<tr>
<td>6.992</td>
<td>3.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[0][A]</td>
<td>myprocessorcore/usr_wideptr_3_15_s7/I1</td>
</tr>
<tr>
<td>7.363</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C35[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_wideptr_3_15_s7/F</td>
</tr>
<tr>
<td>8.328</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C42[2][A]</td>
<td>myprocessorcore/n9719_s17/I0</td>
</tr>
<tr>
<td>8.883</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R40C42[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n9719_s17/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[3][B]</td>
<td>myprocessorcore/n9721_s13/I3</td>
</tr>
<tr>
<td>10.118</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C40[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n9721_s13/F</td>
</tr>
<tr>
<td>10.365</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][A]</td>
<td>myprocessorcore/n9721_s12/I2</td>
</tr>
<tr>
<td>10.914</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C40[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n9721_s12/F</td>
</tr>
<tr>
<td>10.914</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_3_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[1][A]</td>
<td>myprocessorcore/usr_wideptr_3_3_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C40[1][A]</td>
<td>myprocessorcore/usr_wideptr_3_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.547, 29.189%; route: 5.947, 68.153%; tC2Q: 0.232, 2.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_statemachine_command_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_7_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_statemachine_command_1_s1/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>0.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>myprocessorcore/mem_cmd_din_7_s11/I1</td>
</tr>
<tr>
<td>3.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_cmd_din_7_s11/F</td>
</tr>
<tr>
<td>7.853</td>
<td>4.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[3][B]</td>
<td>myprocessorcore/usr_address_7_13_s7/I1</td>
</tr>
<tr>
<td>8.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C31[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_7_13_s7/F</td>
</tr>
<tr>
<td>8.632</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[3][A]</td>
<td>myprocessorcore/n10061_s18/I0</td>
</tr>
<tr>
<td>9.149</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R24C33[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10061_s18/F</td>
</tr>
<tr>
<td>9.901</td>
<td>0.751</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][B]</td>
<td>myprocessorcore/n10065_s14/I3</td>
</tr>
<tr>
<td>10.363</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C30[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10065_s14/F</td>
</tr>
<tr>
<td>10.364</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td>myprocessorcore/n10065_s12/I3</td>
</tr>
<tr>
<td>10.913</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10065_s12/F</td>
</tr>
<tr>
<td>10.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_7_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td>myprocessorcore/usr_address_7_5_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C30[0][A]</td>
<td>myprocessorcore/usr_address_7_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.562, 29.364%; route: 5.931, 67.978%; tC2Q: 0.232, 2.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_statemachine_command_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_1_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_statemachine_command_1_s1/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>0.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>myprocessorcore/mem_cmd_din_7_s11/I1</td>
</tr>
<tr>
<td>3.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_cmd_din_7_s11/F</td>
</tr>
<tr>
<td>7.036</td>
<td>3.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>myprocessorcore/usr_address_1_13_s7/I1</td>
</tr>
<tr>
<td>7.489</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_1_13_s7/F</td>
</tr>
<tr>
<td>8.146</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>myprocessorcore/n10217_s22/I0</td>
</tr>
<tr>
<td>8.701</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10217_s22/F</td>
</tr>
<tr>
<td>9.150</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[3][B]</td>
<td>myprocessorcore/n10221_s14/I2</td>
</tr>
<tr>
<td>9.603</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[3][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10221_s14/F</td>
</tr>
<tr>
<td>10.408</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>myprocessorcore/n10221_s12/I3</td>
</tr>
<tr>
<td>10.870</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10221_s12/F</td>
</tr>
<tr>
<td>10.870</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_1_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>myprocessorcore/usr_address_1_11_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>myprocessorcore/usr_address_1_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.440, 28.103%; route: 6.010, 69.224%; tC2Q: 0.232, 2.672%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_statemachine_command_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_3_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_statemachine_command_1_s1/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>0.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>myprocessorcore/mem_cmd_din_7_s11/I1</td>
</tr>
<tr>
<td>3.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_cmd_din_7_s11/F</td>
</tr>
<tr>
<td>7.929</td>
<td>4.400</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>myprocessorcore/usr_address_3_13_s7/I1</td>
</tr>
<tr>
<td>8.446</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C35[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_3_13_s7/F</td>
</tr>
<tr>
<td>8.883</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>myprocessorcore/n10161_s21/I0</td>
</tr>
<tr>
<td>9.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10161_s21/F</td>
</tr>
<tr>
<td>9.698</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td>myprocessorcore/n10171_s14/I3</td>
</tr>
<tr>
<td>10.069</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10171_s14/F</td>
</tr>
<tr>
<td>10.316</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>myprocessorcore/n10171_s12/I3</td>
</tr>
<tr>
<td>10.865</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10171_s12/F</td>
</tr>
<tr>
<td>10.865</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_3_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>myprocessorcore/usr_address_3_8_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>myprocessorcore/usr_address_3_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.325, 26.794%; route: 6.120, 70.532%; tC2Q: 0.232, 2.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_statemachine_command_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_wideptr_3_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_statemachine_command_1_s1/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>0.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>myprocessorcore/mem_cmd_din_7_s11/I1</td>
</tr>
<tr>
<td>3.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_cmd_din_7_s11/F</td>
</tr>
<tr>
<td>6.992</td>
<td>3.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[0][A]</td>
<td>myprocessorcore/usr_wideptr_3_15_s7/I1</td>
</tr>
<tr>
<td>7.363</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C35[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_wideptr_3_15_s7/F</td>
</tr>
<tr>
<td>8.328</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C42[2][A]</td>
<td>myprocessorcore/n9719_s17/I0</td>
</tr>
<tr>
<td>8.883</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R40C42[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n9719_s17/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[3][A]</td>
<td>myprocessorcore/n9725_s13/I0</td>
</tr>
<tr>
<td>10.133</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C40[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n9725_s13/F</td>
</tr>
<tr>
<td>10.306</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[0][B]</td>
<td>myprocessorcore/n9725_s12/I2</td>
</tr>
<tr>
<td>10.855</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C40[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n9725_s12/F</td>
</tr>
<tr>
<td>10.855</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[0][B]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_3_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[0][B]</td>
<td>myprocessorcore/usr_wideptr_3_1_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C40[0][B]</td>
<td>myprocessorcore/usr_wideptr_3_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.562, 29.562%; route: 5.872, 67.761%; tC2Q: 0.232, 2.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_statemachine_command_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_3_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_statemachine_command_1_s1/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>0.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>myprocessorcore/mem_cmd_din_7_s11/I1</td>
</tr>
<tr>
<td>3.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_cmd_din_7_s11/F</td>
</tr>
<tr>
<td>7.929</td>
<td>4.400</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>myprocessorcore/usr_address_3_13_s7/I1</td>
</tr>
<tr>
<td>8.446</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C35[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_3_13_s7/F</td>
</tr>
<tr>
<td>8.883</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[2][B]</td>
<td>myprocessorcore/n10161_s22/I0</td>
</tr>
<tr>
<td>9.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R22C37[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10161_s22/F</td>
</tr>
<tr>
<td>9.928</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[2][B]</td>
<td>myprocessorcore/n10165_s13/I2</td>
</tr>
<tr>
<td>10.299</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C35[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10165_s13/F</td>
</tr>
<tr>
<td>10.303</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td>myprocessorcore/n10165_s12/I2</td>
</tr>
<tr>
<td>10.852</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10165_s12/F</td>
</tr>
<tr>
<td>10.852</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_3_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td>myprocessorcore/usr_address_3_11_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C35[0][A]</td>
<td>myprocessorcore/usr_address_3_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.325, 26.834%; route: 6.107, 70.488%; tC2Q: 0.232, 2.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_statemachine_command_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_0_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_statemachine_command_1_s1/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>0.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>myprocessorcore/mem_cmd_din_7_s11/I1</td>
</tr>
<tr>
<td>3.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_cmd_din_7_s11/F</td>
</tr>
<tr>
<td>7.279</td>
<td>3.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[3][A]</td>
<td>myprocessorcore/usr_address_0_13_s7/I1</td>
</tr>
<tr>
<td>7.732</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C34[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_0_13_s7/F</td>
</tr>
<tr>
<td>8.407</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[3][A]</td>
<td>myprocessorcore/n10245_s23/I0</td>
</tr>
<tr>
<td>8.924</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C37[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10245_s23/F</td>
</tr>
<tr>
<td>9.194</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>myprocessorcore/n10257_s13/I2</td>
</tr>
<tr>
<td>9.647</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10257_s13/F</td>
</tr>
<tr>
<td>10.303</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td>myprocessorcore/n10257_s12/I2</td>
</tr>
<tr>
<td>10.852</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10257_s12/F</td>
</tr>
<tr>
<td>10.852</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_0_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td>myprocessorcore/usr_address_0_7_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C35[0][A]</td>
<td>myprocessorcore/usr_address_0_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.489, 28.728%; route: 5.943, 68.595%; tC2Q: 0.232, 2.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_statemachine_command_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_3_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_statemachine_command_1_s1/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>0.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>myprocessorcore/mem_cmd_din_7_s11/I1</td>
</tr>
<tr>
<td>3.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_cmd_din_7_s11/F</td>
</tr>
<tr>
<td>7.929</td>
<td>4.400</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>myprocessorcore/usr_address_3_13_s7/I1</td>
</tr>
<tr>
<td>8.446</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C35[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_address_3_13_s7/F</td>
</tr>
<tr>
<td>8.883</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[2][B]</td>
<td>myprocessorcore/n10161_s22/I0</td>
</tr>
<tr>
<td>9.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R22C37[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10161_s22/F</td>
</tr>
<tr>
<td>9.699</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[1][B]</td>
<td>myprocessorcore/n10173_s14/I2</td>
</tr>
<tr>
<td>10.248</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C36[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10173_s14/F</td>
</tr>
<tr>
<td>10.250</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[2][A]</td>
<td>myprocessorcore/n10173_s12/I3</td>
</tr>
<tr>
<td>10.820</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C36[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10173_s12/F</td>
</tr>
<tr>
<td>10.820</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[2][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_3_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[2][A]</td>
<td>myprocessorcore/usr_address_3_7_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C36[2][A]</td>
<td>myprocessorcore/usr_address_3_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 29.241%; route: 5.876, 68.071%; tC2Q: 0.232, 2.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_statemachine_command_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_wideptr_3_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>myprocessorcore/reg_statemachine_command_1_s1/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_statemachine_command_1_s1/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>0.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>myprocessorcore/mem_cmd_din_7_s11/I1</td>
</tr>
<tr>
<td>3.529</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/mem_cmd_din_7_s11/F</td>
</tr>
<tr>
<td>6.992</td>
<td>3.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[0][A]</td>
<td>myprocessorcore/usr_wideptr_3_15_s7/I1</td>
</tr>
<tr>
<td>7.363</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C35[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/usr_wideptr_3_15_s7/F</td>
</tr>
<tr>
<td>8.328</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C42[3][A]</td>
<td>myprocessorcore/n9697_s23/I0</td>
</tr>
<tr>
<td>8.883</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R40C42[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n9697_s23/F</td>
</tr>
<tr>
<td>9.328</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[2][B]</td>
<td>myprocessorcore/n9719_s13/I1</td>
</tr>
<tr>
<td>9.845</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C40[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n9719_s13/F</td>
</tr>
<tr>
<td>10.242</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][A]</td>
<td>myprocessorcore/n9719_s12/I0</td>
</tr>
<tr>
<td>10.812</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C40[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n9719_s12/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C40[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_3_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C40[1][A]</td>
<td>myprocessorcore/usr_wideptr_3_4_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C40[1][A]</td>
<td>myprocessorcore/usr_wideptr_3_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.530, 29.336%; route: 5.862, 67.973%; tC2Q: 0.232, 2.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/n8842_s13</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_src_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wire_mem_src_clkb:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>wire_mem_src_clkb</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>11</td>
<td>R25C17[0][A]</td>
<td>myprocessorcore/mem_src_clk_s0/Q</td>
</tr>
<tr>
<td>0.135</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/n8842_s13/I2</td>
</tr>
<tr>
<td>0.425</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C17[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n8842_s13/F</td>
</tr>
<tr>
<td>0.428</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[0][A]</td>
<td>myprocessorcore/n8842_s9/I3</td>
</tr>
<tr>
<td>0.660</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n8842_s9/F</td>
</tr>
<tr>
<td>0.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[0][A]</td>
<td>myprocessorcore/mem_src_clk_s0/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myprocessorcore/mem_src_clk_s0</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C17[0][A]</td>
<td>myprocessorcore/mem_src_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.522, 79.078%; route: 0.004, 0.531%; tC2Q: 0.135, 20.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.142</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/n10419_s11</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_cmd_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wire_mem_cmd_clkb:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>wire_mem_cmd_clkb</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R15C13[0][A]</td>
<td>myprocessorcore/mem_cmd_clk_s0/Q</td>
</tr>
<tr>
<td>0.137</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td style=" font-weight:bold;">myprocessorcore/n10419_s11/I0</td>
</tr>
<tr>
<td>0.501</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10419_s11/F</td>
</tr>
<tr>
<td>0.505</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>myprocessorcore/n10419_s9/I1</td>
</tr>
<tr>
<td>0.849</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10419_s9/F</td>
</tr>
<tr>
<td>0.852</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>myprocessorcore/n10419_s8/I0</td>
</tr>
<tr>
<td>1.142</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10419_s8/F</td>
</tr>
<tr>
<td>1.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_cmd_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>myprocessorcore/mem_cmd_clk_s0/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myprocessorcore/mem_cmd_clk_s0</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>myprocessorcore/mem_cmd_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.998, 87.386%; route: 0.007, 0.614%; tC2Q: 0.137, 12.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/n9004_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_key_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wire_mem_key_clkb:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>wire_mem_key_clkb</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R26C18[1][B]</td>
<td>myprocessorcore/mem_key_clk_s0/Q</td>
</tr>
<tr>
<td>1.008</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/n9004_s7/I3</td>
</tr>
<tr>
<td>1.240</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C18[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n9004_s7/F</td>
</tr>
<tr>
<td>1.243</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>myprocessorcore/n9004_s6/I0</td>
</tr>
<tr>
<td>1.475</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n9004_s6/F</td>
</tr>
<tr>
<td>1.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_key_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>myprocessorcore/mem_key_clk_s0/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myprocessorcore/mem_key_clk_s0</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>myprocessorcore/mem_key_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 31.447%; route: 0.004, 0.238%; tC2Q: 1.008, 68.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/n9002_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_dst_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wire_mem_dst_clkb:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>wire_mem_dst_clkb</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R25C18[0][B]</td>
<td>myprocessorcore/mem_dst_clk_s0/Q</td>
</tr>
<tr>
<td>1.157</td>
<td>1.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/n9002_s7/I3</td>
</tr>
<tr>
<td>1.389</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n9002_s7/F</td>
</tr>
<tr>
<td>1.393</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][B]</td>
<td>myprocessorcore/n9002_s6/I0</td>
</tr>
<tr>
<td>1.625</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][B]</td>
<td style=" background: #97FFFF;">myprocessorcore/n9002_s6/F</td>
</tr>
<tr>
<td>1.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][B]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_dst_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][B]</td>
<td>myprocessorcore/mem_dst_clk_s0/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myprocessorcore/mem_dst_clk_s0</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C18[0][B]</td>
<td>myprocessorcore/mem_dst_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 28.558%; route: 0.004, 0.216%; tC2Q: 1.157, 71.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_data_5_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_data_5_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>myprocessorcore/usr_data_5_7_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C27[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_data_5_7_s0/Q</td>
</tr>
<tr>
<td>1.932</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>myprocessorcore/n9217_s12/I2</td>
</tr>
<tr>
<td>2.164</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n9217_s12/F</td>
</tr>
<tr>
<td>2.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_data_5_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>myprocessorcore/usr_data_5_7_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>myprocessorcore/usr_data_5_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_data_B_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_data_B_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[0][A]</td>
<td>myprocessorcore/usr_data_B_5_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R38C19[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_data_B_5_s0/Q</td>
</tr>
<tr>
<td>1.932</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[0][A]</td>
<td>myprocessorcore/n9125_s12/I2</td>
</tr>
<tr>
<td>2.164</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C19[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n9125_s12/F</td>
</tr>
<tr>
<td>2.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C19[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_data_B_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[0][A]</td>
<td>myprocessorcore/usr_data_B_5_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C19[0][A]</td>
<td>myprocessorcore/usr_data_B_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/mem_src_din_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_src_din_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>myprocessorcore/mem_src_din_0_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_din_0_s0/Q</td>
</tr>
<tr>
<td>1.932</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>myprocessorcore/n8836_s12/I1</td>
</tr>
<tr>
<td>2.164</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n8836_s12/F</td>
</tr>
<tr>
<td>2.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_din_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>myprocessorcore/mem_src_din_0_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>myprocessorcore/mem_src_din_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/mem_src_din_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/mem_src_din_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td>myprocessorcore/mem_src_din_4_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C18[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_din_4_s0/Q</td>
</tr>
<tr>
<td>1.932</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td>myprocessorcore/n8828_s12/I1</td>
</tr>
<tr>
<td>2.164</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n8828_s12/F</td>
</tr>
<tr>
<td>2.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/mem_src_din_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td>myprocessorcore/mem_src_din_4_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C18[1][A]</td>
<td>myprocessorcore/mem_src_din_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_programcounter_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/reg_programcounter_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>myprocessorcore/reg_programcounter_4_s1/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R20C17[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_programcounter_4_s1/Q</td>
</tr>
<tr>
<td>1.934</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>myprocessorcore/n10323_s8/I3</td>
</tr>
<tr>
<td>2.166</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10323_s8/F</td>
</tr>
<tr>
<td>2.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_programcounter_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>myprocessorcore/reg_programcounter_4_s1/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>myprocessorcore/reg_programcounter_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_address_3_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_3_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>myprocessorcore/usr_address_3_0_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R22C35[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_3_0_s0/Q</td>
</tr>
<tr>
<td>1.934</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>myprocessorcore/n10187_s12/I2</td>
</tr>
<tr>
<td>2.166</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10187_s12/F</td>
</tr>
<tr>
<td>2.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_3_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>myprocessorcore/usr_address_3_0_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>myprocessorcore/usr_address_3_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_address_7_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_7_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>myprocessorcore/usr_address_7_13_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C31[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_7_13_s0/Q</td>
</tr>
<tr>
<td>1.934</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>myprocessorcore/n10049_s12/I1</td>
</tr>
<tr>
<td>2.166</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10049_s12/F</td>
</tr>
<tr>
<td>2.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_7_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>myprocessorcore/usr_address_7_13_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>myprocessorcore/usr_address_7_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_data_8_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_data_8_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>myprocessorcore/usr_data_8_5_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C19[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_data_8_5_s0/Q</td>
</tr>
<tr>
<td>1.934</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>myprocessorcore/n9173_s12/I2</td>
</tr>
<tr>
<td>2.166</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n9173_s12/F</td>
</tr>
<tr>
<td>2.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_data_8_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>myprocessorcore/usr_data_8_5_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>myprocessorcore/usr_data_8_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_data_D_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_data_D_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td>myprocessorcore/usr_data_D_3_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C22[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_data_D_3_s0/Q</td>
</tr>
<tr>
<td>1.934</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td>myprocessorcore/n9097_s12/I2</td>
</tr>
<tr>
<td>2.166</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n9097_s12/F</td>
</tr>
<tr>
<td>2.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_data_D_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td>myprocessorcore/usr_data_D_3_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C22[0][A]</td>
<td>myprocessorcore/usr_data_D_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_data_E_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_data_E_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>myprocessorcore/usr_data_E_6_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_data_E_6_s0/Q</td>
</tr>
<tr>
<td>1.934</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>myprocessorcore/n9075_s12/I2</td>
</tr>
<tr>
<td>2.166</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n9075_s12/F</td>
</tr>
<tr>
<td>2.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_data_E_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>myprocessorcore/usr_data_E_6_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>myprocessorcore/usr_data_E_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io/reg_statemachine_shiftin_1_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io/reg_statemachine_shiftin_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C16[0][A]</td>
<td>myarduino_io/reg_statemachine_shiftin_1_s5/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R41C16[0][A]</td>
<td style=" font-weight:bold;">myarduino_io/reg_statemachine_shiftin_1_s5/Q</td>
</tr>
<tr>
<td>1.934</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C16[0][A]</td>
<td>myarduino_io/n10_s10/I0</td>
</tr>
<tr>
<td>2.166</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C16[0][A]</td>
<td style=" background: #97FFFF;">myarduino_io/n10_s10/F</td>
</tr>
<tr>
<td>2.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C16[0][A]</td>
<td style=" font-weight:bold;">myarduino_io/reg_statemachine_shiftin_1_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C16[0][A]</td>
<td>myarduino_io/reg_statemachine_shiftin_1_s5/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C16[0][A]</td>
<td>myarduino_io/reg_statemachine_shiftin_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/reg_commandbuffer_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>myprocessorcore/reg_commandbuffer_2_s2/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>186</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_2_s2/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>myprocessorcore/n10343_s7/I2</td>
</tr>
<tr>
<td>2.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10343_s7/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>myprocessorcore/reg_commandbuffer_2_s2/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>myprocessorcore/reg_commandbuffer_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_commandbuffer_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/reg_commandbuffer_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>myprocessorcore/reg_commandbuffer_4_s2/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R15C15[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_4_s2/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>myprocessorcore/n10339_s7/I2</td>
</tr>
<tr>
<td>2.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10339_s7/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_commandbuffer_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>myprocessorcore/reg_commandbuffer_4_s2/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>myprocessorcore/reg_commandbuffer_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_programcounter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/reg_programcounter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td>myprocessorcore/reg_programcounter_5_s1/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R20C16[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_programcounter_5_s1/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td>myprocessorcore/n10321_s8/I3</td>
</tr>
<tr>
<td>2.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10321_s8/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_programcounter_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td>myprocessorcore/reg_programcounter_5_s1/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C16[1][A]</td>
<td>myprocessorcore/reg_programcounter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/reg_programcounter_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/reg_programcounter_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[0][A]</td>
<td>myprocessorcore/reg_programcounter_12_s1/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C16[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_programcounter_12_s1/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[0][A]</td>
<td>myprocessorcore/n10307_s9/I3</td>
</tr>
<tr>
<td>2.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C16[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10307_s9/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/reg_programcounter_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[0][A]</td>
<td>myprocessorcore/reg_programcounter_12_s1/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C16[0][A]</td>
<td>myprocessorcore/reg_programcounter_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_address_2_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>myprocessorcore/usr_address_2_4_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R31C22[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_2_4_s0/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>myprocessorcore/n10207_s12/I1</td>
</tr>
<tr>
<td>2.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10207_s12/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_2_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>myprocessorcore/usr_address_2_4_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>myprocessorcore/usr_address_2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_address_8_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_8_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>myprocessorcore/usr_address_8_4_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R21C34[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_8_4_s0/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>myprocessorcore/n10039_s12/I1</td>
</tr>
<tr>
<td>2.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n10039_s12/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_8_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>myprocessorcore/usr_address_8_4_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>myprocessorcore/usr_address_8_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_address_F_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_address_F_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td>myprocessorcore/usr_address_F_0_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R18C30[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_F_0_s0/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td>myprocessorcore/n9851_s12/I2</td>
</tr>
<tr>
<td>2.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n9851_s12/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_address_F_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td>myprocessorcore/usr_address_F_0_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C30[0][A]</td>
<td>myprocessorcore/usr_address_F_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_wideptr_3_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_wideptr_3_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C40[1][A]</td>
<td>myprocessorcore/usr_wideptr_3_4_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R40C40[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_3_4_s0/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C40[1][A]</td>
<td>myprocessorcore/n9719_s12/I1</td>
</tr>
<tr>
<td>2.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C40[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n9719_s12/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_3_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C40[1][A]</td>
<td>myprocessorcore/usr_wideptr_3_4_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C40[1][A]</td>
<td>myprocessorcore/usr_wideptr_3_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_wideptr_4_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_wideptr_4_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C40[0][A]</td>
<td>myprocessorcore/usr_wideptr_4_4_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R36C40[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_4_4_s0/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C40[0][A]</td>
<td>myprocessorcore/n9687_s12/I1</td>
</tr>
<tr>
<td>2.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C40[0][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n9687_s12/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C40[0][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_wideptr_4_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C40[0][A]</td>
<td>myprocessorcore/usr_wideptr_4_4_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C40[0][A]</td>
<td>myprocessorcore/usr_wideptr_4_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>myprocessorcore/usr_data_2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myprocessorcore/usr_data_2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td>myprocessorcore/usr_data_2_0_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R41C23[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_data_2_0_s0/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td>myprocessorcore/n9279_s12/I2</td>
</tr>
<tr>
<td>2.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td style=" background: #97FFFF;">myprocessorcore/n9279_s12/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td style=" font-weight:bold;">myprocessorcore/usr_data_2_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>944</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td>myprocessorcore/usr_data_2_0_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C23[1][A]</td>
<td>myprocessorcore/usr_data_2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io/reg_shiftregister_input_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io/reg_shiftregister_input_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io/reg_shiftregister_input_23_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io/reg_shiftregister_input_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io/reg_shiftregister_input_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io/reg_shiftregister_input_21_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io/reg_shiftregister_input_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io/reg_shiftregister_input_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io/reg_shiftregister_input_17_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io/reg_shiftregister_input_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io/reg_shiftregister_input_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io/reg_shiftregister_input_9_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io/mem_dst_clk_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io/mem_dst_clk_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io/mem_dst_clk_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io/mem_cmd_ad_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io/mem_cmd_ad_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io/mem_cmd_ad_5_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io/arduino_datain_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io/arduino_datain_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io/arduino_datain_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myprocessorcore/mem_key_ad_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myprocessorcore/mem_key_ad_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myprocessorcore/mem_key_ad_10_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myprocessorcore/usr_wideptr_B_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myprocessorcore/usr_wideptr_B_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myprocessorcore/usr_wideptr_B_6_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myprocessorcore/usr_wideptr_B_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myprocessorcore/usr_wideptr_B_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myprocessorcore/usr_wideptr_B_7_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>944</td>
<td>sysclk_d</td>
<td>0.982</td>
<td>1.859</td>
</tr>
<tr>
<td>305</td>
<td>usr_register_select[8]</td>
<td>2.974</td>
<td>1.830</td>
</tr>
<tr>
<td>186</td>
<td>reg_commandbuffer[2]</td>
<td>1.224</td>
<td>4.452</td>
</tr>
<tr>
<td>153</td>
<td>usr_register_select[9]</td>
<td>2.888</td>
<td>1.799</td>
</tr>
<tr>
<td>141</td>
<td>mem_cmd_din_7_12</td>
<td>1.224</td>
<td>3.577</td>
</tr>
<tr>
<td>129</td>
<td>usr_register_select[0]</td>
<td>7.283</td>
<td>1.579</td>
</tr>
<tr>
<td>125</td>
<td>n15949_8</td>
<td>2.202</td>
<td>3.936</td>
</tr>
<tr>
<td>91</td>
<td>cpu_data_0_7_12</td>
<td>1.867</td>
<td>3.702</td>
</tr>
<tr>
<td>90</td>
<td>n15917_4</td>
<td>1.660</td>
<td>4.624</td>
</tr>
<tr>
<td>81</td>
<td>cpu_data_0[4]</td>
<td>2.408</td>
<td>3.087</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R29C17</td>
<td>88.89%</td>
</tr>
<tr>
<td>R30C17</td>
<td>88.89%</td>
</tr>
<tr>
<td>R31C16</td>
<td>88.89%</td>
</tr>
<tr>
<td>R29C14</td>
<td>87.50%</td>
</tr>
<tr>
<td>R30C16</td>
<td>87.50%</td>
</tr>
<tr>
<td>R32C14</td>
<td>86.11%</td>
</tr>
<tr>
<td>R33C20</td>
<td>84.72%</td>
</tr>
<tr>
<td>R29C15</td>
<td>84.72%</td>
</tr>
<tr>
<td>R29C16</td>
<td>84.72%</td>
</tr>
<tr>
<td>R40C14</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
