INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sophi/Documents/SiliconNeuronMeasSuit/fpga/vivado_project/SNN/SNN.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sophi/Documents/SiliconNeuronMeasSuit/fpga/vivado_project/SNN/SNN.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1
