
---------- Begin Simulation Statistics ----------
simSeconds                                   0.033637                       # Number of seconds simulated (Second)
simTicks                                  33637428500                       # Number of ticks simulated (Tick)
finalTick                                 33637428500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    199.46                       # Real time elapsed on the host (Second)
hostTickRate                                168641404                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     682016                       # Number of bytes of host memory used (Byte)
simInsts                                    135489048                       # Number of instructions simulated (Count)
simOps                                      145598020                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   679275                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     729956                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         67274858                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       154222416                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   196977                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      153781293                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 255764                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              8821372                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           6945845                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 163                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            65423026                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.350568                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.054124                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  18113493     27.69%     27.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   8845151     13.52%     41.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   6767394     10.34%     51.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  13486860     20.61%     72.17% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   8548227     13.07%     85.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   4713901      7.21%     92.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2509038      3.84%     96.27% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1387563      2.12%     98.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1051399      1.61%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              65423026                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  332206     11.12%     11.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                 193975      6.49%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      1      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      6      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     17.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1300972     43.53%     61.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               1161342     38.86%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       131147      0.09%      0.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      91826759     59.71%     59.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      1248614      0.81%     60.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        236771      0.15%     60.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      2103048      1.37%     62.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp        32768      0.02%     62.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     62.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult      2099917      1.37%     63.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     63.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     63.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc        62271      0.04%     63.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     63.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd        65571      0.04%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       131125      0.09%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp       131116      0.09%     63.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     63.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       127827      0.08%     63.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     63.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     63.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     63.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     63.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     63.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     63.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     63.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     63.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     63.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     63.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     63.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     63.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     63.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     63.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     63.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     63.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     63.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     63.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     63.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     63.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     63.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     63.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     63.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     63.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     63.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     63.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     63.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     37412402     24.33%     88.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     18171957     11.82%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      153781293                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.285866                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2988502                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.019433                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                346196341                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               147269501                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       136409765                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 30033537                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                16033806                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        14491633                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   141586935                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    15051713                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         153087605                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      37250976                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    693688                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                              120277                       # Number of nop insts executed (Count)
system.cpu.numRefs                           55171877                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       20786790                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     17920901                       # Number of stores executed (Count)
system.cpu.numRate                           2.275554                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                           98425                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         1851832                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                   135489048                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                     145598020                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.496534                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.496534                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.013963                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.013963                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  174285781                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                 105052995                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                   12540005                       # number of vector regfile reads (Count)
system.cpu.vecRegfileWrites                  11172985                       # number of vector regfile writes (Count)
system.cpu.ccRegfileReads                    36156312                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   35850719                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                 323057683                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                  4443489                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       35924750                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      18922510                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      8237632                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      3837450                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                22087694                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          15357107                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            228982                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             10917623                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                10868767                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.995525                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 1232818                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 25                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups          247718                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             241465                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             6253                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          190                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         8832162                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          196814                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            215625                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     64201693                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.269528                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.063660                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        29690139     46.25%     46.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        10487090     16.33%     62.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         5802069      9.04%     71.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         2395388      3.73%     75.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1034307      1.61%     76.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          703571      1.10%     78.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          629276      0.98%     79.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         2679441      4.17%     83.21% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        10780412     16.79%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     64201693                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted            135598542                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted              145707514                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    51251826                       # Number of memory references committed (Count)
system.cpu.commit.loads                      34504709                       # Number of loads committed (Count)
system.cpu.commit.amos                          98358                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       98368                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   20192475                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions         14149424                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                   127475603                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls               1146632                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       131141      0.09%      0.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     88094918     60.46%     60.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      1248218      0.86%     61.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       236522      0.16%     61.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      2100428      1.44%     63.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp        32768      0.02%     63.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     63.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult      2097152      1.44%     64.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc        58980      0.04%     64.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd        65556      0.04%     64.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       131098      0.09%     64.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp       131092      0.09%     64.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     64.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       127815      0.09%     64.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     64.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     64.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     34504709     23.68%     88.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     16747117     11.49%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    145707514                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      10780412                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       39658688                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          39658688                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      39735717                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         39735717                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       144457                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          144457                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       144464                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         144464                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   9382024452                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   9382024452                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   9382024452                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   9382024452                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     39803145                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      39803145                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     39880181                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     39880181                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.003629                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.003629                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.003622                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.003622                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 64946.831597                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 64946.831597                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 64943.684600                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 64943.684600                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs         6990                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          176                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      39.715909                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        20548                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             20548                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        58288                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         58288                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        58288                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        58288                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        86169                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        86169                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        86176                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        86176                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   5093913995                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   5093913995                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   5094625495                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   5094625495                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.002165                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.002165                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.002161                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.002161                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 59115.389467                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 59115.389467                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 59118.843936                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 59118.843936                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  84131                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data           33                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total           33                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            6                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            6                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       380500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       380500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data           39                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total           39                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.153846                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.153846                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data 63416.666667                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 63416.666667                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data            3                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total            3                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            3                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            3                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       240500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       240500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.076923                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.076923                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data 80166.666667                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total 80166.666667                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     23032735                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        23032735                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       121653                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        121653                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   8520848500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   8520848500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     23154388                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     23154388                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.005254                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.005254                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 70042.238991                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 70042.238991                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        56139                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        56139                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        65514                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        65514                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   4356076000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   4356076000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.002829                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.002829                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 66490.765333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 66490.765333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data        77029                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total         77029                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data            7                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total            7                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data        77036                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total        77036                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.000091                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.000091                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data            7                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total            7                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data       711500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total       711500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.000091                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.000091                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 101642.857143                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 101642.857143                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data           10                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total           10                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data           10                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total           10                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data        98357                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total           98357                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            1                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             1                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data        66000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total        66000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data        98358                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total        98358                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.000010                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.000010                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        66000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        66000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrHits::cpu.data            1                       # number of SwapReq MSHR hits (Count)
system.cpu.dcache.SwapReq.mshrHits::total            1                       # number of SwapReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data            9                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total            9                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data        96998                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total        96998                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data            9                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total            9                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 10777.555556                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 10777.555556                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data            9                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total            9                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data        87998                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total        87998                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data  9777.555556                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total  9777.555556                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     16625953                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       16625953                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        22795                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        22795                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    861078954                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    861078954                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     16648748                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     16648748                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.001369                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.001369                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 37774.904760                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 37774.904760                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         2149                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         2149                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        20646                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        20646                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    737749997                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    737749997                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001240                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001240                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 35733.313814                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 35733.313814                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33637428500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1978.311190                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             39920296                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              86179                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             463.225333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              145000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1978.311190                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.965972                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.965972                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           62                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          133                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3         1244                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          596                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           80043355                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          80043355                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33637428500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 19671354                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              16479584                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  26586593                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               2407296                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 278199                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             10729635                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 13366                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              157116628                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 95700                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles           23154420                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      147062650                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    22087694                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           12343050                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      41976947                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  583112                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                    6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           97                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  20340329                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 88171                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           65423026                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.445486                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.237631                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 33962831     51.91%     51.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  6638618     10.15%     62.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  2664049      4.07%     66.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2130065      3.26%     69.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1870496      2.86%     72.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1883956      2.88%     75.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1923420      2.94%     78.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1604819      2.45%     80.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 12744772     19.48%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             65423026                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.328320                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.185997                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       20231969                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          20231969                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      20231969                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         20231969                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst       108360                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          108360                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst       108360                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         108360                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   2511682998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   2511682998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   2511682998                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   2511682998                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     20340329                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      20340329                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     20340329                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     20340329                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.005327                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.005327                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.005327                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.005327                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 23179.060520                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 23179.060520                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 23179.060520                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 23179.060520                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs         1097                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           22                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      49.863636                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks       102734                       # number of writebacks (Count)
system.cpu.icache.writebacks::total            102734                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         5126                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          5126                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         5126                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         5126                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst       103234                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       103234                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst       103234                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       103234                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   2323729499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   2323729499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   2323729499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   2323729499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.005075                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.005075                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.005075                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.005075                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 22509.342842                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 22509.342842                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 22509.342842                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 22509.342842                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                 102734                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     20231969                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        20231969                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst       108360                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        108360                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   2511682998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   2511682998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     20340329                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     20340329                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.005327                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.005327                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 23179.060520                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 23179.060520                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         5126                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         5126                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst       103234                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       103234                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   2323729499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   2323729499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.005075                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.005075                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 22509.342842                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 22509.342842                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33637428500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           493.484048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             20335202                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             103233                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             196.983542                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               77000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   493.484048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.963836                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.963836                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          499                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           95                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          403                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.974609                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           40783891                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          40783891                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33637428500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    278199                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1928242                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   172295                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              154539670                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                95660                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 35924750                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                18922510                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                196977                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     89954                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    50496                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          62546                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          97153                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       141143                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               238296                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                151053259                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               150901398                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  97729942                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 144718032                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.243058                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.675313                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                    12169205                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 1420041                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                18841                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               62546                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2175393                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads              1925055                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     93                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           34428691                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.884869                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             9.919623                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               33520945     97.36%     97.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               329855      0.96%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               353362      1.03%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                19299      0.06%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 8440      0.02%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                80753      0.23%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  509      0.00%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  304      0.00%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 2796      0.01%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 3347      0.01%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              23148      0.07%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1507      0.00%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                630      0.00%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               5306      0.02%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              16198      0.05%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              16897      0.05%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              40501      0.12%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                222      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 52      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 79      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                102      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                155      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                194      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                486      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                625      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                213      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 78      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 52      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 73      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 97      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             2466      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1019                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             34428691                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  33637428500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  33637428500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  33637428500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  33637428500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  33637428500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 278199                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 20544852                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2808749                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles        2326447                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  28054134                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              11410645                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              156070286                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 20250                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                2933830                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                6911007                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                1128699                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           161311266                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   264140936                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                178245414                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                 13073695                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps             151557818                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  9753448                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  157492                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 160                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  10371541                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        207959800                       # The number of ROB reads (Count)
system.cpu.rob.writes                       310302775                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                135489048                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  145598020                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    77                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_writebacks::samples      8843.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1583.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     64562.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.022941584500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          511                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          511                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              260946                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               8335                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      189388                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     123282                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    189388                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   123282                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                 123243                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                114439                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.46                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                189388                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               123282                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   57513                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    7956                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     526                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     127                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      21                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    310                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    317                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    480                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    519                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    511                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    514                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    516                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    514                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    515                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    515                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    514                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    524                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    516                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    514                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    516                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    511                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    511                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    511                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          511                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     129.436399                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     60.804359                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    172.888447                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-31            201     39.33%     39.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-63            74     14.48%     53.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-95            20      3.91%     57.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-127           94     18.40%     76.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-159           27      5.28%     81.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-191           11      2.15%     83.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-223            3      0.59%     84.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-255            2      0.39%     84.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-287            2      0.39%     84.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-351            4      0.78%     85.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::352-383            1      0.20%     85.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::416-447            4      0.78%     86.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::448-479            3      0.59%     87.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::480-511           46      9.00%     96.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-543            9      1.76%     98.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::576-607            1      0.20%     98.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::608-639            1      0.20%     98.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-671            3      0.59%     99.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::704-735            1      0.20%     99.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::736-767            1      0.20%     99.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::768-799            1      0.20%     99.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::800-831            1      0.20%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::864-895            1      0.20%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           511                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          511                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.268102                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.237406                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.023518                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              195     38.16%     38.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                6      1.17%     39.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              288     56.36%     95.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               22      4.31%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           511                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 7887552                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                12120832                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              7890048                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              360337651.85112178                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              234561568.81909093                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   33637418000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     107581.21                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       101312                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      4131968                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       564736                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 3011883.027859873604                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 122838403.060447990894                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 16788917.143294710666                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst       103234                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        86154                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       123282                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     56660250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   2569141000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 838177808000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst       548.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     29820.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   6798866.08                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst      6606912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      5513856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       12120768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst      6606912                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      6606912                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      1315072                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      1315072                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst       103233                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        86154                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          189387                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        20548                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          20548                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      196415490                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      163920259                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         360335749                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    196415490                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     196415490                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     39095497                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         39095497                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     39095497                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     196415490                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     163920259                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        399431247                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                66145                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                8824                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         3911                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         4089                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         4062                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         4067                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         3945                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         4521                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         6196                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         4191                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         3479                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         3430                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         3416                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         3467                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         3430                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         3702                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         5966                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         4273                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          574                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          585                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          665                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          703                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          641                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          707                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          586                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          406                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          469                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          570                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          417                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          553                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          447                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          578                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          484                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          439                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1385582500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             330725000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         2625801250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                20947.65                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           39697.65                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               27479                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               7413                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            41.54                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           84.01                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        40071                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   119.710713                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    85.113448                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   164.113991                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        31507     78.63%     78.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         4651     11.61%     90.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         1401      3.50%     93.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          433      1.08%     94.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          415      1.04%     95.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          445      1.11%     96.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          732      1.83%     98.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          246      0.61%     99.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          241      0.60%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        40071                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               4233280                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             564736                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              125.850286                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               16.788917                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.11                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.98                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.13                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               46.54                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  33637428500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       136202640                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        72374445                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      249764340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      25405740                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2655244800.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   9015733320                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   5324576160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   17479301445                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   519.638457                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  13628043000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1123200000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  18886185500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       149940000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        79695000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      222503820                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      20655540                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2655244800.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   8603175300                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   5671993440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   17403207900                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   517.376288                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  14491824750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1123200000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  18022403750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33637428500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              168757                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         20548                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean        102734                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             63583                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              20630                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             20630                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          103234                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          65524                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             25                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrls.port       309201                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       256464                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  565665                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrls.port     13181888                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrls.port      6828928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 20010816                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             189413                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000011                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.003249                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   189411    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        2      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               189413                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33637428500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           924226500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          516680000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          462196750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         376278                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       186866                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
