INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/BRAM0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcpsm6
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1483]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1484]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1485]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1796]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1885]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1886]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1887]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/xor_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_out_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_selector
INFO: [VRFC 10-311] analyzing module ram_out_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_1/sim/design_1_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_top_0_0/sim/design_1_top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_xor_block_0_0/sim/design_1_xor_block_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xor_block_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_ram_out_selector_0_0/sim/design_1_ram_out_selector_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ram_out_selector_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_ram_selector_0_0/sim/design_1_ram_selector_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ram_selector_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
