# Complete CPU

## Summary
The purpose of this project is to implement and simulate a complete Semi-RISC CPU that consists of a data path, control unit, and a reset circuit in correspondance with the [CPU specification document](https://www.ee.torontomu.ca/~courses/coe608/labs/CPU_Specification.pdf).

## Features
### 1. Data Path

### 2. Control Unit

### 3. Reset Circuit
