#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5606e9dd2930 .scope module, "microc_tb" "microc_tb" 2 2;
 .timescale -9 -11;
v0x5606e9e05270_0 .var "t_s_inc", 0 0;
v0x5606e9e05380_0 .var "test_clk", 0 0;
v0x5606e9e05440_0 .var "test_op", 2 0;
v0x5606e9e05530_0 .net "test_opcode", 5 0, L_0x5606e9e177b0;  1 drivers
v0x5606e9e055d0_0 .var "test_reset", 0 0;
v0x5606e9e056c0_0 .var "test_s_inm", 0 0;
v0x5606e9e057b0_0 .var "test_sabs", 0 0;
v0x5606e9e058a0_0 .var "test_we3", 0 0;
v0x5606e9e05990_0 .var "test_wez", 0 0;
v0x5606e9e05a30_0 .net "test_z", 0 0, v0x5606e9e01510_0;  1 drivers
S_0x5606e9dd2c10 .scope module, "mic" "microc" 2 9, 3 4 0, S_0x5606e9dd2930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_abs"
    .port_info 3 /INPUT 1 "s_inc"
    .port_info 4 /INPUT 1 "s_inm"
    .port_info 5 /INPUT 1 "we3"
    .port_info 6 /INPUT 1 "wez"
    .port_info 7 /INPUT 3 "op"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 6 "opcode"
v0x5606e9e040b0_0 .net "clk", 0 0, v0x5606e9e05380_0;  1 drivers
v0x5606e9e04150_0 .net "op", 2 0, v0x5606e9e05440_0;  1 drivers
v0x5606e9e04240_0 .net "opcode", 5 0, L_0x5606e9e177b0;  alias, 1 drivers
v0x5606e9e04310_0 .net "reset", 0 0, v0x5606e9e055d0_0;  1 drivers
v0x5606e9e043b0_0 .net "s_abs", 0 0, v0x5606e9e057b0_0;  1 drivers
v0x5606e9e044a0_0 .net "s_inc", 0 0, v0x5606e9e05270_0;  1 drivers
v0x5606e9e04540_0 .net "s_inm", 0 0, v0x5606e9e056c0_0;  1 drivers
v0x5606e9e04610_0 .net "sal_alu", 7 0, v0x5606e9dff3f0_0;  1 drivers
v0x5606e9e04700_0 .net "sal_mp", 15 0, L_0x5606e9e05d40;  1 drivers
v0x5606e9e04830_0 .net "sal_mux_s", 9 0, L_0x5606e9e161e0;  1 drivers
v0x5606e9e048d0_0 .net "sal_mux_sum", 9 0, L_0x5606e9e05e50;  1 drivers
v0x5606e9e049c0_0 .net "sal_pc", 9 0, v0x5606e9e039a0_0;  1 drivers
v0x5606e9e04a80_0 .net "sal_rd1", 7 0, L_0x5606e9e168f0;  1 drivers
v0x5606e9e04b90_0 .net "sal_rd2", 7 0, L_0x5606e9e17000;  1 drivers
v0x5606e9e04ca0_0 .net "sal_sum", 9 0, L_0x5606e9e16040;  1 drivers
v0x5606e9e04db0_0 .net "wd3", 7 0, L_0x5606e9e174d0;  1 drivers
v0x5606e9e04ec0_0 .net "we3", 0 0, v0x5606e9e058a0_0;  1 drivers
v0x5606e9e04f60_0 .net "wez", 0 0, v0x5606e9e05990_0;  1 drivers
v0x5606e9e05000_0 .net "z", 0 0, v0x5606e9e01510_0;  alias, 1 drivers
v0x5606e9e050a0_0 .net "zalu", 0 0, L_0x5606e9e17460;  1 drivers
L_0x5606e9e05ef0 .part L_0x5606e9e05d40, 0, 10;
L_0x5606e9e16350 .part L_0x5606e9e05d40, 0, 10;
L_0x5606e9e17150 .part L_0x5606e9e05d40, 8, 4;
L_0x5606e9e171f0 .part L_0x5606e9e05d40, 4, 4;
L_0x5606e9e17290 .part L_0x5606e9e05d40, 0, 4;
L_0x5606e9e17570 .part L_0x5606e9e05d40, 4, 8;
L_0x5606e9e177b0 .part L_0x5606e9e05d40, 10, 6;
S_0x5606e9dd9100 .scope module, "alum" "alu" 3 18, 4 1 0, S_0x5606e9dd2c10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x5606e9e17460 .functor NOT 1, L_0x5606e9e17330, C4<0>, C4<0>, C4<0>;
v0x5606e9dd3d60_0 .net *"_s3", 0 0, L_0x5606e9e17330;  1 drivers
v0x5606e9dd3e30_0 .net "a", 7 0, L_0x5606e9e168f0;  alias, 1 drivers
v0x5606e9dff250_0 .net "b", 7 0, L_0x5606e9e17000;  alias, 1 drivers
v0x5606e9dff310_0 .net "op", 2 0, v0x5606e9e05440_0;  alias, 1 drivers
v0x5606e9dff3f0_0 .var "s", 7 0;
v0x5606e9dff520_0 .net "y", 7 0, v0x5606e9dff3f0_0;  alias, 1 drivers
v0x5606e9dff600_0 .net "zero", 0 0, L_0x5606e9e17460;  alias, 1 drivers
E_0x5606e9daa100 .event edge, v0x5606e9dff310_0, v0x5606e9dff250_0, v0x5606e9dd3e30_0;
L_0x5606e9e17330 .reduce/or v0x5606e9dff3f0_0;
S_0x5606e9dff760 .scope module, "b_registro" "regfile" 3 17, 5 4 0, S_0x5606e9dd2c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x5606e9dffa90_0 .net *"_s0", 31 0, L_0x5606e9e16480;  1 drivers
v0x5606e9dffb90_0 .net *"_s10", 5 0, L_0x5606e9e166e0;  1 drivers
L_0x7f95a6fdb138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5606e9dffc70_0 .net *"_s13", 1 0, L_0x7f95a6fdb138;  1 drivers
L_0x7f95a6fdb180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5606e9dffd30_0 .net/2u *"_s14", 7 0, L_0x7f95a6fdb180;  1 drivers
v0x5606e9dffe10_0 .net *"_s18", 31 0, L_0x5606e9e16a80;  1 drivers
L_0x7f95a6fdb1c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5606e9dfff40_0 .net *"_s21", 27 0, L_0x7f95a6fdb1c8;  1 drivers
L_0x7f95a6fdb210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5606e9e00020_0 .net/2u *"_s22", 31 0, L_0x7f95a6fdb210;  1 drivers
v0x5606e9e00100_0 .net *"_s24", 0 0, L_0x5606e9e16bb0;  1 drivers
v0x5606e9e001c0_0 .net *"_s26", 7 0, L_0x5606e9e16cf0;  1 drivers
v0x5606e9e002a0_0 .net *"_s28", 5 0, L_0x5606e9e16de0;  1 drivers
L_0x7f95a6fdb0a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5606e9e00380_0 .net *"_s3", 27 0, L_0x7f95a6fdb0a8;  1 drivers
L_0x7f95a6fdb258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5606e9e00460_0 .net *"_s31", 1 0, L_0x7f95a6fdb258;  1 drivers
L_0x7f95a6fdb2a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5606e9e00540_0 .net/2u *"_s32", 7 0, L_0x7f95a6fdb2a0;  1 drivers
L_0x7f95a6fdb0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5606e9e00620_0 .net/2u *"_s4", 31 0, L_0x7f95a6fdb0f0;  1 drivers
v0x5606e9e00700_0 .net *"_s6", 0 0, L_0x5606e9e16550;  1 drivers
v0x5606e9e007c0_0 .net *"_s8", 7 0, L_0x5606e9e16640;  1 drivers
v0x5606e9e008a0_0 .net "clk", 0 0, v0x5606e9e05380_0;  alias, 1 drivers
v0x5606e9e00960_0 .net "ra1", 3 0, L_0x5606e9e17150;  1 drivers
v0x5606e9e00a40_0 .net "ra2", 3 0, L_0x5606e9e171f0;  1 drivers
v0x5606e9e00b20_0 .net "rd1", 7 0, L_0x5606e9e168f0;  alias, 1 drivers
v0x5606e9e00be0_0 .net "rd2", 7 0, L_0x5606e9e17000;  alias, 1 drivers
v0x5606e9e00c80 .array "regb", 15 0, 7 0;
v0x5606e9e00d20_0 .net "wa3", 3 0, L_0x5606e9e17290;  1 drivers
v0x5606e9e00e00_0 .net "wd3", 7 0, L_0x5606e9e174d0;  alias, 1 drivers
v0x5606e9e00ee0_0 .net "we3", 0 0, v0x5606e9e058a0_0;  alias, 1 drivers
E_0x5606e9daa4f0 .event posedge, v0x5606e9e008a0_0;
L_0x5606e9e16480 .concat [ 4 28 0 0], L_0x5606e9e17150, L_0x7f95a6fdb0a8;
L_0x5606e9e16550 .cmp/ne 32, L_0x5606e9e16480, L_0x7f95a6fdb0f0;
L_0x5606e9e16640 .array/port v0x5606e9e00c80, L_0x5606e9e166e0;
L_0x5606e9e166e0 .concat [ 4 2 0 0], L_0x5606e9e17150, L_0x7f95a6fdb138;
L_0x5606e9e168f0 .functor MUXZ 8, L_0x7f95a6fdb180, L_0x5606e9e16640, L_0x5606e9e16550, C4<>;
L_0x5606e9e16a80 .concat [ 4 28 0 0], L_0x5606e9e171f0, L_0x7f95a6fdb1c8;
L_0x5606e9e16bb0 .cmp/ne 32, L_0x5606e9e16a80, L_0x7f95a6fdb210;
L_0x5606e9e16cf0 .array/port v0x5606e9e00c80, L_0x5606e9e16de0;
L_0x5606e9e16de0 .concat [ 4 2 0 0], L_0x5606e9e171f0, L_0x7f95a6fdb258;
L_0x5606e9e17000 .functor MUXZ 8, L_0x7f95a6fdb2a0, L_0x5606e9e16cf0, L_0x5606e9e16bb0, C4<>;
S_0x5606e9e010a0 .scope module, "ffz" "ffd" 3 20, 5 56 0, S_0x5606e9dd2c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x5606e9e01240_0 .net "carga", 0 0, v0x5606e9e05990_0;  alias, 1 drivers
v0x5606e9e01320_0 .net "clk", 0 0, v0x5606e9e05380_0;  alias, 1 drivers
v0x5606e9e01410_0 .net "d", 0 0, L_0x5606e9e17460;  alias, 1 drivers
v0x5606e9e01510_0 .var "q", 0 0;
v0x5606e9e015b0_0 .net "reset", 0 0, v0x5606e9e055d0_0;  alias, 1 drivers
E_0x5606e9daadb0 .event posedge, v0x5606e9e015b0_0, v0x5606e9e008a0_0;
S_0x5606e9e01700 .scope module, "memoriap" "memprog" 3 12, 6 3 0, S_0x5606e9dd2c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x5606e9e05d40 .functor BUFZ 16, L_0x5606e9e05b20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5606e9e01940_0 .net *"_s0", 15 0, L_0x5606e9e05b20;  1 drivers
v0x5606e9e01a40_0 .net *"_s2", 11 0, L_0x5606e9e05bc0;  1 drivers
L_0x7f95a6fdb018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5606e9e01b20_0 .net *"_s5", 1 0, L_0x7f95a6fdb018;  1 drivers
v0x5606e9e01be0_0 .net "a", 9 0, v0x5606e9e039a0_0;  alias, 1 drivers
v0x5606e9e01cc0_0 .net "clk", 0 0, v0x5606e9e05380_0;  alias, 1 drivers
v0x5606e9e01e00 .array "mem", 1023 0, 15 0;
v0x5606e9e01ec0_0 .net "rd", 15 0, L_0x5606e9e05d40;  alias, 1 drivers
L_0x5606e9e05b20 .array/port v0x5606e9e01e00, L_0x5606e9e05bc0;
L_0x5606e9e05bc0 .concat [ 10 2 0 0], v0x5606e9e039a0_0, L_0x7f95a6fdb018;
S_0x5606e9e02020 .scope module, "mux1" "mux2" 3 19, 5 46 0, S_0x5606e9dd2c10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x5606e9e02240 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001000>;
v0x5606e9e022e0_0 .net "d0", 7 0, L_0x5606e9e17570;  1 drivers
v0x5606e9e023c0_0 .net "d1", 7 0, v0x5606e9dff3f0_0;  alias, 1 drivers
v0x5606e9e02480_0 .net "s", 0 0, v0x5606e9e056c0_0;  alias, 1 drivers
v0x5606e9e02550_0 .net "y", 7 0, L_0x5606e9e174d0;  alias, 1 drivers
L_0x5606e9e174d0 .functor MUXZ 8, L_0x5606e9e17570, v0x5606e9dff3f0_0, v0x5606e9e056c0_0, C4<>;
S_0x5606e9e026b0 .scope module, "mux_pc" "mux2" 3 15, 5 46 0, S_0x5606e9dd2c10;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x5606e9e02880 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001010>;
v0x5606e9e02950_0 .net "d0", 9 0, L_0x5606e9e16040;  alias, 1 drivers
v0x5606e9e02a50_0 .net "d1", 9 0, L_0x5606e9e16350;  1 drivers
v0x5606e9e02b30_0 .net "s", 0 0, v0x5606e9e057b0_0;  alias, 1 drivers
v0x5606e9e02c00_0 .net "y", 9 0, L_0x5606e9e161e0;  alias, 1 drivers
L_0x5606e9e161e0 .functor MUXZ 10, L_0x5606e9e16040, L_0x5606e9e16350, v0x5606e9e057b0_0, C4<>;
S_0x5606e9e02d90 .scope module, "mux_sum" "mux2" 3 13, 5 46 0, S_0x5606e9dd2c10;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x5606e9e02f60 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001010>;
v0x5606e9e030a0_0 .net "d0", 9 0, L_0x5606e9e05ef0;  1 drivers
L_0x7f95a6fdb060 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5606e9e031a0_0 .net "d1", 9 0, L_0x7f95a6fdb060;  1 drivers
v0x5606e9e03280_0 .net "s", 0 0, v0x5606e9e05270_0;  alias, 1 drivers
v0x5606e9e03350_0 .net "y", 9 0, L_0x5606e9e05e50;  alias, 1 drivers
L_0x5606e9e05e50 .functor MUXZ 10, L_0x5606e9e05ef0, L_0x7f95a6fdb060, v0x5606e9e05270_0, C4<>;
S_0x5606e9e034e0 .scope module, "pgc" "registro" 3 16, 5 35 0, S_0x5606e9dd2c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x5606e9e036b0 .param/l "WIDTH" 0 5 35, +C4<00000000000000000000000000001010>;
v0x5606e9e037f0_0 .net "clk", 0 0, v0x5606e9e05380_0;  alias, 1 drivers
v0x5606e9e038b0_0 .net "d", 9 0, L_0x5606e9e161e0;  alias, 1 drivers
v0x5606e9e039a0_0 .var "q", 9 0;
v0x5606e9e03aa0_0 .net "reset", 0 0, v0x5606e9e055d0_0;  alias, 1 drivers
S_0x5606e9e03bc0 .scope module, "sumador" "sum" 3 14, 5 28 0, S_0x5606e9dd2c10;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x5606e9e03db0_0 .net "a", 9 0, v0x5606e9e039a0_0;  alias, 1 drivers
v0x5606e9e03ee0_0 .net "b", 9 0, L_0x5606e9e05e50;  alias, 1 drivers
v0x5606e9e03fa0_0 .net "y", 9 0, L_0x5606e9e16040;  alias, 1 drivers
L_0x5606e9e16040 .arith/sum 10, v0x5606e9e039a0_0, L_0x5606e9e05e50;
    .scope S_0x5606e9e01700;
T_0 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0x5606e9e01e00 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5606e9e034e0;
T_1 ;
    %wait E_0x5606e9daadb0;
    %load/vec4 v0x5606e9e03aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5606e9e039a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5606e9e038b0_0;
    %assign/vec4 v0x5606e9e039a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5606e9dff760;
T_2 ;
    %vpi_call 5 14 "$readmemb", "regfile.dat", v0x5606e9e00c80 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5606e9dff760;
T_3 ;
    %wait E_0x5606e9daa4f0;
    %load/vec4 v0x5606e9e00ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5606e9e00e00_0;
    %load/vec4 v0x5606e9e00d20_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5606e9e00c80, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5606e9dd9100;
T_4 ;
    %wait E_0x5606e9daa100;
    %load/vec4 v0x5606e9dff310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x5606e9dff3f0_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x5606e9dd3e30_0;
    %store/vec4 v0x5606e9dff3f0_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x5606e9dd3e30_0;
    %inv;
    %store/vec4 v0x5606e9dff3f0_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x5606e9dd3e30_0;
    %load/vec4 v0x5606e9dff250_0;
    %add;
    %store/vec4 v0x5606e9dff3f0_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x5606e9dd3e30_0;
    %load/vec4 v0x5606e9dff250_0;
    %sub;
    %store/vec4 v0x5606e9dff3f0_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x5606e9dd3e30_0;
    %load/vec4 v0x5606e9dff250_0;
    %and;
    %store/vec4 v0x5606e9dff3f0_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x5606e9dd3e30_0;
    %load/vec4 v0x5606e9dff250_0;
    %or;
    %store/vec4 v0x5606e9dff3f0_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x5606e9dd3e30_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x5606e9dff3f0_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x5606e9dff250_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x5606e9dff3f0_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5606e9e010a0;
T_5 ;
    %wait E_0x5606e9daadb0;
    %load/vec4 v0x5606e9e015b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5606e9e01510_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5606e9e01240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5606e9e01410_0;
    %assign/vec4 v0x5606e9e01510_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5606e9dd2930;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606e9e05380_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606e9e05380_0, 0, 1;
    %delay 1000, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5606e9dd2930;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606e9e055d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606e9e055d0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x5606e9dd2930;
T_8 ;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606e9e057b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606e9e05270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606e9e056c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606e9e058a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606e9e05990_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5606e9e05440_0, 0, 3;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606e9e057b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606e9e05270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606e9e056c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606e9e058a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606e9e05990_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5606e9e05440_0, 0, 3;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606e9e057b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606e9e05270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606e9e056c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606e9e058a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606e9e05990_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5606e9e05440_0, 0, 3;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606e9e057b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606e9e05270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606e9e056c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606e9e058a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606e9e05990_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5606e9e05440_0, 0, 3;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606e9e057b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606e9e05270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606e9e056c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606e9e058a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606e9e05990_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5606e9e05440_0, 0, 3;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606e9e057b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606e9e05270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606e9e056c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606e9e058a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606e9e05990_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5606e9e05440_0, 0, 3;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606e9e057b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606e9e05270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606e9e056c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606e9e058a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606e9e05990_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5606e9e05440_0, 0, 3;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606e9e057b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606e9e05270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5606e9e056c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606e9e058a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5606e9e05990_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5606e9e05440_0, 0, 3;
    %delay 2000, 0;
    %end;
    .thread T_8;
    .scope S_0x5606e9dd2930;
T_9 ;
    %vpi_call 2 100 "$monitor", v0x5606e9e05380_0, v0x5606e9e055d0_0, v0x5606e9e057b0_0, v0x5606e9e05270_0, v0x5606e9e056c0_0, v0x5606e9e058a0_0, v0x5606e9e05990_0, v0x5606e9e05440_0, v0x5606e9e05a30_0, v0x5606e9e05530_0 {0 0 0};
    %vpi_call 2 101 "$dumpfile", "micro_tb.vcd" {0 0 0};
    %vpi_call 2 102 "$dumpvars" {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 104 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "microc_tb.v";
    "microc.v";
    "./alu.v";
    "./componentes.v";
    "./memprog.v";
