Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Tue Dec 19 19:55:54 2017

All signals are completely routed.

WARNING:ParHelpers:361 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   U1/U1/U9/Mram_registers11_RAMD_D1_O
   U1/U1/U9/Mram_registers2_RAMD_D1_O


