Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto ef503a0e69464df6abe7b79e4e7c1262 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_16 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot aurora_64b66b_0_TB_behav xil_defaultlib.aurora_64b66b_0_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync_exdes_d...
Compiling secureip modules ...
Compiling module unisims_ver.GTXE2_COMMON(QPLL_CFG=27'b011010...
Compiling module xil_defaultlib.aurora_64b66b_0_gt_common_wrappe...
Compiling module unisims_ver.IBUFDS_GTE2
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.0,C...
Compiling module unisims_ver.IBUFDS
Compiling module xil_defaultlib.aurora_64b66b_0_CLOCK_MODULE
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync_shared(...
Compiling module xil_defaultlib.aurora_64b66b_0_SUPPORT_RESET_LO...
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync_default
Compiling module xil_defaultlib.aurora_64b66b_0_RESET_LOGIC
Compiling module unisims_ver.SRLC32E_default
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_LANE_INIT_SM
Compiling module xil_defaultlib.aurora_64b66b_0_SYM_GEN
Compiling module xil_defaultlib.aurora_64b66b_0_SYM_DEC
Compiling module xil_defaultlib.aurora_64b66b_0_ERR_DETECT
Compiling module xil_defaultlib.aurora_64b66b_0_AURORA_LANE
Compiling module unisims_ver.BUFGCE_default
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync_default
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync(c_init_...
Compiling module xil_defaultlib.aurora_64b66b_0_TX_STARTUP_FSM(E...
Compiling module xil_defaultlib.aurora_64b66b_0_RX_STARTUP_FSM(E...
Compiling secureip modules ...
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module unisims_ver.FD
Compiling module xil_defaultlib.aurora_64b66b_0_GTX(GT_SIM_GTRES...
Compiling module xil_defaultlib.aurora_64b66b_0_MULTI_GT(WRAPPER...
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_common_reset_cbc...
Compiling module xil_defaultlib.aurora_64b66b_0_common_logic_cbc...
Compiling module xil_defaultlib.aurora_64b66b_0_SCRAMBLER_64B66B...
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_DESCRAMBLER_64B6...
Compiling module xil_defaultlib.aurora_64b66b_0_BLOCK_SYNC_SM(SH...
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync(c_reset...
Compiling module unisims_ver.FF36_INTERNAL_VLOG(DATA_WIDTH=72...
Compiling module unisims_ver.FIFO36E1(ALMOST_EMPTY_OFFSET=13'...
Compiling module xil_defaultlib.aurora_64b66b_0_CLOCK_CORRECTION...
Compiling module xil_defaultlib.aurora_64b66b_0_WRAPPER(EXAMPLE_...
Compiling module xil_defaultlib.aurora_64b66b_0_AXI_TO_DRP(DATA_...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module xil_defaultlib.aurora_64b66b_0_CHANNEL_INIT_SM
Compiling module xil_defaultlib.aurora_64b66b_0_CHANNEL_BOND_GEN
Compiling module xil_defaultlib.aurora_64b66b_0_CHANNEL_ERR_DETE...
Compiling module xil_defaultlib.aurora_64b66b_0_GLOBAL_LOGIC
Compiling module xil_defaultlib.aurora_64b66b_0_AXI_TO_LL(DATA_W...
Compiling module xil_defaultlib.aurora_64b66b_0_TX_LL_DATAPATH
Compiling module xil_defaultlib.aurora_64b66b_0_TX_LL_CONTROL_SM
Compiling module xil_defaultlib.aurora_64b66b_0_TX_LL
Compiling module xil_defaultlib.aurora_64b66b_0_LL_TO_AXI(DATA_W...
Compiling module xil_defaultlib.aurora_64b66b_0_RX_LL_DATAPATH_d...
Compiling module xil_defaultlib.aurora_64b66b_0_RX_LL
Compiling module xil_defaultlib.aurora_64b66b_0_STANDARD_CC_MODU...
Compiling module xil_defaultlib.aurora_64b66b_0_core
Compiling module xil_defaultlib.aurora_64b66b_0
Compiling module xil_defaultlib.aurora_64b66b_0_support
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module xil_defaultlib.aurora_64b66b_0_reg_slice_0
Compiling module xil_defaultlib.aurora_64b66b_0_EXAMPLE_LL_TO_AX...
Compiling module xil_defaultlib.aurora_64b66b_0_FRAME_GEN_defaul...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module xil_defaultlib.aurora_64b66b_0_reg_slice_2
Compiling module xil_defaultlib.aurora_64b66b_0_EXAMPLE_AXI_TO_L...
Compiling module xil_defaultlib.aurora_64b66b_0_FRAME_CHECK_defa...
Compiling module xil_defaultlib.aurora_64b66b_0_exdes_default
Compiling module xil_defaultlib.aurora_64b66b_0_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot aurora_64b66b_0_TB_behav
