// Copyright (c) 2022 Nordic Semiconductor ASA
// SPDX-License-Identifier: Apache-2.0

/dts-v1/;
#include <nordic/nrf52811_qfaa.dtsi>

/ {
	model = "Macro-Snap";
	compatible = "nordic-semiconductor,macro-snap";

	chosen {
		zephyr,console = &uart0;
		zephyr,sram = &sram0;
		zephyr,flash = &flash0;
		zephyr,code-partition = &slot0_partition;
		zephyr,uart-mcumgr = &uart0;
	};

	buttons {
		compatible = "gpio-keys";
		button0: button_0 {
			gpios = <&gpio0 15 (GPIO_PULL_UP | GPIO_ACTIVE_LOW)>;
			label = "UI_BTN";
		};
		button1: button_1 {
			gpios = <&gpio0 25 (GPIO_PULL_UP | GPIO_ACTIVE_LOW)>;
			label = "FSR_DETECT";
		};
	};

	// leds {
	// 	compatible = "gpio-leds";
	// 	led1: led_1 {
	// 		gpios = <&gpio0 15 (GPIO_ACTIVE_LOW)>;
	// 		label = "Blue LED 2";
	// 	};
	// 	led2: led_2 {
	// 		gpios = <&gpio0 12 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	// 		label = "Red LED 3";
	// 	};
	// 	led3: led_3 {
	// 		gpios = <&gpio0 14 GPIO_ACTIVE_HIGH>;
	// 		label = "Green LED 4";
	// 	};
	// };

	// pwmleds {
	// 	compatible = "pwm-leds";
	// 	pwm_led0: pwm_led_0 {
	// 		pwms = <&pwm0 0 PWM_MSEC(8) PWM_POLARITY_NORMAL>;
	// 	};
	// };

	zephyr,user {
		io-channels = <&adc 0>, <&adc 1>, <&adc 2>, <&adc 3>;
		io-channel-names = "VBAT", "FSR1", "FSR2", "FSR3";
	};

	aliases {
		// led1 = &led1;
		// led2 = &led2;
		// led3 = &led3;
		// pwm0 = &pwm_led0;
		uibtn = &button0;
		fsrdet = &button1;
	};
};


&flash0 {
	partitions {
		compatible = "fixed-partitions";
		#address-cells = <1>;
		#size-cells = <1>;

		boot_partition: partition@0 {
			label = "mcuboot";
			reg = <0x0 0xc000>;
		};
		slot0_partition: partition@c000 {
			label = "image-0";
			reg = <0xc000 0xa000>;
		};
		slot1_partition: partition@16000 {
			label = "image-1";
			reg = <0x16000 0xa000>;
		};
		scratch_partition: partition@20000 {
			label = "image-scratch";
			reg = <0x20000 0xa000>;
		};
		storage_partition: partition@2a000 {
			label = "storage";
			reg = <0x2a000 0x6000>;
		};
	};
};

&pinctrl {
	pwm0_default: pwm0_default {
		group1 {
			psels = <NRF_PSEL(PWM_OUT0, 0, 6)>;
		};
	};

	pwm0_sleep: pwm0_sleep {
		group1 {
			psels = <NRF_PSEL(PWM_OUT0, 0, 6)>;
			low-power-enable;
		};
	};
};


&adc {	
	status = "okay";
	#address-cells = <1>;
	#size-cells = <0>;
	channel@0 {
		reg = <0>;
		zephyr,gain = "ADC_GAIN_1_4"; //1/4 works but needs to be mapped correctly
		zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
		zephyr,input-negative = <NRF_SAADC_AIN3>;
		zephyr,input-positive = <NRF_SAADC_VDD>;
		zephyr,reference = "ADC_REF_VDD_1_4"; //Need to use 1_4 for full range of VDD be used
		zephyr,resolution = <8>;
	};
	channel@1 {
		reg = <1>;
		zephyr,gain = "ADC_GAIN_1_4"; //1/4 works but needs to be mapped correctly
		zephyr,acquisition-time = < ADC_ACQ_TIME_DEFAULT>;
		zephyr,input-positive = <NRF_SAADC_AIN2>;
		zephyr,reference = "ADC_REF_VDD_1_4"; //Need to use 1_4 for full range of VDD be used
		zephyr,resolution = <12>;
	};
	channel@2 {
		reg = <2>;
		zephyr,gain = "ADC_GAIN_1_4"; //1/4 works but needs to be mapped correctly
		zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
		zephyr,input-positive = <NRF_SAADC_AIN4>;
		zephyr,reference = "ADC_REF_VDD_1_4"; //Need to use 1_4 for full range of VDD be used
		zephyr,resolution = <12>;
	};
	channel@3 {
		reg = <3>;
		zephyr,gain = "ADC_GAIN_1_4"; //1/4 works but needs to be mapped correctly
		zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
		zephyr,input-positive = <NRF_SAADC_AIN6>;
		zephyr,reference = "ADC_REF_VDD_1_4"; //Need to use 1_4 for full range of VDD be used
		zephyr,resolution = <12>;
	};
 };

&pwm0 {
	status = "okay";
	pinctrl-0 = <&pwm0_default>;
	pinctrl-1 = <&pwm0_sleep>;
	pinctrl-names = "default", "sleep";
};

&gpio0 {
	status = "okay";
	gpio-controller;
	#gpio-cells = <2>;
};

