Generated by Fabric Compiler ( version 2020.3-Lite <build 71107> ) at Wed Nov  9 22:45:54 2022

Timing Constraint:
-------------------------------------------------------
create_clock -name {sys_clk} [get_ports {clk}] -period {20.000} -waveform {0.000 10.000} -add

Inferred clocks commands :
-------------------------------------------------------
create_clock  -name {jtag_TCK_Inferred} -period {1000} -waveform { 0 500}  [get_ports {jtag_TCK}]  -add


IO Constraint :
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT            | DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | BUS_KEEPER     | SLEW     | DRIVE     | OFF_CHIP_TERMINATION     | PMOS_FINGER     | NMOS_FINGER     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | DIFF_DRV_STRENGTH     | DIFFOUT_EN0     | DIFFOUT_EN1     | CP_IN_MAG     | CP_HYS     | CP_DYN_TERM     | DIFF_DriveStr_0     | DIFF_DriveStr_1     | TX_VCM_0     | TX_VCM_1     | IO_REGISTER     | VIRTUAL_IO     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| gpio[0]         | inout         | U11     | 3.3       | LVCMOS33       |                | SLOW     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| gpio[1]         | inout         | P17     | 3.3       | LVCMOS33       |                | SLOW     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| halted_ind      | output        | U10     | 3.3       | LVCMOS33       |                | SLOW     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| jtag_TDO        | output        | V16     | 3.3       | LVCMOS33       |                | SLOW     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| uart_tx_pin     | output        | R18     | 3.3       | LVCMOS33       |                | SLOW     | 4         |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| clk             | input         | B5      | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| jtag_TCK        | input         | V17     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| jtag_TDI        | input         | V18     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| jtag_TMS        | input         | T18     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| rst_ext_i       | input         | U12     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| uart_rx_pin     | input         | N14     | 3.3       | LVTTL33        |                |          |           |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-----------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name        | Fanout     
+-----------------------------------------------------------------------------------------------+
| O                   | jtag_TCK_ibuf       | clkbufg_0         | ntclkbufg_0     | 228        
| O                   | clk_ibuf            | clkbufg_1         | ntclkbufg_1     | 2763       
+-----------------------------------------------------------------------------------------------+


Reset Signal:
+---------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                           | Rst_Source_Inst                                                | Fanout     
+---------------------------------------------------------------------------------------------------------------------------------------------------+
| gpio_0/N9                                                          | gpio_0/N9                                                      | 1380       
| jtag_reset_req_o                                                   | u_jtag_top/u_jtag_dm/dm_reset_req                              | 5          
| u_jtag_top/u_jtag_dm/N24                                           | u_jtag_top/u_jtag_dm/N24                                       | 531        
| u_jtag_top/u_jtag_driver/jtag_state_0                              | u_jtag_top/u_jtag_driver/jtag_state_0                          | 5          
| u_jtag_top/u_jtag_driver/N266                                      | u_jtag_top/u_jtag_driver/N266                                  | 1          
| u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/N0     | u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/N0     | 2          
+---------------------------------------------------------------------------------------------------------------------------------------------------+


CE Signal:
+----------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                               | CE_Source_Inst                                            | Fanout     
+----------------------------------------------------------------------------------------------------------------------------------+
| gpio_0/N133                                            | gpio_0/N133                                               | 8          
| gpio_0/N150                                            | gpio_0/N150                                               | 8          
| gpio_0/N166                                            | gpio_0/N166_1                                             | 8          
| gpio_0/N182                                            | gpio_0/N182_2                                             | 8          
| gpio_0/N124                                            | gpio_0/N124                                               | 6          
| gpio_0/N216                                            | gpio_0/N216                                               | 8          
| timer_0/N146                                           | timer_0/N146                                              | 6          
| timer_0/N155                                           | timer_0/N155                                              | 8          
| timer_0/N172                                           | timer_0/N172                                              | 8          
| timer_0/N188                                           | timer_0/N188                                              | 8          
| timer_0/N204                                           | timer_0/N204                                              | 8          
| uart_0/N464                                            | uart_0/N464                                               | 4          
| uart_0/N488                                            | uart_0/N488_1                                             | 4          
| uart_0/N502                                            | uart_0/N502                                               | 8          
| uart_0/N514                                            | uart_0/N514_1                                             | 8          
| uart_0/N531                                            | uart_0/N531_4                                             | 8          
| uart_0/N45                                             | uart_0/N45                                                | 8          
| uart_0/rx_recv_over                                    | uart_0/N19                                                | 8          
| uart_0/tx_start                                        | uart_0/N18_10                                             | 8          
| u_jtag_top/u_jtag_dm/N475                              | u_jtag_top/u_jtag_dm/N475                                 | 32         
| u_jtag_top/u_jtag_dm/N373                              | u_jtag_top/u_jtag_dm/N373_1_3                             | 2          
| u_jtag_top/u_jtag_dm/N392                              | u_jtag_top/u_jtag_dm/N392                                 | 20         
| u_jtag_top/u_jtag_dm/state_2                           | u_jtag_top/u_jtag_dm/state_2                              | 32         
| u_jtag_top/u_jtag_dm/N345                              | u_jtag_top/u_jtag_dm/N345                                 | 32         
| u_jtag_top/u_jtag_dm/N456                              | u_jtag_top/u_jtag_dm/N472_1                               | 32         
| u_jtag_top/u_jtag_dm/N550                              | u_jtag_top/u_jtag_dm/N550                                 | 32         
| u_jtag_top/u_jtag_dm/N486                              | u_jtag_top/u_jtag_dm/N486                                 | 40         
| u_jtag_top/u_jtag_dm/N417                              | u_jtag_top/u_jtag_dm/N417                                 | 32         
| u_jtag_top/u_jtag_dm/N443                              | u_jtag_top/u_jtag_dm/N443                                 | 32         
| u_jtag_top/u_jtag_dm/N481                              | u_jtag_top/u_jtag_dm/N481                                 | 3          
| u_jtag_top/u_jtag_driver/rx_valid                      | u_jtag_top/u_jtag_driver/rx/recv_rdy                      | 38         
| u_jtag_top/u_jtag_driver/N233                          | u_jtag_top/u_jtag_driver/N233_7                           | 40         
| u_jtag_top/u_jtag_driver/jtag_state_15                 | u_jtag_top/u_jtag_driver/jtag_state_15                    | 5          
| u_jtag_top/u_jtag_driver/N231                          | u_jtag_top/u_jtag_driver/N231                             | 40         
| u_tinyriscv_core/u_clint/N154                          | u_tinyriscv_core/u_clint/N154                             | 37         
| u_tinyriscv_core/u_clint/N157                          | u_tinyriscv_core/u_clint/N157_7                           | 5          
| u_tinyriscv_core/u_csr_reg/N107                        | u_tinyriscv_core/u_csr_reg/N107_13                        | 32         
| u_tinyriscv_core/u_csr_reg/N110                        | u_tinyriscv_core/u_csr_reg/N110_4                         | 32         
| u_tinyriscv_core/u_csr_reg/N113                        | u_tinyriscv_core/u_csr_reg/N113_3                         | 32         
| u_tinyriscv_core/u_csr_reg/N119                        | u_tinyriscv_core/u_csr_reg/N119                           | 32         
| u_tinyriscv_core/u_csr_reg/N116                        | u_tinyriscv_core/u_csr_reg/N116                           | 32         
| u_tinyriscv_core/u_csr_reg/N103                        | u_tinyriscv_core/u_csr_reg/N103_2                         | 32         
| u_tinyriscv_core/u_ifu/N42                             | u_tinyriscv_core/u_ifu/N42                                | 32         
| u_jtag_top/u_jtag_dm/rx/N52                            | u_jtag_top/u_jtag_dm/rx/N52                               | 41         
| u_jtag_top/u_jtag_dm/tx/N70                            | u_jtag_top/u_jtag_dm/tx/N70                               | 38         
| u_jtag_top/u_jtag_driver/rx/N52                        | u_jtag_top/u_jtag_driver/rx/N52                           | 39         
| u_jtag_top/u_jtag_driver/tx/N70                        | u_jtag_top/u_jtag_driver/tx/N70                           | 40         
| _$$_VCC_$$_                                            | _$$_VCC_$$_                                               | 48         
| _$$_GND_$$_                                            | _$$_GND_$$_                                               | 48         
| u_rom/rom111/U_ipml_spram_ram1/N842                    | u_rom/rom111/U_ipml_spram_ram1/N842                       | 4          
| u_tinyriscv_core/u_gpr_reg/we [1]                      | u_tinyriscv_core/u_gpr_reg/N7                             | 32         
| u_tinyriscv_core/u_gpr_reg/we [2]                      | u_tinyriscv_core/u_gpr_reg/N15                            | 32         
| u_tinyriscv_core/u_gpr_reg/we [3]                      | u_tinyriscv_core/u_gpr_reg/N23                            | 32         
| u_tinyriscv_core/u_gpr_reg/we [4]                      | u_tinyriscv_core/u_gpr_reg/N31                            | 32         
| u_tinyriscv_core/u_gpr_reg/we [5]                      | u_tinyriscv_core/u_gpr_reg/N39                            | 32         
| u_tinyriscv_core/u_gpr_reg/we [6]                      | u_tinyriscv_core/u_gpr_reg/N47                            | 32         
| u_tinyriscv_core/u_gpr_reg/we [7]                      | u_tinyriscv_core/u_gpr_reg/N55                            | 32         
| u_tinyriscv_core/u_gpr_reg/we [8]                      | u_tinyriscv_core/u_gpr_reg/N63                            | 32         
| u_tinyriscv_core/u_gpr_reg/we [9]                      | u_tinyriscv_core/u_gpr_reg/N71                            | 32         
| u_tinyriscv_core/u_gpr_reg/we [10]                     | u_tinyriscv_core/u_gpr_reg/N79                            | 32         
| u_tinyriscv_core/u_gpr_reg/we [11]                     | u_tinyriscv_core/u_gpr_reg/N87                            | 32         
| u_tinyriscv_core/u_gpr_reg/we [12]                     | u_tinyriscv_core/u_gpr_reg/N95                            | 32         
| u_tinyriscv_core/u_gpr_reg/we [13]                     | u_tinyriscv_core/u_gpr_reg/N103                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [14]                     | u_tinyriscv_core/u_gpr_reg/N111                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [15]                     | u_tinyriscv_core/u_gpr_reg/N119                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [16]                     | u_tinyriscv_core/u_gpr_reg/N127                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [17]                     | u_tinyriscv_core/u_gpr_reg/N135                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [18]                     | u_tinyriscv_core/u_gpr_reg/N143                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [19]                     | u_tinyriscv_core/u_gpr_reg/N151                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [20]                     | u_tinyriscv_core/u_gpr_reg/N159                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [21]                     | u_tinyriscv_core/u_gpr_reg/N167                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [22]                     | u_tinyriscv_core/u_gpr_reg/N175                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [23]                     | u_tinyriscv_core/u_gpr_reg/N183                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [24]                     | u_tinyriscv_core/u_gpr_reg/N191                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [25]                     | u_tinyriscv_core/u_gpr_reg/N199                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [26]                     | u_tinyriscv_core/u_gpr_reg/N207                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [27]                     | u_tinyriscv_core/u_gpr_reg/N215                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [28]                     | u_tinyriscv_core/u_gpr_reg/N223                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [29]                     | u_tinyriscv_core/u_gpr_reg/N231                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [30]                     | u_tinyriscv_core/u_gpr_reg/N239                           | 32         
| u_tinyriscv_core/u_gpr_reg/we [31]                     | u_tinyriscv_core/u_gpr_reg/N247                           | 32         
| u_tinyriscv_core/u_ifu_idu/en                          | u_tinyriscv_core/u_idu_exu/N1                             | 217        
| u_tinyriscv_core/u_ifu/pc_ena                          | u_tinyriscv_core/u_ifu/N20                                | 32         
| u_tinyriscv_core/u_exu/u_exu_muldiv/op_mul             | u_tinyriscv_core/u_exu/u_exu_muldiv/N10                   | 64         
| u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N214     | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N214        | 63         
| u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N220     | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N220        | 32         
| u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N232     | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N232_1      | 32         
| u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N237     | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N237        | 32         
| u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N243     | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N243        | 32         
| u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N226     | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_0     | 3          
| u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N200     | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N200_7      | 33         
| u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N193     | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N193_4      | 4          
+----------------------------------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+-------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                         | Driver                                                         | Fanout     
+-------------------------------------------------------------------------------------------------------------------------------------------------+
| ntclkbufg_1                                                      | clkbufg_1                                                      | 2763       
| u_tinyriscv_core/id_rs2_raddr_o [4]                              | u_tinyriscv_core/u_idu/N334[4]                                 | 258        
| u_tinyriscv_core/id_rs1_raddr_o [4]                              | u_tinyriscv_core/u_idu/N330[4]                                 | 258        
| u_tinyriscv_core/id_rs2_raddr_o [3]                              | u_tinyriscv_core/u_idu/N334[3]                                 | 258        
| u_tinyriscv_core/id_rs1_raddr_o [3]                              | u_tinyriscv_core/u_idu/N330[3]                                 | 258        
| u_tinyriscv_core/ie_dec_info_bus_o [2]                           | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]               | 253        
| ntclkbufg_0                                                      | clkbufg_0                                                      | 228        
| m1_req_vld_i                                                     | u_tinyriscv_core/u_exu/u_exu_dispatch/N63                      | 210        
| m2_req_vld_i                                                     | u_jtag_top/u_jtag_dm/N281                                      | 194        
| u_tinyriscv_core/ie_dec_info_bus_o [1]                           | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]               | 163        
| u_tinyriscv_core/ie_dec_info_bus_o [0]                           | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]               | 161        
| _N16927                                                          | u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_7[8]_1            | 138        
| u_jtag_top/u_jtag_dm/rx_data_r [34]                              | u_jtag_top/u_jtag_dm/rx_data_r[34]                             | 136        
| u_jtag_top/u_jtag_dm/rx_data_r [35]                              | u_jtag_top/u_jtag_dm/rx_data_r[35]                             | 136        
| _N17146                                                          | u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_7[8]_3            | 133        
| u_tinyriscv_core/id_rs1_raddr_o [2]                              | u_tinyriscv_core/u_idu/N330[2]                                 | 130        
| u_tinyriscv_core/id_rs2_raddr_o [2]                              | u_tinyriscv_core/u_idu/N334[2]                                 | 130        
| u_rom/rom111/U_ipml_spram_ram1/addr_bus_rd_sel [2]               | u_rom/rom111/U_ipml_spram_ram1/N845[2]                         | 128        
| u_rom/rom111/U_ipml_spram_ram1/addr_bus_rd_sel [3]               | u_rom/rom111/U_ipml_spram_ram1/N845[3]                         | 128        
| u_tinyriscv_core/u_ifu/N29                                       | u_tinyriscv_core/u_idu_exu/flush_iinv                          | 117        
| u_tinyriscv_core/ex_csr_we_o                                     | u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2                    | 115        
| u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [18]               | u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_18_5             | 113        
| _N16188                                                          | u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_2[0]_1            | 109        
| u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]               | u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_86_5             | 104        
| u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [19]               | u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_19_5             | 101        
| u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]               | u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5             | 99         
| u_tinyriscv_core/u_csr_reg/_N13997                               | u_tinyriscv_core/u_csr_reg/N100_1                              | 96         
| u_tinyriscv_core/u_exu/req_bjp_o                                 | u_tinyriscv_core/u_exu/u_exu_dispatch/N60                      | 96         
| u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N211_inv           | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/N211inv          | 94         
| u_tinyriscv_core/u_exu/req_muldiv_o                              | u_tinyriscv_core/u_exu/u_exu_dispatch/N61_2                    | 92         
| _N13815                                                          | u_tinyriscv_core/u_exu/u_exu_dispatch/N58_1                    | 91         
| u_rib/slave_sel [0]                                              | u_rib/N355                                                     | 90         
| _N3793                                                           | u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[1]      | 89         
| u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_r                  | u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/qout_r[0]     | 88         
| u_tinyriscv_core/u_exu/u_exu_muldiv/div_ready                    | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/ready_o          | 87         
| u_rib/slave_sel [1]                                              | u_rib/N357_2                                                   | 85         
| u_tinyriscv_core/u_exu/u_exu_mem/N181                            | u_tinyriscv_core/u_exu/u_exu_mem/N181                          | 84         
| u_tinyriscv_core/ie_dec_info_bus_o [10]                          | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[10]              | 84         
| u_jtag_top/u_jtag_dm/rx_data_r [36]                              | u_jtag_top/u_jtag_dm/rx_data_r[36]                             | 76         
| _N2795                                                           | u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]                   | 75         
| u_tinyriscv_core/ie_dec_info_bus_o [3]                           | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[3]               | 74         
| u_tinyriscv_core/id_rs1_raddr_o [1]                              | u_tinyriscv_core/u_idu/N330[1]                                 | 66         
| u_tinyriscv_core/id_rs2_raddr_o [1]                              | u_tinyriscv_core/u_idu/N334[1]                                 | 66         
| s0_addr_o[12]                                                    | u_rib/N216_12                                                  | 65         
| s0_addr_o[13]                                                    | u_rib/N216_13                                                  | 65         
| u_tinyriscv_core/ex_csr_waddr_o [6]                              | u_tinyriscv_core/u_exu/u_exu_dispatch/N36_13                   | 65         
| s0_addr_o[6]                                                     | u_rib/N216_6                                                   | 64         
| s0_addr_o[7]                                                     | u_rib/N216_7                                                   | 64         
| s0_addr_o[8]                                                     | u_rib/N216_8                                                   | 64         
| u_tinyriscv_core/u_exu/bjp_op_blt_o                              | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[6]               | 64         
| s0_addr_o[9]                                                     | u_rib/N216_9                                                   | 64         
| s0_addr_o[10]                                                    | u_rib/N216_10                                                  | 64         
| s0_addr_o[5]                                                     | u_rib/N216_5                                                   | 64         
| s0_addr_o[11]                                                    | u_rib/N216_11                                                  | 64         
| s0_addr_o[4]                                                     | u_rib/N216_4                                                   | 64         
| u_tinyriscv_core/u_exu/u_exu_muldiv/muldiv_op2_r [31]            | u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op2_ff/qout_r[31]      | 64         
| s0_addr_o[3]                                                     | u_rib/N216_3                                                   | 64         
| s0_addr_o[2]                                                     | u_rib/N216_2                                                   | 64         
| u_rom/rom111/U_ipml_spram_ram1/addr_bus_rd_sel [1]               | u_rom/rom111/U_ipml_spram_ram1/N845[1]                         | 64         
| u_ram/ram222/U_ipml_spram_ram2/addr_bus_rd_sel [2]               | u_ram/ram222/U_ipml_spram_ram2/addr_bus_rd_ce[2]               | 64         
| u_ram/ram222/U_ipml_spram_ram2/addr_bus_rd_sel [1]               | u_ram/ram222/U_ipml_spram_ram2/addr_bus_rd_ce[1]               | 64         
| u_tinyriscv_core/u_exu/u_exu_muldiv/muldiv_op1_r [31]            | u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op1_ff/qout_r[31]      | 64         
| u_rib/master_sel_vec [2]                                         | u_rib/N25_2                                                    | 62         
| u_tinyriscv_core/u_exu/muldiv_op_mulh_o                          | u_tinyriscv_core/u_exu/u_exu_dispatch/N28_4                    | 62         
| u_jtag_top/u_jtag_dm/_N15232                                     | u_jtag_top/u_jtag_dm/N72_17[27]_2                              | 62         
| u_jtag_top/u_jtag_dm/N441 [0]                                    | u_jtag_top/u_jtag_dm/rx_data_r[2]                              | 61         
| u_tinyriscv_core/u_exu/bjp_op_bgeu_o                             | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[9]               | 59         
| u_tinyriscv_core/u_exu/u_exu_alu_datapath/sr_shift_mask [16]     | u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_20inv            | 58         
| _N2931                                                           | u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[16]             | 57         
| u_rib/master_sel_vec [1]                                         | u_rib/N20                                                      | 55         
| u_tinyriscv_core/u_gpr_reg/N253                                  | u_tinyriscv_core/u_gpr_reg/N253                                | 54         
| u_tinyriscv_core/u_exu/bjp_op_bne_o                              | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[5]               | 50         
| u_tinyriscv_core/u_exu/u_exu_mem/N109                            | u_tinyriscv_core/u_exu/u_exu_mem/N109                          | 50         
| u_rib/slave_sel [2]                                              | u_rib/N352_4                                                   | 47         
| u_jtag_top/u_jtag_driver/tx_valid                                | u_jtag_top/u_jtag_driver/dtm_req_valid                         | 47         
| u_tinyriscv_core/_N16524                                         | u_tinyriscv_core/u_exu/u_exu_commit/reg_wdata_o_5[16]_1        | 46         
| u_jtag_top/u_jtag_driver/tx/state_0                              | u_jtag_top/u_jtag_driver/tx/state_0                            | 45         
| u_tinyriscv_core/u_gpr_reg/N260                                  | u_tinyriscv_core/u_gpr_reg/N260                                | 45         
| u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [79]               | u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_353_3            | 45         
| u_jtag_top/u_jtag_driver/_N2097                                  | u_jtag_top/u_jtag_driver/N230_18                               | 44         
| u_jtag_top/u_jtag_dm/rx_data_r [37]                              | u_jtag_top/u_jtag_dm/rx_data_r[37]                             | 44         
| u_rib/slave_sel [4]                                              | u_rib/N356_2                                                   | 44         
| u_jtag_top/u_jtag_dm/need_resp                                   | u_jtag_top/u_jtag_dm/need_resp                                 | 43         
| u_jtag_top/u_jtag_dm/rx/state_0                                  | u_jtag_top/u_jtag_dm/rx/state_0                                | 43         
| _N3792                                                           | u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[0]      | 43         
| u_tinyriscv_core/ex_csr_waddr_o [2]                              | u_tinyriscv_core/u_exu/u_exu_dispatch/N36_9                    | 42         
| u_tinyriscv_core/ctrl_flush_o                                    | u_tinyriscv_core/u_pipe_ctrl/N0_2                              | 42         
| u_tinyriscv_core/ex_csr_waddr_o [0]                              | u_tinyriscv_core/u_exu/u_exu_dispatch/N36_7                    | 42         
| u_jtag_top/u_jtag_dm/tx/state_0                                  | u_jtag_top/u_jtag_dm/tx/state_0                                | 42         
| u_jtag_top/u_jtag_dm/rx_data_r [0]                               | u_jtag_top/u_jtag_dm/rx_data_r[0]                              | 41         
| u_jtag_top/u_jtag_driver/rx/state_0                              | u_jtag_top/u_jtag_driver/rx/state_0                            | 41         
| u_tinyriscv_core/u_clint/N100 [1]                                | u_tinyriscv_core/u_clint/csr_state_4                           | 41         
| u_tinyriscv_core/u_clint/csr_state_3                             | u_tinyriscv_core/u_clint/csr_state_3                           | 40         
| u_tinyriscv_core/u_exu/u_exu_alu_datapath/N14 [16]               | u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_20_5             | 40         
| u_jtag_top/u_jtag_dm/rx_data_r [39]                              | u_jtag_top/u_jtag_dm/rx_data_r[39]                             | 40         
| u_jtag_top/u_jtag_dm/rx_data_r [38]                              | u_jtag_top/u_jtag_dm/rx_data_r[38]                             | 40         
| u_jtag_top/u_jtag_driver/_N2088                                  | u_jtag_top/u_jtag_driver/N230_9                                | 40         
| u_tinyriscv_core/u_exu/mem_reg_we_o                              | u_tinyriscv_core/u_exu/u_exu_mem/N93                           | 38         
| u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/op_r [3]           | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/op_r[3]          | 37         
| u_jtag_top/u_jtag_dm/_N13774                                     | u_jtag_top/u_jtag_dm/N411_1                                    | 37         
+-------------------------------------------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 2.328125 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 4        | 30            | 14                  
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 2900     | 26304         | 12                  
| LUT                   | 4790     | 17536         | 28                  
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 48       | 48            | 100                 
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 11       | 240           | 5                   
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 6             | 0                   
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 2        | 20            | 10                  
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Virtual IO Port Info:
NULL

Inputs and Outputs :
+-----------------------------------------------------------------------------+
| Type       | File Name                                                     
+-----------------------------------------------------------------------------+
| Input      | D:/panguprj/tinydram/synthesize/tinyriscv_soc_top_syn.adf     
| Output     | D:/panguprj/tinydram/device_map/tinyriscv_soc_top_map.adf     
|            | D:/panguprj/tinydram/device_map/tinyriscv_soc_top_dmr.prt     
|            | D:/panguprj/tinydram/device_map/tinyriscv_soc_top.dmr         
+-----------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 280,821,760 bytes
Total CPU  time to dev_map completion : 7.016 sec
Total real time to dev_map completion : 15.000 sec
