# EE533_Lab2_Report

## 1. Xilinx ISE 10.1 In-Depth Tutorial

### 1.1 Download and Install Tutorial ova file in VMWare

* Download ova file

![Screenshot 2025-01-25 141912](C:\Users\StepF\Documents\GitHub\ee533\lab 2\Pic\Screenshot 2025-01-25 141912.png)

*  Import the VM in VMWare workstation

![Screenshot 2025-01-25 142708](C:\Users\StepF\Documents\GitHub\ee533\lab 2\Pic\Screenshot 2025-01-25 142708.png)

![Screenshot 2025-01-25 142817](C:\Users\StepF\Documents\GitHub\ee533\lab 2\Pic\Screenshot 2025-01-25 142817.png)

![Screenshot 2025-01-25 143543](C:\Users\StepF\Documents\GitHub\ee533\lab 2\Pic\Screenshot 2025-01-25 143543.png)

### 1.2 Create the Project file

![Screenshot 2025-01-25 144914](C:\Users\StepF\Documents\GitHub\ee533\lab 2\Pic\Screenshot 2025-01-25 144914.png)

![Screenshot 2025-01-25 150340](C:\Users\StepF\Documents\GitHub\ee533\lab 2\Pic\Screenshot 2025-01-25 150340.png)

## 2. Design and Simulating Synchronous 8-bit Adder

### 2.1 Schematic for 1-bit Full Adder

![Screenshot 2025-01-25 154857](C:\Users\StepF\Pictures\Screenshots\Screenshot 2025-01-25 154857.png)

### 2.2 Schematic for 8-bit Adder

![Screenshot 2025-01-25 164524](C:\Users\StepF\Documents\GitHub\ee533\lab 2\Pic\Screenshot 2025-01-25 164524.png)

### 2.3 Schematic & Waveform for 8-bit Sync Adder

* Schematic

![Screenshot 2025-01-25 170424](C:\Users\StepF\Documents\GitHub\ee533\lab 2\Pic\Screenshot 2025-01-25 170424.png)

* Waveform

![Screenshot 2025-01-25 172836](C:\Users\StepF\Documents\GitHub\ee533\lab 2\Pic\Screenshot 2025-01-25 172836.png)

## 3. Extending Adder into 32-bit ALU

