// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module alveo_hls4ml_myproject (
        in_buf_address0,
        in_buf_ce0,
        in_buf_d0,
        in_buf_q0,
        in_buf_we0,
        in_buf_address1,
        in_buf_ce1,
        in_buf_d1,
        in_buf_q1,
        in_buf_we1,
        i,
        out_buf_address0,
        out_buf_ce0,
        out_buf_d0,
        out_buf_q0,
        out_buf_we0,
        out_buf_address1,
        out_buf_ce1,
        out_buf_d1,
        out_buf_q1,
        out_buf_we1,
        ap_clk,
        ap_rst,
        in_buf_empty_n,
        in_buf_read,
        i_ap_vld,
        ap_start,
        out_buf_full_n,
        out_buf_write,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


output  [12:0] in_buf_address0;
output   in_buf_ce0;
output  [127:0] in_buf_d0;
input  [127:0] in_buf_q0;
output   in_buf_we0;
output  [12:0] in_buf_address1;
output   in_buf_ce1;
output  [127:0] in_buf_d1;
input  [127:0] in_buf_q1;
output   in_buf_we1;
input  [12:0] i;
output  [12:0] out_buf_address0;
output   out_buf_ce0;
output  [14:0] out_buf_d0;
input  [14:0] out_buf_q0;
output   out_buf_we0;
output  [12:0] out_buf_address1;
output   out_buf_ce1;
output  [14:0] out_buf_d1;
input  [14:0] out_buf_q1;
output   out_buf_we1;
input   ap_clk;
input   ap_rst;
input   in_buf_empty_n;
output   in_buf_read;
input   i_ap_vld;
input   ap_start;
input   out_buf_full_n;
output   out_buf_write;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_start;
wire    conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done;
wire    conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue;
wire    conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_idle;
wire    conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_ready;
wire   [12:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_in_buf_address0;
wire    conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_in_buf_ce0;
wire   [12:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_i_c_i_din;
wire    conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_i_c_i_write;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_0;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_1;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_2;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_3;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_4;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_5;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_6;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_7;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_8;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_9;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_10;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_11;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_12;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_13;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_14;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_15;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_16;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_17;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_18;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_19;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_20;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_21;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_22;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_23;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_24;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_25;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_26;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_27;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_28;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_29;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_30;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_31;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_32;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_33;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_34;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_35;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_36;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_37;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_38;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_39;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_40;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_41;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_42;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_43;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_44;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_45;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_46;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_47;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_48;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_49;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_50;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_51;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_52;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_53;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_54;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_55;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_56;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_57;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_58;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_59;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_60;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_61;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_62;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_63;
wire    conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_in_buf_write;
wire    ap_channel_done_layer2_out_V_63;
wire    layer2_out_V_63_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_63;
wire    ap_sync_channel_write_layer2_out_V_63;
wire    ap_channel_done_layer2_out_V_62;
wire    layer2_out_V_62_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_62;
wire    ap_sync_channel_write_layer2_out_V_62;
wire    ap_channel_done_layer2_out_V_61;
wire    layer2_out_V_61_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_61;
wire    ap_sync_channel_write_layer2_out_V_61;
wire    ap_channel_done_layer2_out_V_60;
wire    layer2_out_V_60_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_60;
wire    ap_sync_channel_write_layer2_out_V_60;
wire    ap_channel_done_layer2_out_V_59;
wire    layer2_out_V_59_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_59;
wire    ap_sync_channel_write_layer2_out_V_59;
wire    ap_channel_done_layer2_out_V_58;
wire    layer2_out_V_58_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_58;
wire    ap_sync_channel_write_layer2_out_V_58;
wire    ap_channel_done_layer2_out_V_57;
wire    layer2_out_V_57_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_57;
wire    ap_sync_channel_write_layer2_out_V_57;
wire    ap_channel_done_layer2_out_V_56;
wire    layer2_out_V_56_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_56;
wire    ap_sync_channel_write_layer2_out_V_56;
wire    ap_channel_done_layer2_out_V_55;
wire    layer2_out_V_55_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_55;
wire    ap_sync_channel_write_layer2_out_V_55;
wire    ap_channel_done_layer2_out_V_54;
wire    layer2_out_V_54_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_54;
wire    ap_sync_channel_write_layer2_out_V_54;
wire    ap_channel_done_layer2_out_V_53;
wire    layer2_out_V_53_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_53;
wire    ap_sync_channel_write_layer2_out_V_53;
wire    ap_channel_done_layer2_out_V_52;
wire    layer2_out_V_52_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_52;
wire    ap_sync_channel_write_layer2_out_V_52;
wire    ap_channel_done_layer2_out_V_51;
wire    layer2_out_V_51_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_51;
wire    ap_sync_channel_write_layer2_out_V_51;
wire    ap_channel_done_layer2_out_V_50;
wire    layer2_out_V_50_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_50;
wire    ap_sync_channel_write_layer2_out_V_50;
wire    ap_channel_done_layer2_out_V_49;
wire    layer2_out_V_49_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_49;
wire    ap_sync_channel_write_layer2_out_V_49;
wire    ap_channel_done_layer2_out_V_48;
wire    layer2_out_V_48_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_48;
wire    ap_sync_channel_write_layer2_out_V_48;
wire    ap_channel_done_layer2_out_V_47;
wire    layer2_out_V_47_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_47;
wire    ap_sync_channel_write_layer2_out_V_47;
wire    ap_channel_done_layer2_out_V_46;
wire    layer2_out_V_46_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_46;
wire    ap_sync_channel_write_layer2_out_V_46;
wire    ap_channel_done_layer2_out_V_45;
wire    layer2_out_V_45_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_45;
wire    ap_sync_channel_write_layer2_out_V_45;
wire    ap_channel_done_layer2_out_V_44;
wire    layer2_out_V_44_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_44;
wire    ap_sync_channel_write_layer2_out_V_44;
wire    ap_channel_done_layer2_out_V_43;
wire    layer2_out_V_43_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_43;
wire    ap_sync_channel_write_layer2_out_V_43;
wire    ap_channel_done_layer2_out_V_42;
wire    layer2_out_V_42_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_42;
wire    ap_sync_channel_write_layer2_out_V_42;
wire    ap_channel_done_layer2_out_V_41;
wire    layer2_out_V_41_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_41;
wire    ap_sync_channel_write_layer2_out_V_41;
wire    ap_channel_done_layer2_out_V_40;
wire    layer2_out_V_40_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_40;
wire    ap_sync_channel_write_layer2_out_V_40;
wire    ap_channel_done_layer2_out_V_39;
wire    layer2_out_V_39_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_39;
wire    ap_sync_channel_write_layer2_out_V_39;
wire    ap_channel_done_layer2_out_V_38;
wire    layer2_out_V_38_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_38;
wire    ap_sync_channel_write_layer2_out_V_38;
wire    ap_channel_done_layer2_out_V_37;
wire    layer2_out_V_37_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_37;
wire    ap_sync_channel_write_layer2_out_V_37;
wire    ap_channel_done_layer2_out_V_36;
wire    layer2_out_V_36_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_36;
wire    ap_sync_channel_write_layer2_out_V_36;
wire    ap_channel_done_layer2_out_V_35;
wire    layer2_out_V_35_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_35;
wire    ap_sync_channel_write_layer2_out_V_35;
wire    ap_channel_done_layer2_out_V_34;
wire    layer2_out_V_34_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_34;
wire    ap_sync_channel_write_layer2_out_V_34;
wire    ap_channel_done_layer2_out_V_33;
wire    layer2_out_V_33_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_33;
wire    ap_sync_channel_write_layer2_out_V_33;
wire    ap_channel_done_layer2_out_V_32;
wire    layer2_out_V_32_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_32;
wire    ap_sync_channel_write_layer2_out_V_32;
wire    ap_channel_done_layer2_out_V_31;
wire    layer2_out_V_31_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_31;
wire    ap_sync_channel_write_layer2_out_V_31;
wire    ap_channel_done_layer2_out_V_30;
wire    layer2_out_V_30_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_30;
wire    ap_sync_channel_write_layer2_out_V_30;
wire    ap_channel_done_layer2_out_V_29;
wire    layer2_out_V_29_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_29;
wire    ap_sync_channel_write_layer2_out_V_29;
wire    ap_channel_done_layer2_out_V_28;
wire    layer2_out_V_28_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_28;
wire    ap_sync_channel_write_layer2_out_V_28;
wire    ap_channel_done_layer2_out_V_27;
wire    layer2_out_V_27_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_27;
wire    ap_sync_channel_write_layer2_out_V_27;
wire    ap_channel_done_layer2_out_V_26;
wire    layer2_out_V_26_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_26;
wire    ap_sync_channel_write_layer2_out_V_26;
wire    ap_channel_done_layer2_out_V_25;
wire    layer2_out_V_25_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_25;
wire    ap_sync_channel_write_layer2_out_V_25;
wire    ap_channel_done_layer2_out_V_24;
wire    layer2_out_V_24_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_24;
wire    ap_sync_channel_write_layer2_out_V_24;
wire    ap_channel_done_layer2_out_V_23;
wire    layer2_out_V_23_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_23;
wire    ap_sync_channel_write_layer2_out_V_23;
wire    ap_channel_done_layer2_out_V_22;
wire    layer2_out_V_22_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_22;
wire    ap_sync_channel_write_layer2_out_V_22;
wire    ap_channel_done_layer2_out_V_21;
wire    layer2_out_V_21_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_21;
wire    ap_sync_channel_write_layer2_out_V_21;
wire    ap_channel_done_layer2_out_V_20;
wire    layer2_out_V_20_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_20;
wire    ap_sync_channel_write_layer2_out_V_20;
wire    ap_channel_done_layer2_out_V_19;
wire    layer2_out_V_19_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_19;
wire    ap_sync_channel_write_layer2_out_V_19;
wire    ap_channel_done_layer2_out_V_18;
wire    layer2_out_V_18_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_18;
wire    ap_sync_channel_write_layer2_out_V_18;
wire    ap_channel_done_layer2_out_V_17;
wire    layer2_out_V_17_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_17;
wire    ap_sync_channel_write_layer2_out_V_17;
wire    ap_channel_done_layer2_out_V_16;
wire    layer2_out_V_16_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_16;
wire    ap_sync_channel_write_layer2_out_V_16;
wire    ap_channel_done_layer2_out_V_15;
wire    layer2_out_V_15_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_15;
wire    ap_sync_channel_write_layer2_out_V_15;
wire    ap_channel_done_layer2_out_V_14;
wire    layer2_out_V_14_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_14;
wire    ap_sync_channel_write_layer2_out_V_14;
wire    ap_channel_done_layer2_out_V_13;
wire    layer2_out_V_13_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_13;
wire    ap_sync_channel_write_layer2_out_V_13;
wire    ap_channel_done_layer2_out_V_12;
wire    layer2_out_V_12_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_12;
wire    ap_sync_channel_write_layer2_out_V_12;
wire    ap_channel_done_layer2_out_V_11;
wire    layer2_out_V_11_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_11;
wire    ap_sync_channel_write_layer2_out_V_11;
wire    ap_channel_done_layer2_out_V_10;
wire    layer2_out_V_10_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_10;
wire    ap_sync_channel_write_layer2_out_V_10;
wire    ap_channel_done_layer2_out_V_9;
wire    layer2_out_V_9_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_9;
wire    ap_sync_channel_write_layer2_out_V_9;
wire    ap_channel_done_layer2_out_V_8;
wire    layer2_out_V_8_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_8;
wire    ap_sync_channel_write_layer2_out_V_8;
wire    ap_channel_done_layer2_out_V_7;
wire    layer2_out_V_7_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_7;
wire    ap_sync_channel_write_layer2_out_V_7;
wire    ap_channel_done_layer2_out_V_6;
wire    layer2_out_V_6_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_6;
wire    ap_sync_channel_write_layer2_out_V_6;
wire    ap_channel_done_layer2_out_V_5;
wire    layer2_out_V_5_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_5;
wire    ap_sync_channel_write_layer2_out_V_5;
wire    ap_channel_done_layer2_out_V_4;
wire    layer2_out_V_4_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_4;
wire    ap_sync_channel_write_layer2_out_V_4;
wire    ap_channel_done_layer2_out_V_3;
wire    layer2_out_V_3_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_3;
wire    ap_sync_channel_write_layer2_out_V_3;
wire    ap_channel_done_layer2_out_V_2;
wire    layer2_out_V_2_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_2;
wire    ap_sync_channel_write_layer2_out_V_2;
wire    ap_channel_done_layer2_out_V_1;
wire    layer2_out_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_1;
wire    ap_sync_channel_write_layer2_out_V_1;
wire    ap_channel_done_layer2_out_V;
wire    layer2_out_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V;
wire    ap_sync_channel_write_layer2_out_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_start;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_idle;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_0;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_1;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_2;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_3;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_4;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_5;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_6;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_7;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_8;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_9;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_10;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_11;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_12;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_13;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_14;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_15;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_16;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_17;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_18;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_19;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_20;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_21;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_22;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_23;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_24;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_25;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_26;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_27;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_28;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_29;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_30;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_31;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_32;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_33;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_34;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_35;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_36;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_37;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_38;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_39;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_40;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_41;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_42;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_43;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_44;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_45;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_46;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_47;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_48;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_49;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_50;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_51;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_52;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_53;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_54;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_55;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_56;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_57;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_58;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_59;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_60;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_61;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_62;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_63;
wire    ap_channel_done_layer4_out_V_63;
wire    layer4_out_V_63_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_63;
wire    ap_sync_channel_write_layer4_out_V_63;
wire    ap_channel_done_layer4_out_V_62;
wire    layer4_out_V_62_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_62;
wire    ap_sync_channel_write_layer4_out_V_62;
wire    ap_channel_done_layer4_out_V_61;
wire    layer4_out_V_61_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_61;
wire    ap_sync_channel_write_layer4_out_V_61;
wire    ap_channel_done_layer4_out_V_60;
wire    layer4_out_V_60_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_60;
wire    ap_sync_channel_write_layer4_out_V_60;
wire    ap_channel_done_layer4_out_V_59;
wire    layer4_out_V_59_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_59;
wire    ap_sync_channel_write_layer4_out_V_59;
wire    ap_channel_done_layer4_out_V_58;
wire    layer4_out_V_58_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_58;
wire    ap_sync_channel_write_layer4_out_V_58;
wire    ap_channel_done_layer4_out_V_57;
wire    layer4_out_V_57_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_57;
wire    ap_sync_channel_write_layer4_out_V_57;
wire    ap_channel_done_layer4_out_V_56;
wire    layer4_out_V_56_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_56;
wire    ap_sync_channel_write_layer4_out_V_56;
wire    ap_channel_done_layer4_out_V_55;
wire    layer4_out_V_55_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_55;
wire    ap_sync_channel_write_layer4_out_V_55;
wire    ap_channel_done_layer4_out_V_54;
wire    layer4_out_V_54_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_54;
wire    ap_sync_channel_write_layer4_out_V_54;
wire    ap_channel_done_layer4_out_V_53;
wire    layer4_out_V_53_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_53;
wire    ap_sync_channel_write_layer4_out_V_53;
wire    ap_channel_done_layer4_out_V_52;
wire    layer4_out_V_52_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_52;
wire    ap_sync_channel_write_layer4_out_V_52;
wire    ap_channel_done_layer4_out_V_51;
wire    layer4_out_V_51_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_51;
wire    ap_sync_channel_write_layer4_out_V_51;
wire    ap_channel_done_layer4_out_V_50;
wire    layer4_out_V_50_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_50;
wire    ap_sync_channel_write_layer4_out_V_50;
wire    ap_channel_done_layer4_out_V_49;
wire    layer4_out_V_49_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_49;
wire    ap_sync_channel_write_layer4_out_V_49;
wire    ap_channel_done_layer4_out_V_48;
wire    layer4_out_V_48_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_48;
wire    ap_sync_channel_write_layer4_out_V_48;
wire    ap_channel_done_layer4_out_V_47;
wire    layer4_out_V_47_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_47;
wire    ap_sync_channel_write_layer4_out_V_47;
wire    ap_channel_done_layer4_out_V_46;
wire    layer4_out_V_46_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_46;
wire    ap_sync_channel_write_layer4_out_V_46;
wire    ap_channel_done_layer4_out_V_45;
wire    layer4_out_V_45_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_45;
wire    ap_sync_channel_write_layer4_out_V_45;
wire    ap_channel_done_layer4_out_V_44;
wire    layer4_out_V_44_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_44;
wire    ap_sync_channel_write_layer4_out_V_44;
wire    ap_channel_done_layer4_out_V_43;
wire    layer4_out_V_43_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_43;
wire    ap_sync_channel_write_layer4_out_V_43;
wire    ap_channel_done_layer4_out_V_42;
wire    layer4_out_V_42_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_42;
wire    ap_sync_channel_write_layer4_out_V_42;
wire    ap_channel_done_layer4_out_V_41;
wire    layer4_out_V_41_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_41;
wire    ap_sync_channel_write_layer4_out_V_41;
wire    ap_channel_done_layer4_out_V_40;
wire    layer4_out_V_40_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_40;
wire    ap_sync_channel_write_layer4_out_V_40;
wire    ap_channel_done_layer4_out_V_39;
wire    layer4_out_V_39_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_39;
wire    ap_sync_channel_write_layer4_out_V_39;
wire    ap_channel_done_layer4_out_V_38;
wire    layer4_out_V_38_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_38;
wire    ap_sync_channel_write_layer4_out_V_38;
wire    ap_channel_done_layer4_out_V_37;
wire    layer4_out_V_37_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_37;
wire    ap_sync_channel_write_layer4_out_V_37;
wire    ap_channel_done_layer4_out_V_36;
wire    layer4_out_V_36_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_36;
wire    ap_sync_channel_write_layer4_out_V_36;
wire    ap_channel_done_layer4_out_V_35;
wire    layer4_out_V_35_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_35;
wire    ap_sync_channel_write_layer4_out_V_35;
wire    ap_channel_done_layer4_out_V_34;
wire    layer4_out_V_34_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_34;
wire    ap_sync_channel_write_layer4_out_V_34;
wire    ap_channel_done_layer4_out_V_33;
wire    layer4_out_V_33_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_33;
wire    ap_sync_channel_write_layer4_out_V_33;
wire    ap_channel_done_layer4_out_V_32;
wire    layer4_out_V_32_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_32;
wire    ap_sync_channel_write_layer4_out_V_32;
wire    ap_channel_done_layer4_out_V_31;
wire    layer4_out_V_31_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_31;
wire    ap_sync_channel_write_layer4_out_V_31;
wire    ap_channel_done_layer4_out_V_30;
wire    layer4_out_V_30_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_30;
wire    ap_sync_channel_write_layer4_out_V_30;
wire    ap_channel_done_layer4_out_V_29;
wire    layer4_out_V_29_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_29;
wire    ap_sync_channel_write_layer4_out_V_29;
wire    ap_channel_done_layer4_out_V_28;
wire    layer4_out_V_28_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_28;
wire    ap_sync_channel_write_layer4_out_V_28;
wire    ap_channel_done_layer4_out_V_27;
wire    layer4_out_V_27_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_27;
wire    ap_sync_channel_write_layer4_out_V_27;
wire    ap_channel_done_layer4_out_V_26;
wire    layer4_out_V_26_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_26;
wire    ap_sync_channel_write_layer4_out_V_26;
wire    ap_channel_done_layer4_out_V_25;
wire    layer4_out_V_25_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_25;
wire    ap_sync_channel_write_layer4_out_V_25;
wire    ap_channel_done_layer4_out_V_24;
wire    layer4_out_V_24_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_24;
wire    ap_sync_channel_write_layer4_out_V_24;
wire    ap_channel_done_layer4_out_V_23;
wire    layer4_out_V_23_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_23;
wire    ap_sync_channel_write_layer4_out_V_23;
wire    ap_channel_done_layer4_out_V_22;
wire    layer4_out_V_22_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_22;
wire    ap_sync_channel_write_layer4_out_V_22;
wire    ap_channel_done_layer4_out_V_21;
wire    layer4_out_V_21_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_21;
wire    ap_sync_channel_write_layer4_out_V_21;
wire    ap_channel_done_layer4_out_V_20;
wire    layer4_out_V_20_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_20;
wire    ap_sync_channel_write_layer4_out_V_20;
wire    ap_channel_done_layer4_out_V_19;
wire    layer4_out_V_19_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_19;
wire    ap_sync_channel_write_layer4_out_V_19;
wire    ap_channel_done_layer4_out_V_18;
wire    layer4_out_V_18_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_18;
wire    ap_sync_channel_write_layer4_out_V_18;
wire    ap_channel_done_layer4_out_V_17;
wire    layer4_out_V_17_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_17;
wire    ap_sync_channel_write_layer4_out_V_17;
wire    ap_channel_done_layer4_out_V_16;
wire    layer4_out_V_16_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_16;
wire    ap_sync_channel_write_layer4_out_V_16;
wire    ap_channel_done_layer4_out_V_15;
wire    layer4_out_V_15_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_15;
wire    ap_sync_channel_write_layer4_out_V_15;
wire    ap_channel_done_layer4_out_V_14;
wire    layer4_out_V_14_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_14;
wire    ap_sync_channel_write_layer4_out_V_14;
wire    ap_channel_done_layer4_out_V_13;
wire    layer4_out_V_13_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_13;
wire    ap_sync_channel_write_layer4_out_V_13;
wire    ap_channel_done_layer4_out_V_12;
wire    layer4_out_V_12_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_12;
wire    ap_sync_channel_write_layer4_out_V_12;
wire    ap_channel_done_layer4_out_V_11;
wire    layer4_out_V_11_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_11;
wire    ap_sync_channel_write_layer4_out_V_11;
wire    ap_channel_done_layer4_out_V_10;
wire    layer4_out_V_10_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_10;
wire    ap_sync_channel_write_layer4_out_V_10;
wire    ap_channel_done_layer4_out_V_9;
wire    layer4_out_V_9_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_9;
wire    ap_sync_channel_write_layer4_out_V_9;
wire    ap_channel_done_layer4_out_V_8;
wire    layer4_out_V_8_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_8;
wire    ap_sync_channel_write_layer4_out_V_8;
wire    ap_channel_done_layer4_out_V_7;
wire    layer4_out_V_7_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_7;
wire    ap_sync_channel_write_layer4_out_V_7;
wire    ap_channel_done_layer4_out_V_6;
wire    layer4_out_V_6_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_6;
wire    ap_sync_channel_write_layer4_out_V_6;
wire    ap_channel_done_layer4_out_V_5;
wire    layer4_out_V_5_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_5;
wire    ap_sync_channel_write_layer4_out_V_5;
wire    ap_channel_done_layer4_out_V_4;
wire    layer4_out_V_4_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_4;
wire    ap_sync_channel_write_layer4_out_V_4;
wire    ap_channel_done_layer4_out_V_3;
wire    layer4_out_V_3_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_3;
wire    ap_sync_channel_write_layer4_out_V_3;
wire    ap_channel_done_layer4_out_V_2;
wire    layer4_out_V_2_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_2;
wire    ap_sync_channel_write_layer4_out_V_2;
wire    ap_channel_done_layer4_out_V_1;
wire    layer4_out_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_1;
wire    ap_sync_channel_write_layer4_out_V_1;
wire    ap_channel_done_layer4_out_V;
wire    layer4_out_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V;
wire    ap_sync_channel_write_layer4_out_V;
wire    pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_start;
wire    pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done;
wire    pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue;
wire    pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_idle;
wire    pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_0;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_1;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_2;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_3;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_4;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_5;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_6;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_7;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_8;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_9;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_10;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_11;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_12;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_13;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_14;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_15;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_16;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_17;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_18;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_19;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_20;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_21;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_22;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_23;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_24;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_25;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_26;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_27;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_28;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_29;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_30;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_31;
wire    ap_channel_done_layer5_out_V_31;
wire    layer5_out_V_31_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_31;
wire    ap_sync_channel_write_layer5_out_V_31;
wire    ap_channel_done_layer5_out_V_30;
wire    layer5_out_V_30_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_30;
wire    ap_sync_channel_write_layer5_out_V_30;
wire    ap_channel_done_layer5_out_V_29;
wire    layer5_out_V_29_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_29;
wire    ap_sync_channel_write_layer5_out_V_29;
wire    ap_channel_done_layer5_out_V_28;
wire    layer5_out_V_28_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_28;
wire    ap_sync_channel_write_layer5_out_V_28;
wire    ap_channel_done_layer5_out_V_27;
wire    layer5_out_V_27_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_27;
wire    ap_sync_channel_write_layer5_out_V_27;
wire    ap_channel_done_layer5_out_V_26;
wire    layer5_out_V_26_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_26;
wire    ap_sync_channel_write_layer5_out_V_26;
wire    ap_channel_done_layer5_out_V_25;
wire    layer5_out_V_25_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_25;
wire    ap_sync_channel_write_layer5_out_V_25;
wire    ap_channel_done_layer5_out_V_24;
wire    layer5_out_V_24_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_24;
wire    ap_sync_channel_write_layer5_out_V_24;
wire    ap_channel_done_layer5_out_V_23;
wire    layer5_out_V_23_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_23;
wire    ap_sync_channel_write_layer5_out_V_23;
wire    ap_channel_done_layer5_out_V_22;
wire    layer5_out_V_22_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_22;
wire    ap_sync_channel_write_layer5_out_V_22;
wire    ap_channel_done_layer5_out_V_21;
wire    layer5_out_V_21_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_21;
wire    ap_sync_channel_write_layer5_out_V_21;
wire    ap_channel_done_layer5_out_V_20;
wire    layer5_out_V_20_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_20;
wire    ap_sync_channel_write_layer5_out_V_20;
wire    ap_channel_done_layer5_out_V_19;
wire    layer5_out_V_19_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_19;
wire    ap_sync_channel_write_layer5_out_V_19;
wire    ap_channel_done_layer5_out_V_18;
wire    layer5_out_V_18_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_18;
wire    ap_sync_channel_write_layer5_out_V_18;
wire    ap_channel_done_layer5_out_V_17;
wire    layer5_out_V_17_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_17;
wire    ap_sync_channel_write_layer5_out_V_17;
wire    ap_channel_done_layer5_out_V_16;
wire    layer5_out_V_16_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_16;
wire    ap_sync_channel_write_layer5_out_V_16;
wire    ap_channel_done_layer5_out_V_15;
wire    layer5_out_V_15_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_15;
wire    ap_sync_channel_write_layer5_out_V_15;
wire    ap_channel_done_layer5_out_V_14;
wire    layer5_out_V_14_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_14;
wire    ap_sync_channel_write_layer5_out_V_14;
wire    ap_channel_done_layer5_out_V_13;
wire    layer5_out_V_13_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_13;
wire    ap_sync_channel_write_layer5_out_V_13;
wire    ap_channel_done_layer5_out_V_12;
wire    layer5_out_V_12_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_12;
wire    ap_sync_channel_write_layer5_out_V_12;
wire    ap_channel_done_layer5_out_V_11;
wire    layer5_out_V_11_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_11;
wire    ap_sync_channel_write_layer5_out_V_11;
wire    ap_channel_done_layer5_out_V_10;
wire    layer5_out_V_10_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_10;
wire    ap_sync_channel_write_layer5_out_V_10;
wire    ap_channel_done_layer5_out_V_9;
wire    layer5_out_V_9_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_9;
wire    ap_sync_channel_write_layer5_out_V_9;
wire    ap_channel_done_layer5_out_V_8;
wire    layer5_out_V_8_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_8;
wire    ap_sync_channel_write_layer5_out_V_8;
wire    ap_channel_done_layer5_out_V_7;
wire    layer5_out_V_7_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_7;
wire    ap_sync_channel_write_layer5_out_V_7;
wire    ap_channel_done_layer5_out_V_6;
wire    layer5_out_V_6_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_6;
wire    ap_sync_channel_write_layer5_out_V_6;
wire    ap_channel_done_layer5_out_V_5;
wire    layer5_out_V_5_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_5;
wire    ap_sync_channel_write_layer5_out_V_5;
wire    ap_channel_done_layer5_out_V_4;
wire    layer5_out_V_4_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_4;
wire    ap_sync_channel_write_layer5_out_V_4;
wire    ap_channel_done_layer5_out_V_3;
wire    layer5_out_V_3_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_3;
wire    ap_sync_channel_write_layer5_out_V_3;
wire    ap_channel_done_layer5_out_V_2;
wire    layer5_out_V_2_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_2;
wire    ap_sync_channel_write_layer5_out_V_2;
wire    ap_channel_done_layer5_out_V_1;
wire    layer5_out_V_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_1;
wire    ap_sync_channel_write_layer5_out_V_1;
wire    ap_channel_done_layer5_out_V;
wire    layer5_out_V_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V;
wire    ap_sync_channel_write_layer5_out_V;
wire    conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_start;
wire    conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done;
wire    conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue;
wire    conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_idle;
wire    conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_0;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_1;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_2;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_3;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_4;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_5;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_6;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_7;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_8;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_9;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_10;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_11;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_12;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_13;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_14;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_15;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_16;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_17;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_18;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_19;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_20;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_21;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_22;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_23;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_24;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_25;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_26;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_27;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_28;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_29;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_30;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_31;
wire    ap_channel_done_layer6_out_V_31;
wire    layer6_out_V_31_full_n;
reg    ap_sync_reg_channel_write_layer6_out_V_31;
wire    ap_sync_channel_write_layer6_out_V_31;
wire    ap_channel_done_layer6_out_V_30;
wire    layer6_out_V_30_full_n;
reg    ap_sync_reg_channel_write_layer6_out_V_30;
wire    ap_sync_channel_write_layer6_out_V_30;
wire    ap_channel_done_layer6_out_V_29;
wire    layer6_out_V_29_full_n;
reg    ap_sync_reg_channel_write_layer6_out_V_29;
wire    ap_sync_channel_write_layer6_out_V_29;
wire    ap_channel_done_layer6_out_V_28;
wire    layer6_out_V_28_full_n;
reg    ap_sync_reg_channel_write_layer6_out_V_28;
wire    ap_sync_channel_write_layer6_out_V_28;
wire    ap_channel_done_layer6_out_V_27;
wire    layer6_out_V_27_full_n;
reg    ap_sync_reg_channel_write_layer6_out_V_27;
wire    ap_sync_channel_write_layer6_out_V_27;
wire    ap_channel_done_layer6_out_V_26;
wire    layer6_out_V_26_full_n;
reg    ap_sync_reg_channel_write_layer6_out_V_26;
wire    ap_sync_channel_write_layer6_out_V_26;
wire    ap_channel_done_layer6_out_V_25;
wire    layer6_out_V_25_full_n;
reg    ap_sync_reg_channel_write_layer6_out_V_25;
wire    ap_sync_channel_write_layer6_out_V_25;
wire    ap_channel_done_layer6_out_V_24;
wire    layer6_out_V_24_full_n;
reg    ap_sync_reg_channel_write_layer6_out_V_24;
wire    ap_sync_channel_write_layer6_out_V_24;
wire    ap_channel_done_layer6_out_V_23;
wire    layer6_out_V_23_full_n;
reg    ap_sync_reg_channel_write_layer6_out_V_23;
wire    ap_sync_channel_write_layer6_out_V_23;
wire    ap_channel_done_layer6_out_V_22;
wire    layer6_out_V_22_full_n;
reg    ap_sync_reg_channel_write_layer6_out_V_22;
wire    ap_sync_channel_write_layer6_out_V_22;
wire    ap_channel_done_layer6_out_V_21;
wire    layer6_out_V_21_full_n;
reg    ap_sync_reg_channel_write_layer6_out_V_21;
wire    ap_sync_channel_write_layer6_out_V_21;
wire    ap_channel_done_layer6_out_V_20;
wire    layer6_out_V_20_full_n;
reg    ap_sync_reg_channel_write_layer6_out_V_20;
wire    ap_sync_channel_write_layer6_out_V_20;
wire    ap_channel_done_layer6_out_V_19;
wire    layer6_out_V_19_full_n;
reg    ap_sync_reg_channel_write_layer6_out_V_19;
wire    ap_sync_channel_write_layer6_out_V_19;
wire    ap_channel_done_layer6_out_V_18;
wire    layer6_out_V_18_full_n;
reg    ap_sync_reg_channel_write_layer6_out_V_18;
wire    ap_sync_channel_write_layer6_out_V_18;
wire    ap_channel_done_layer6_out_V_17;
wire    layer6_out_V_17_full_n;
reg    ap_sync_reg_channel_write_layer6_out_V_17;
wire    ap_sync_channel_write_layer6_out_V_17;
wire    ap_channel_done_layer6_out_V_16;
wire    layer6_out_V_16_full_n;
reg    ap_sync_reg_channel_write_layer6_out_V_16;
wire    ap_sync_channel_write_layer6_out_V_16;
wire    ap_channel_done_layer6_out_V_15;
wire    layer6_out_V_15_full_n;
reg    ap_sync_reg_channel_write_layer6_out_V_15;
wire    ap_sync_channel_write_layer6_out_V_15;
wire    ap_channel_done_layer6_out_V_14;
wire    layer6_out_V_14_full_n;
reg    ap_sync_reg_channel_write_layer6_out_V_14;
wire    ap_sync_channel_write_layer6_out_V_14;
wire    ap_channel_done_layer6_out_V_13;
wire    layer6_out_V_13_full_n;
reg    ap_sync_reg_channel_write_layer6_out_V_13;
wire    ap_sync_channel_write_layer6_out_V_13;
wire    ap_channel_done_layer6_out_V_12;
wire    layer6_out_V_12_full_n;
reg    ap_sync_reg_channel_write_layer6_out_V_12;
wire    ap_sync_channel_write_layer6_out_V_12;
wire    ap_channel_done_layer6_out_V_11;
wire    layer6_out_V_11_full_n;
reg    ap_sync_reg_channel_write_layer6_out_V_11;
wire    ap_sync_channel_write_layer6_out_V_11;
wire    ap_channel_done_layer6_out_V_10;
wire    layer6_out_V_10_full_n;
reg    ap_sync_reg_channel_write_layer6_out_V_10;
wire    ap_sync_channel_write_layer6_out_V_10;
wire    ap_channel_done_layer6_out_V_9;
wire    layer6_out_V_9_full_n;
reg    ap_sync_reg_channel_write_layer6_out_V_9;
wire    ap_sync_channel_write_layer6_out_V_9;
wire    ap_channel_done_layer6_out_V_8;
wire    layer6_out_V_8_full_n;
reg    ap_sync_reg_channel_write_layer6_out_V_8;
wire    ap_sync_channel_write_layer6_out_V_8;
wire    ap_channel_done_layer6_out_V_7;
wire    layer6_out_V_7_full_n;
reg    ap_sync_reg_channel_write_layer6_out_V_7;
wire    ap_sync_channel_write_layer6_out_V_7;
wire    ap_channel_done_layer6_out_V_6;
wire    layer6_out_V_6_full_n;
reg    ap_sync_reg_channel_write_layer6_out_V_6;
wire    ap_sync_channel_write_layer6_out_V_6;
wire    ap_channel_done_layer6_out_V_5;
wire    layer6_out_V_5_full_n;
reg    ap_sync_reg_channel_write_layer6_out_V_5;
wire    ap_sync_channel_write_layer6_out_V_5;
wire    ap_channel_done_layer6_out_V_4;
wire    layer6_out_V_4_full_n;
reg    ap_sync_reg_channel_write_layer6_out_V_4;
wire    ap_sync_channel_write_layer6_out_V_4;
wire    ap_channel_done_layer6_out_V_3;
wire    layer6_out_V_3_full_n;
reg    ap_sync_reg_channel_write_layer6_out_V_3;
wire    ap_sync_channel_write_layer6_out_V_3;
wire    ap_channel_done_layer6_out_V_2;
wire    layer6_out_V_2_full_n;
reg    ap_sync_reg_channel_write_layer6_out_V_2;
wire    ap_sync_channel_write_layer6_out_V_2;
wire    ap_channel_done_layer6_out_V_1;
wire    layer6_out_V_1_full_n;
reg    ap_sync_reg_channel_write_layer6_out_V_1;
wire    ap_sync_channel_write_layer6_out_V_1;
wire    ap_channel_done_layer6_out_V;
wire    layer6_out_V_full_n;
reg    ap_sync_reg_channel_write_layer6_out_V;
wire    ap_sync_channel_write_layer6_out_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_start;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_idle;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_0;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_1;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_2;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_3;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_4;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_5;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_6;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_7;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_8;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_9;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_10;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_11;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_12;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_13;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_14;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_15;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_16;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_17;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_18;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_19;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_20;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_21;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_22;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_23;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_24;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_25;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_26;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_27;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_28;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_29;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_30;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_31;
wire    ap_channel_done_layer8_out_V_31;
wire    layer8_out_V_31_full_n;
reg    ap_sync_reg_channel_write_layer8_out_V_31;
wire    ap_sync_channel_write_layer8_out_V_31;
wire    ap_channel_done_layer8_out_V_30;
wire    layer8_out_V_30_full_n;
reg    ap_sync_reg_channel_write_layer8_out_V_30;
wire    ap_sync_channel_write_layer8_out_V_30;
wire    ap_channel_done_layer8_out_V_29;
wire    layer8_out_V_29_full_n;
reg    ap_sync_reg_channel_write_layer8_out_V_29;
wire    ap_sync_channel_write_layer8_out_V_29;
wire    ap_channel_done_layer8_out_V_28;
wire    layer8_out_V_28_full_n;
reg    ap_sync_reg_channel_write_layer8_out_V_28;
wire    ap_sync_channel_write_layer8_out_V_28;
wire    ap_channel_done_layer8_out_V_27;
wire    layer8_out_V_27_full_n;
reg    ap_sync_reg_channel_write_layer8_out_V_27;
wire    ap_sync_channel_write_layer8_out_V_27;
wire    ap_channel_done_layer8_out_V_26;
wire    layer8_out_V_26_full_n;
reg    ap_sync_reg_channel_write_layer8_out_V_26;
wire    ap_sync_channel_write_layer8_out_V_26;
wire    ap_channel_done_layer8_out_V_25;
wire    layer8_out_V_25_full_n;
reg    ap_sync_reg_channel_write_layer8_out_V_25;
wire    ap_sync_channel_write_layer8_out_V_25;
wire    ap_channel_done_layer8_out_V_24;
wire    layer8_out_V_24_full_n;
reg    ap_sync_reg_channel_write_layer8_out_V_24;
wire    ap_sync_channel_write_layer8_out_V_24;
wire    ap_channel_done_layer8_out_V_23;
wire    layer8_out_V_23_full_n;
reg    ap_sync_reg_channel_write_layer8_out_V_23;
wire    ap_sync_channel_write_layer8_out_V_23;
wire    ap_channel_done_layer8_out_V_22;
wire    layer8_out_V_22_full_n;
reg    ap_sync_reg_channel_write_layer8_out_V_22;
wire    ap_sync_channel_write_layer8_out_V_22;
wire    ap_channel_done_layer8_out_V_21;
wire    layer8_out_V_21_full_n;
reg    ap_sync_reg_channel_write_layer8_out_V_21;
wire    ap_sync_channel_write_layer8_out_V_21;
wire    ap_channel_done_layer8_out_V_20;
wire    layer8_out_V_20_full_n;
reg    ap_sync_reg_channel_write_layer8_out_V_20;
wire    ap_sync_channel_write_layer8_out_V_20;
wire    ap_channel_done_layer8_out_V_19;
wire    layer8_out_V_19_full_n;
reg    ap_sync_reg_channel_write_layer8_out_V_19;
wire    ap_sync_channel_write_layer8_out_V_19;
wire    ap_channel_done_layer8_out_V_18;
wire    layer8_out_V_18_full_n;
reg    ap_sync_reg_channel_write_layer8_out_V_18;
wire    ap_sync_channel_write_layer8_out_V_18;
wire    ap_channel_done_layer8_out_V_17;
wire    layer8_out_V_17_full_n;
reg    ap_sync_reg_channel_write_layer8_out_V_17;
wire    ap_sync_channel_write_layer8_out_V_17;
wire    ap_channel_done_layer8_out_V_16;
wire    layer8_out_V_16_full_n;
reg    ap_sync_reg_channel_write_layer8_out_V_16;
wire    ap_sync_channel_write_layer8_out_V_16;
wire    ap_channel_done_layer8_out_V_15;
wire    layer8_out_V_15_full_n;
reg    ap_sync_reg_channel_write_layer8_out_V_15;
wire    ap_sync_channel_write_layer8_out_V_15;
wire    ap_channel_done_layer8_out_V_14;
wire    layer8_out_V_14_full_n;
reg    ap_sync_reg_channel_write_layer8_out_V_14;
wire    ap_sync_channel_write_layer8_out_V_14;
wire    ap_channel_done_layer8_out_V_13;
wire    layer8_out_V_13_full_n;
reg    ap_sync_reg_channel_write_layer8_out_V_13;
wire    ap_sync_channel_write_layer8_out_V_13;
wire    ap_channel_done_layer8_out_V_12;
wire    layer8_out_V_12_full_n;
reg    ap_sync_reg_channel_write_layer8_out_V_12;
wire    ap_sync_channel_write_layer8_out_V_12;
wire    ap_channel_done_layer8_out_V_11;
wire    layer8_out_V_11_full_n;
reg    ap_sync_reg_channel_write_layer8_out_V_11;
wire    ap_sync_channel_write_layer8_out_V_11;
wire    ap_channel_done_layer8_out_V_10;
wire    layer8_out_V_10_full_n;
reg    ap_sync_reg_channel_write_layer8_out_V_10;
wire    ap_sync_channel_write_layer8_out_V_10;
wire    ap_channel_done_layer8_out_V_9;
wire    layer8_out_V_9_full_n;
reg    ap_sync_reg_channel_write_layer8_out_V_9;
wire    ap_sync_channel_write_layer8_out_V_9;
wire    ap_channel_done_layer8_out_V_8;
wire    layer8_out_V_8_full_n;
reg    ap_sync_reg_channel_write_layer8_out_V_8;
wire    ap_sync_channel_write_layer8_out_V_8;
wire    ap_channel_done_layer8_out_V_7;
wire    layer8_out_V_7_full_n;
reg    ap_sync_reg_channel_write_layer8_out_V_7;
wire    ap_sync_channel_write_layer8_out_V_7;
wire    ap_channel_done_layer8_out_V_6;
wire    layer8_out_V_6_full_n;
reg    ap_sync_reg_channel_write_layer8_out_V_6;
wire    ap_sync_channel_write_layer8_out_V_6;
wire    ap_channel_done_layer8_out_V_5;
wire    layer8_out_V_5_full_n;
reg    ap_sync_reg_channel_write_layer8_out_V_5;
wire    ap_sync_channel_write_layer8_out_V_5;
wire    ap_channel_done_layer8_out_V_4;
wire    layer8_out_V_4_full_n;
reg    ap_sync_reg_channel_write_layer8_out_V_4;
wire    ap_sync_channel_write_layer8_out_V_4;
wire    ap_channel_done_layer8_out_V_3;
wire    layer8_out_V_3_full_n;
reg    ap_sync_reg_channel_write_layer8_out_V_3;
wire    ap_sync_channel_write_layer8_out_V_3;
wire    ap_channel_done_layer8_out_V_2;
wire    layer8_out_V_2_full_n;
reg    ap_sync_reg_channel_write_layer8_out_V_2;
wire    ap_sync_channel_write_layer8_out_V_2;
wire    ap_channel_done_layer8_out_V_1;
wire    layer8_out_V_1_full_n;
reg    ap_sync_reg_channel_write_layer8_out_V_1;
wire    ap_sync_channel_write_layer8_out_V_1;
wire    ap_channel_done_layer8_out_V;
wire    layer8_out_V_full_n;
reg    ap_sync_reg_channel_write_layer8_out_V;
wire    ap_sync_channel_write_layer8_out_V;
wire    pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_start;
wire    pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done;
wire    pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue;
wire    pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_idle;
wire    pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_0;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_1;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_2;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_3;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_4;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_5;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_6;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_7;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_8;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_9;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_10;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_11;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_12;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_13;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_14;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_15;
wire    ap_channel_done_layer9_out_V_15;
wire    layer9_out_V_15_full_n;
reg    ap_sync_reg_channel_write_layer9_out_V_15;
wire    ap_sync_channel_write_layer9_out_V_15;
wire    ap_channel_done_layer9_out_V_14;
wire    layer9_out_V_14_full_n;
reg    ap_sync_reg_channel_write_layer9_out_V_14;
wire    ap_sync_channel_write_layer9_out_V_14;
wire    ap_channel_done_layer9_out_V_13;
wire    layer9_out_V_13_full_n;
reg    ap_sync_reg_channel_write_layer9_out_V_13;
wire    ap_sync_channel_write_layer9_out_V_13;
wire    ap_channel_done_layer9_out_V_12;
wire    layer9_out_V_12_full_n;
reg    ap_sync_reg_channel_write_layer9_out_V_12;
wire    ap_sync_channel_write_layer9_out_V_12;
wire    ap_channel_done_layer9_out_V_11;
wire    layer9_out_V_11_full_n;
reg    ap_sync_reg_channel_write_layer9_out_V_11;
wire    ap_sync_channel_write_layer9_out_V_11;
wire    ap_channel_done_layer9_out_V_10;
wire    layer9_out_V_10_full_n;
reg    ap_sync_reg_channel_write_layer9_out_V_10;
wire    ap_sync_channel_write_layer9_out_V_10;
wire    ap_channel_done_layer9_out_V_9;
wire    layer9_out_V_9_full_n;
reg    ap_sync_reg_channel_write_layer9_out_V_9;
wire    ap_sync_channel_write_layer9_out_V_9;
wire    ap_channel_done_layer9_out_V_8;
wire    layer9_out_V_8_full_n;
reg    ap_sync_reg_channel_write_layer9_out_V_8;
wire    ap_sync_channel_write_layer9_out_V_8;
wire    ap_channel_done_layer9_out_V_7;
wire    layer9_out_V_7_full_n;
reg    ap_sync_reg_channel_write_layer9_out_V_7;
wire    ap_sync_channel_write_layer9_out_V_7;
wire    ap_channel_done_layer9_out_V_6;
wire    layer9_out_V_6_full_n;
reg    ap_sync_reg_channel_write_layer9_out_V_6;
wire    ap_sync_channel_write_layer9_out_V_6;
wire    ap_channel_done_layer9_out_V_5;
wire    layer9_out_V_5_full_n;
reg    ap_sync_reg_channel_write_layer9_out_V_5;
wire    ap_sync_channel_write_layer9_out_V_5;
wire    ap_channel_done_layer9_out_V_4;
wire    layer9_out_V_4_full_n;
reg    ap_sync_reg_channel_write_layer9_out_V_4;
wire    ap_sync_channel_write_layer9_out_V_4;
wire    ap_channel_done_layer9_out_V_3;
wire    layer9_out_V_3_full_n;
reg    ap_sync_reg_channel_write_layer9_out_V_3;
wire    ap_sync_channel_write_layer9_out_V_3;
wire    ap_channel_done_layer9_out_V_2;
wire    layer9_out_V_2_full_n;
reg    ap_sync_reg_channel_write_layer9_out_V_2;
wire    ap_sync_channel_write_layer9_out_V_2;
wire    ap_channel_done_layer9_out_V_1;
wire    layer9_out_V_1_full_n;
reg    ap_sync_reg_channel_write_layer9_out_V_1;
wire    ap_sync_channel_write_layer9_out_V_1;
wire    ap_channel_done_layer9_out_V;
wire    layer9_out_V_full_n;
reg    ap_sync_reg_channel_write_layer9_out_V;
wire    ap_sync_channel_write_layer9_out_V;
wire    conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_start;
wire    conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done;
wire    conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue;
wire    conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_idle;
wire    conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_0;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_1;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_2;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_3;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_4;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_5;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_6;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_7;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_8;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_9;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_10;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_11;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_12;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_13;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_14;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_15;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_16;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_17;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_18;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_19;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_20;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_21;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_22;
wire   [15:0] conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_23;
wire    ap_channel_done_layer10_out_V_23;
wire    layer10_out_V_23_full_n;
reg    ap_sync_reg_channel_write_layer10_out_V_23;
wire    ap_sync_channel_write_layer10_out_V_23;
wire    ap_channel_done_layer10_out_V_22;
wire    layer10_out_V_22_full_n;
reg    ap_sync_reg_channel_write_layer10_out_V_22;
wire    ap_sync_channel_write_layer10_out_V_22;
wire    ap_channel_done_layer10_out_V_21;
wire    layer10_out_V_21_full_n;
reg    ap_sync_reg_channel_write_layer10_out_V_21;
wire    ap_sync_channel_write_layer10_out_V_21;
wire    ap_channel_done_layer10_out_V_20;
wire    layer10_out_V_20_full_n;
reg    ap_sync_reg_channel_write_layer10_out_V_20;
wire    ap_sync_channel_write_layer10_out_V_20;
wire    ap_channel_done_layer10_out_V_19;
wire    layer10_out_V_19_full_n;
reg    ap_sync_reg_channel_write_layer10_out_V_19;
wire    ap_sync_channel_write_layer10_out_V_19;
wire    ap_channel_done_layer10_out_V_18;
wire    layer10_out_V_18_full_n;
reg    ap_sync_reg_channel_write_layer10_out_V_18;
wire    ap_sync_channel_write_layer10_out_V_18;
wire    ap_channel_done_layer10_out_V_17;
wire    layer10_out_V_17_full_n;
reg    ap_sync_reg_channel_write_layer10_out_V_17;
wire    ap_sync_channel_write_layer10_out_V_17;
wire    ap_channel_done_layer10_out_V_16;
wire    layer10_out_V_16_full_n;
reg    ap_sync_reg_channel_write_layer10_out_V_16;
wire    ap_sync_channel_write_layer10_out_V_16;
wire    ap_channel_done_layer10_out_V_15;
wire    layer10_out_V_15_full_n;
reg    ap_sync_reg_channel_write_layer10_out_V_15;
wire    ap_sync_channel_write_layer10_out_V_15;
wire    ap_channel_done_layer10_out_V_14;
wire    layer10_out_V_14_full_n;
reg    ap_sync_reg_channel_write_layer10_out_V_14;
wire    ap_sync_channel_write_layer10_out_V_14;
wire    ap_channel_done_layer10_out_V_13;
wire    layer10_out_V_13_full_n;
reg    ap_sync_reg_channel_write_layer10_out_V_13;
wire    ap_sync_channel_write_layer10_out_V_13;
wire    ap_channel_done_layer10_out_V_12;
wire    layer10_out_V_12_full_n;
reg    ap_sync_reg_channel_write_layer10_out_V_12;
wire    ap_sync_channel_write_layer10_out_V_12;
wire    ap_channel_done_layer10_out_V_11;
wire    layer10_out_V_11_full_n;
reg    ap_sync_reg_channel_write_layer10_out_V_11;
wire    ap_sync_channel_write_layer10_out_V_11;
wire    ap_channel_done_layer10_out_V_10;
wire    layer10_out_V_10_full_n;
reg    ap_sync_reg_channel_write_layer10_out_V_10;
wire    ap_sync_channel_write_layer10_out_V_10;
wire    ap_channel_done_layer10_out_V_9;
wire    layer10_out_V_9_full_n;
reg    ap_sync_reg_channel_write_layer10_out_V_9;
wire    ap_sync_channel_write_layer10_out_V_9;
wire    ap_channel_done_layer10_out_V_8;
wire    layer10_out_V_8_full_n;
reg    ap_sync_reg_channel_write_layer10_out_V_8;
wire    ap_sync_channel_write_layer10_out_V_8;
wire    ap_channel_done_layer10_out_V_7;
wire    layer10_out_V_7_full_n;
reg    ap_sync_reg_channel_write_layer10_out_V_7;
wire    ap_sync_channel_write_layer10_out_V_7;
wire    ap_channel_done_layer10_out_V_6;
wire    layer10_out_V_6_full_n;
reg    ap_sync_reg_channel_write_layer10_out_V_6;
wire    ap_sync_channel_write_layer10_out_V_6;
wire    ap_channel_done_layer10_out_V_5;
wire    layer10_out_V_5_full_n;
reg    ap_sync_reg_channel_write_layer10_out_V_5;
wire    ap_sync_channel_write_layer10_out_V_5;
wire    ap_channel_done_layer10_out_V_4;
wire    layer10_out_V_4_full_n;
reg    ap_sync_reg_channel_write_layer10_out_V_4;
wire    ap_sync_channel_write_layer10_out_V_4;
wire    ap_channel_done_layer10_out_V_3;
wire    layer10_out_V_3_full_n;
reg    ap_sync_reg_channel_write_layer10_out_V_3;
wire    ap_sync_channel_write_layer10_out_V_3;
wire    ap_channel_done_layer10_out_V_2;
wire    layer10_out_V_2_full_n;
reg    ap_sync_reg_channel_write_layer10_out_V_2;
wire    ap_sync_channel_write_layer10_out_V_2;
wire    ap_channel_done_layer10_out_V_1;
wire    layer10_out_V_1_full_n;
reg    ap_sync_reg_channel_write_layer10_out_V_1;
wire    ap_sync_channel_write_layer10_out_V_1;
wire    ap_channel_done_layer10_out_V;
wire    layer10_out_V_full_n;
reg    ap_sync_reg_channel_write_layer10_out_V;
wire    ap_sync_channel_write_layer10_out_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_start;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_idle;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_0;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_1;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_2;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_3;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_4;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_5;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_6;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_7;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_8;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_9;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_10;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_11;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_12;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_13;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_14;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_15;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_16;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_17;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_18;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_19;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_20;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_21;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_22;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_23;
wire    ap_channel_done_layer12_out_V_23;
wire    layer12_out_V_23_full_n;
reg    ap_sync_reg_channel_write_layer12_out_V_23;
wire    ap_sync_channel_write_layer12_out_V_23;
wire    ap_channel_done_layer12_out_V_22;
wire    layer12_out_V_22_full_n;
reg    ap_sync_reg_channel_write_layer12_out_V_22;
wire    ap_sync_channel_write_layer12_out_V_22;
wire    ap_channel_done_layer12_out_V_21;
wire    layer12_out_V_21_full_n;
reg    ap_sync_reg_channel_write_layer12_out_V_21;
wire    ap_sync_channel_write_layer12_out_V_21;
wire    ap_channel_done_layer12_out_V_20;
wire    layer12_out_V_20_full_n;
reg    ap_sync_reg_channel_write_layer12_out_V_20;
wire    ap_sync_channel_write_layer12_out_V_20;
wire    ap_channel_done_layer12_out_V_19;
wire    layer12_out_V_19_full_n;
reg    ap_sync_reg_channel_write_layer12_out_V_19;
wire    ap_sync_channel_write_layer12_out_V_19;
wire    ap_channel_done_layer12_out_V_18;
wire    layer12_out_V_18_full_n;
reg    ap_sync_reg_channel_write_layer12_out_V_18;
wire    ap_sync_channel_write_layer12_out_V_18;
wire    ap_channel_done_layer12_out_V_17;
wire    layer12_out_V_17_full_n;
reg    ap_sync_reg_channel_write_layer12_out_V_17;
wire    ap_sync_channel_write_layer12_out_V_17;
wire    ap_channel_done_layer12_out_V_16;
wire    layer12_out_V_16_full_n;
reg    ap_sync_reg_channel_write_layer12_out_V_16;
wire    ap_sync_channel_write_layer12_out_V_16;
wire    ap_channel_done_layer12_out_V_15;
wire    layer12_out_V_15_full_n;
reg    ap_sync_reg_channel_write_layer12_out_V_15;
wire    ap_sync_channel_write_layer12_out_V_15;
wire    ap_channel_done_layer12_out_V_14;
wire    layer12_out_V_14_full_n;
reg    ap_sync_reg_channel_write_layer12_out_V_14;
wire    ap_sync_channel_write_layer12_out_V_14;
wire    ap_channel_done_layer12_out_V_13;
wire    layer12_out_V_13_full_n;
reg    ap_sync_reg_channel_write_layer12_out_V_13;
wire    ap_sync_channel_write_layer12_out_V_13;
wire    ap_channel_done_layer12_out_V_12;
wire    layer12_out_V_12_full_n;
reg    ap_sync_reg_channel_write_layer12_out_V_12;
wire    ap_sync_channel_write_layer12_out_V_12;
wire    ap_channel_done_layer12_out_V_11;
wire    layer12_out_V_11_full_n;
reg    ap_sync_reg_channel_write_layer12_out_V_11;
wire    ap_sync_channel_write_layer12_out_V_11;
wire    ap_channel_done_layer12_out_V_10;
wire    layer12_out_V_10_full_n;
reg    ap_sync_reg_channel_write_layer12_out_V_10;
wire    ap_sync_channel_write_layer12_out_V_10;
wire    ap_channel_done_layer12_out_V_9;
wire    layer12_out_V_9_full_n;
reg    ap_sync_reg_channel_write_layer12_out_V_9;
wire    ap_sync_channel_write_layer12_out_V_9;
wire    ap_channel_done_layer12_out_V_8;
wire    layer12_out_V_8_full_n;
reg    ap_sync_reg_channel_write_layer12_out_V_8;
wire    ap_sync_channel_write_layer12_out_V_8;
wire    ap_channel_done_layer12_out_V_7;
wire    layer12_out_V_7_full_n;
reg    ap_sync_reg_channel_write_layer12_out_V_7;
wire    ap_sync_channel_write_layer12_out_V_7;
wire    ap_channel_done_layer12_out_V_6;
wire    layer12_out_V_6_full_n;
reg    ap_sync_reg_channel_write_layer12_out_V_6;
wire    ap_sync_channel_write_layer12_out_V_6;
wire    ap_channel_done_layer12_out_V_5;
wire    layer12_out_V_5_full_n;
reg    ap_sync_reg_channel_write_layer12_out_V_5;
wire    ap_sync_channel_write_layer12_out_V_5;
wire    ap_channel_done_layer12_out_V_4;
wire    layer12_out_V_4_full_n;
reg    ap_sync_reg_channel_write_layer12_out_V_4;
wire    ap_sync_channel_write_layer12_out_V_4;
wire    ap_channel_done_layer12_out_V_3;
wire    layer12_out_V_3_full_n;
reg    ap_sync_reg_channel_write_layer12_out_V_3;
wire    ap_sync_channel_write_layer12_out_V_3;
wire    ap_channel_done_layer12_out_V_2;
wire    layer12_out_V_2_full_n;
reg    ap_sync_reg_channel_write_layer12_out_V_2;
wire    ap_sync_channel_write_layer12_out_V_2;
wire    ap_channel_done_layer12_out_V_1;
wire    layer12_out_V_1_full_n;
reg    ap_sync_reg_channel_write_layer12_out_V_1;
wire    ap_sync_channel_write_layer12_out_V_1;
wire    ap_channel_done_layer12_out_V;
wire    layer12_out_V_full_n;
reg    ap_sync_reg_channel_write_layer12_out_V;
wire    ap_sync_channel_write_layer12_out_V;
wire    pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_start;
wire    pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done;
wire    pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_continue;
wire    pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_idle;
wire    pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_0;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_1;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_2;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_3;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_4;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_5;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_6;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_7;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_8;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_9;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_10;
wire   [9:0] pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_11;
wire    ap_channel_done_layer13_out_V_11;
wire    layer13_out_V_11_full_n;
reg    ap_sync_reg_channel_write_layer13_out_V_11;
wire    ap_sync_channel_write_layer13_out_V_11;
wire    ap_channel_done_layer13_out_V_10;
wire    layer13_out_V_10_full_n;
reg    ap_sync_reg_channel_write_layer13_out_V_10;
wire    ap_sync_channel_write_layer13_out_V_10;
wire    ap_channel_done_layer13_out_V_9;
wire    layer13_out_V_9_full_n;
reg    ap_sync_reg_channel_write_layer13_out_V_9;
wire    ap_sync_channel_write_layer13_out_V_9;
wire    ap_channel_done_layer13_out_V_8;
wire    layer13_out_V_8_full_n;
reg    ap_sync_reg_channel_write_layer13_out_V_8;
wire    ap_sync_channel_write_layer13_out_V_8;
wire    ap_channel_done_layer13_out_V_7;
wire    layer13_out_V_7_full_n;
reg    ap_sync_reg_channel_write_layer13_out_V_7;
wire    ap_sync_channel_write_layer13_out_V_7;
wire    ap_channel_done_layer13_out_V_6;
wire    layer13_out_V_6_full_n;
reg    ap_sync_reg_channel_write_layer13_out_V_6;
wire    ap_sync_channel_write_layer13_out_V_6;
wire    ap_channel_done_layer13_out_V_5;
wire    layer13_out_V_5_full_n;
reg    ap_sync_reg_channel_write_layer13_out_V_5;
wire    ap_sync_channel_write_layer13_out_V_5;
wire    ap_channel_done_layer13_out_V_4;
wire    layer13_out_V_4_full_n;
reg    ap_sync_reg_channel_write_layer13_out_V_4;
wire    ap_sync_channel_write_layer13_out_V_4;
wire    ap_channel_done_layer13_out_V_3;
wire    layer13_out_V_3_full_n;
reg    ap_sync_reg_channel_write_layer13_out_V_3;
wire    ap_sync_channel_write_layer13_out_V_3;
wire    ap_channel_done_layer13_out_V_2;
wire    layer13_out_V_2_full_n;
reg    ap_sync_reg_channel_write_layer13_out_V_2;
wire    ap_sync_channel_write_layer13_out_V_2;
wire    ap_channel_done_layer13_out_V_1;
wire    layer13_out_V_1_full_n;
reg    ap_sync_reg_channel_write_layer13_out_V_1;
wire    ap_sync_channel_write_layer13_out_V_1;
wire    ap_channel_done_layer13_out_V;
wire    layer13_out_V_full_n;
reg    ap_sync_reg_channel_write_layer13_out_V;
wire    ap_sync_channel_write_layer13_out_V;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_start;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_continue;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_idle;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_ready;
wire   [15:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_0;
wire   [15:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_1;
wire   [15:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_2;
wire   [15:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_3;
wire   [15:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_4;
wire   [15:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_5;
wire   [15:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_6;
wire   [15:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_7;
wire   [15:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_8;
wire   [15:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_9;
wire    ap_channel_done_layer15_out_V_9;
wire    layer15_out_V_9_full_n;
reg    ap_sync_reg_channel_write_layer15_out_V_9;
wire    ap_sync_channel_write_layer15_out_V_9;
wire    ap_channel_done_layer15_out_V_8;
wire    layer15_out_V_8_full_n;
reg    ap_sync_reg_channel_write_layer15_out_V_8;
wire    ap_sync_channel_write_layer15_out_V_8;
wire    ap_channel_done_layer15_out_V_7;
wire    layer15_out_V_7_full_n;
reg    ap_sync_reg_channel_write_layer15_out_V_7;
wire    ap_sync_channel_write_layer15_out_V_7;
wire    ap_channel_done_layer15_out_V_6;
wire    layer15_out_V_6_full_n;
reg    ap_sync_reg_channel_write_layer15_out_V_6;
wire    ap_sync_channel_write_layer15_out_V_6;
wire    ap_channel_done_layer15_out_V_5;
wire    layer15_out_V_5_full_n;
reg    ap_sync_reg_channel_write_layer15_out_V_5;
wire    ap_sync_channel_write_layer15_out_V_5;
wire    ap_channel_done_layer15_out_V_4;
wire    layer15_out_V_4_full_n;
reg    ap_sync_reg_channel_write_layer15_out_V_4;
wire    ap_sync_channel_write_layer15_out_V_4;
wire    ap_channel_done_layer15_out_V_3;
wire    layer15_out_V_3_full_n;
reg    ap_sync_reg_channel_write_layer15_out_V_3;
wire    ap_sync_channel_write_layer15_out_V_3;
wire    ap_channel_done_layer15_out_V_2;
wire    layer15_out_V_2_full_n;
reg    ap_sync_reg_channel_write_layer15_out_V_2;
wire    ap_sync_channel_write_layer15_out_V_2;
wire    ap_channel_done_layer15_out_V_1;
wire    layer15_out_V_1_full_n;
reg    ap_sync_reg_channel_write_layer15_out_V_1;
wire    ap_sync_channel_write_layer15_out_V_1;
wire    ap_channel_done_layer15_out_V;
wire    layer15_out_V_full_n;
reg    ap_sync_reg_channel_write_layer15_out_V;
wire    ap_sync_channel_write_layer15_out_V;
wire    normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_start;
wire    normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done;
wire    normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_continue;
wire    normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_idle;
wire    normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_ready;
wire   [15:0] normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_0;
wire   [15:0] normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_1;
wire   [15:0] normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_2;
wire   [15:0] normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_3;
wire   [15:0] normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_4;
wire   [15:0] normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_5;
wire   [15:0] normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_6;
wire   [15:0] normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_7;
wire   [15:0] normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_8;
wire   [15:0] normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_9;
wire    ap_channel_done_layer17_out_V_9;
wire    layer17_out_V_9_full_n;
reg    ap_sync_reg_channel_write_layer17_out_V_9;
wire    ap_sync_channel_write_layer17_out_V_9;
wire    ap_channel_done_layer17_out_V_8;
wire    layer17_out_V_8_full_n;
reg    ap_sync_reg_channel_write_layer17_out_V_8;
wire    ap_sync_channel_write_layer17_out_V_8;
wire    ap_channel_done_layer17_out_V_7;
wire    layer17_out_V_7_full_n;
reg    ap_sync_reg_channel_write_layer17_out_V_7;
wire    ap_sync_channel_write_layer17_out_V_7;
wire    ap_channel_done_layer17_out_V_6;
wire    layer17_out_V_6_full_n;
reg    ap_sync_reg_channel_write_layer17_out_V_6;
wire    ap_sync_channel_write_layer17_out_V_6;
wire    ap_channel_done_layer17_out_V_5;
wire    layer17_out_V_5_full_n;
reg    ap_sync_reg_channel_write_layer17_out_V_5;
wire    ap_sync_channel_write_layer17_out_V_5;
wire    ap_channel_done_layer17_out_V_4;
wire    layer17_out_V_4_full_n;
reg    ap_sync_reg_channel_write_layer17_out_V_4;
wire    ap_sync_channel_write_layer17_out_V_4;
wire    ap_channel_done_layer17_out_V_3;
wire    layer17_out_V_3_full_n;
reg    ap_sync_reg_channel_write_layer17_out_V_3;
wire    ap_sync_channel_write_layer17_out_V_3;
wire    ap_channel_done_layer17_out_V_2;
wire    layer17_out_V_2_full_n;
reg    ap_sync_reg_channel_write_layer17_out_V_2;
wire    ap_sync_channel_write_layer17_out_V_2;
wire    ap_channel_done_layer17_out_V_1;
wire    layer17_out_V_1_full_n;
reg    ap_sync_reg_channel_write_layer17_out_V_1;
wire    ap_sync_channel_write_layer17_out_V_1;
wire    ap_channel_done_layer17_out_V;
wire    layer17_out_V_full_n;
reg    ap_sync_reg_channel_write_layer17_out_V;
wire    ap_sync_channel_write_layer17_out_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_start;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_continue;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_idle;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_ready;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_0;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_1;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_2;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_3;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_4;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_5;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_6;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_7;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_8;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_9;
wire    ap_channel_done_layer18_out_V_9;
wire    layer18_out_V_9_full_n;
reg    ap_sync_reg_channel_write_layer18_out_V_9;
wire    ap_sync_channel_write_layer18_out_V_9;
wire    ap_channel_done_layer18_out_V_8;
wire    layer18_out_V_8_full_n;
reg    ap_sync_reg_channel_write_layer18_out_V_8;
wire    ap_sync_channel_write_layer18_out_V_8;
wire    ap_channel_done_layer18_out_V_7;
wire    layer18_out_V_7_full_n;
reg    ap_sync_reg_channel_write_layer18_out_V_7;
wire    ap_sync_channel_write_layer18_out_V_7;
wire    ap_channel_done_layer18_out_V_6;
wire    layer18_out_V_6_full_n;
reg    ap_sync_reg_channel_write_layer18_out_V_6;
wire    ap_sync_channel_write_layer18_out_V_6;
wire    ap_channel_done_layer18_out_V_5;
wire    layer18_out_V_5_full_n;
reg    ap_sync_reg_channel_write_layer18_out_V_5;
wire    ap_sync_channel_write_layer18_out_V_5;
wire    ap_channel_done_layer18_out_V_4;
wire    layer18_out_V_4_full_n;
reg    ap_sync_reg_channel_write_layer18_out_V_4;
wire    ap_sync_channel_write_layer18_out_V_4;
wire    ap_channel_done_layer18_out_V_3;
wire    layer18_out_V_3_full_n;
reg    ap_sync_reg_channel_write_layer18_out_V_3;
wire    ap_sync_channel_write_layer18_out_V_3;
wire    ap_channel_done_layer18_out_V_2;
wire    layer18_out_V_2_full_n;
reg    ap_sync_reg_channel_write_layer18_out_V_2;
wire    ap_sync_channel_write_layer18_out_V_2;
wire    ap_channel_done_layer18_out_V_1;
wire    layer18_out_V_1_full_n;
reg    ap_sync_reg_channel_write_layer18_out_V_1;
wire    ap_sync_channel_write_layer18_out_V_1;
wire    ap_channel_done_layer18_out_V;
wire    layer18_out_V_full_n;
reg    ap_sync_reg_channel_write_layer18_out_V;
wire    ap_sync_channel_write_layer18_out_V;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_start;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_idle;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_ready;
wire   [14:0] dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_0;
wire   [14:0] dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_1;
wire   [14:0] dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_2;
wire   [14:0] dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_3;
wire   [14:0] dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_4;
wire   [14:0] dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_5;
wire   [14:0] dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_6;
wire   [14:0] dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_7;
wire   [14:0] dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_8;
wire   [14:0] dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_9;
wire   [14:0] dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_10;
wire   [14:0] dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_11;
wire   [14:0] dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_12;
wire   [14:0] dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_13;
wire   [14:0] dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_14;
wire   [14:0] dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_15;
wire    ap_channel_done_layer19_out_V_15;
wire    layer19_out_V_15_full_n;
reg    ap_sync_reg_channel_write_layer19_out_V_15;
wire    ap_sync_channel_write_layer19_out_V_15;
wire    ap_channel_done_layer19_out_V_14;
wire    layer19_out_V_14_full_n;
reg    ap_sync_reg_channel_write_layer19_out_V_14;
wire    ap_sync_channel_write_layer19_out_V_14;
wire    ap_channel_done_layer19_out_V_13;
wire    layer19_out_V_13_full_n;
reg    ap_sync_reg_channel_write_layer19_out_V_13;
wire    ap_sync_channel_write_layer19_out_V_13;
wire    ap_channel_done_layer19_out_V_12;
wire    layer19_out_V_12_full_n;
reg    ap_sync_reg_channel_write_layer19_out_V_12;
wire    ap_sync_channel_write_layer19_out_V_12;
wire    ap_channel_done_layer19_out_V_11;
wire    layer19_out_V_11_full_n;
reg    ap_sync_reg_channel_write_layer19_out_V_11;
wire    ap_sync_channel_write_layer19_out_V_11;
wire    ap_channel_done_layer19_out_V_10;
wire    layer19_out_V_10_full_n;
reg    ap_sync_reg_channel_write_layer19_out_V_10;
wire    ap_sync_channel_write_layer19_out_V_10;
wire    ap_channel_done_layer19_out_V_9;
wire    layer19_out_V_9_full_n;
reg    ap_sync_reg_channel_write_layer19_out_V_9;
wire    ap_sync_channel_write_layer19_out_V_9;
wire    ap_channel_done_layer19_out_V_8;
wire    layer19_out_V_8_full_n;
reg    ap_sync_reg_channel_write_layer19_out_V_8;
wire    ap_sync_channel_write_layer19_out_V_8;
wire    ap_channel_done_layer19_out_V_7;
wire    layer19_out_V_7_full_n;
reg    ap_sync_reg_channel_write_layer19_out_V_7;
wire    ap_sync_channel_write_layer19_out_V_7;
wire    ap_channel_done_layer19_out_V_6;
wire    layer19_out_V_6_full_n;
reg    ap_sync_reg_channel_write_layer19_out_V_6;
wire    ap_sync_channel_write_layer19_out_V_6;
wire    ap_channel_done_layer19_out_V_5;
wire    layer19_out_V_5_full_n;
reg    ap_sync_reg_channel_write_layer19_out_V_5;
wire    ap_sync_channel_write_layer19_out_V_5;
wire    ap_channel_done_layer19_out_V_4;
wire    layer19_out_V_4_full_n;
reg    ap_sync_reg_channel_write_layer19_out_V_4;
wire    ap_sync_channel_write_layer19_out_V_4;
wire    ap_channel_done_layer19_out_V_3;
wire    layer19_out_V_3_full_n;
reg    ap_sync_reg_channel_write_layer19_out_V_3;
wire    ap_sync_channel_write_layer19_out_V_3;
wire    ap_channel_done_layer19_out_V_2;
wire    layer19_out_V_2_full_n;
reg    ap_sync_reg_channel_write_layer19_out_V_2;
wire    ap_sync_channel_write_layer19_out_V_2;
wire    ap_channel_done_layer19_out_V_1;
wire    layer19_out_V_1_full_n;
reg    ap_sync_reg_channel_write_layer19_out_V_1;
wire    ap_sync_channel_write_layer19_out_V_1;
wire    ap_channel_done_layer19_out_V;
wire    layer19_out_V_full_n;
reg    ap_sync_reg_channel_write_layer19_out_V;
wire    ap_sync_channel_write_layer19_out_V;
wire    normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_start;
wire    normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done;
wire    normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue;
wire    normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_idle;
wire    normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready;
wire   [15:0] normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_0;
wire   [15:0] normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_1;
wire   [15:0] normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_2;
wire   [15:0] normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_3;
wire   [15:0] normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_4;
wire   [15:0] normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_5;
wire   [15:0] normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_6;
wire   [15:0] normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_7;
wire   [15:0] normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_8;
wire   [15:0] normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_9;
wire   [15:0] normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_10;
wire   [15:0] normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_11;
wire   [15:0] normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_12;
wire   [15:0] normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_13;
wire   [15:0] normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_14;
wire   [15:0] normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_15;
wire    ap_channel_done_layer21_out_V_15;
wire    layer21_out_V_15_full_n;
reg    ap_sync_reg_channel_write_layer21_out_V_15;
wire    ap_sync_channel_write_layer21_out_V_15;
wire    ap_channel_done_layer21_out_V_14;
wire    layer21_out_V_14_full_n;
reg    ap_sync_reg_channel_write_layer21_out_V_14;
wire    ap_sync_channel_write_layer21_out_V_14;
wire    ap_channel_done_layer21_out_V_13;
wire    layer21_out_V_13_full_n;
reg    ap_sync_reg_channel_write_layer21_out_V_13;
wire    ap_sync_channel_write_layer21_out_V_13;
wire    ap_channel_done_layer21_out_V_12;
wire    layer21_out_V_12_full_n;
reg    ap_sync_reg_channel_write_layer21_out_V_12;
wire    ap_sync_channel_write_layer21_out_V_12;
wire    ap_channel_done_layer21_out_V_11;
wire    layer21_out_V_11_full_n;
reg    ap_sync_reg_channel_write_layer21_out_V_11;
wire    ap_sync_channel_write_layer21_out_V_11;
wire    ap_channel_done_layer21_out_V_10;
wire    layer21_out_V_10_full_n;
reg    ap_sync_reg_channel_write_layer21_out_V_10;
wire    ap_sync_channel_write_layer21_out_V_10;
wire    ap_channel_done_layer21_out_V_9;
wire    layer21_out_V_9_full_n;
reg    ap_sync_reg_channel_write_layer21_out_V_9;
wire    ap_sync_channel_write_layer21_out_V_9;
wire    ap_channel_done_layer21_out_V_8;
wire    layer21_out_V_8_full_n;
reg    ap_sync_reg_channel_write_layer21_out_V_8;
wire    ap_sync_channel_write_layer21_out_V_8;
wire    ap_channel_done_layer21_out_V_7;
wire    layer21_out_V_7_full_n;
reg    ap_sync_reg_channel_write_layer21_out_V_7;
wire    ap_sync_channel_write_layer21_out_V_7;
wire    ap_channel_done_layer21_out_V_6;
wire    layer21_out_V_6_full_n;
reg    ap_sync_reg_channel_write_layer21_out_V_6;
wire    ap_sync_channel_write_layer21_out_V_6;
wire    ap_channel_done_layer21_out_V_5;
wire    layer21_out_V_5_full_n;
reg    ap_sync_reg_channel_write_layer21_out_V_5;
wire    ap_sync_channel_write_layer21_out_V_5;
wire    ap_channel_done_layer21_out_V_4;
wire    layer21_out_V_4_full_n;
reg    ap_sync_reg_channel_write_layer21_out_V_4;
wire    ap_sync_channel_write_layer21_out_V_4;
wire    ap_channel_done_layer21_out_V_3;
wire    layer21_out_V_3_full_n;
reg    ap_sync_reg_channel_write_layer21_out_V_3;
wire    ap_sync_channel_write_layer21_out_V_3;
wire    ap_channel_done_layer21_out_V_2;
wire    layer21_out_V_2_full_n;
reg    ap_sync_reg_channel_write_layer21_out_V_2;
wire    ap_sync_channel_write_layer21_out_V_2;
wire    ap_channel_done_layer21_out_V_1;
wire    layer21_out_V_1_full_n;
reg    ap_sync_reg_channel_write_layer21_out_V_1;
wire    ap_sync_channel_write_layer21_out_V_1;
wire    ap_channel_done_layer21_out_V;
wire    layer21_out_V_full_n;
reg    ap_sync_reg_channel_write_layer21_out_V;
wire    ap_sync_channel_write_layer21_out_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_start;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_idle;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_0;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_1;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_2;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_3;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_4;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_5;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_6;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_7;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_8;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_9;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_10;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_11;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_12;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_13;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_14;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_15;
wire    ap_channel_done_layer22_out_V_15;
wire    layer22_out_V_15_full_n;
reg    ap_sync_reg_channel_write_layer22_out_V_15;
wire    ap_sync_channel_write_layer22_out_V_15;
wire    ap_channel_done_layer22_out_V_14;
wire    layer22_out_V_14_full_n;
reg    ap_sync_reg_channel_write_layer22_out_V_14;
wire    ap_sync_channel_write_layer22_out_V_14;
wire    ap_channel_done_layer22_out_V_13;
wire    layer22_out_V_13_full_n;
reg    ap_sync_reg_channel_write_layer22_out_V_13;
wire    ap_sync_channel_write_layer22_out_V_13;
wire    ap_channel_done_layer22_out_V_12;
wire    layer22_out_V_12_full_n;
reg    ap_sync_reg_channel_write_layer22_out_V_12;
wire    ap_sync_channel_write_layer22_out_V_12;
wire    ap_channel_done_layer22_out_V_11;
wire    layer22_out_V_11_full_n;
reg    ap_sync_reg_channel_write_layer22_out_V_11;
wire    ap_sync_channel_write_layer22_out_V_11;
wire    ap_channel_done_layer22_out_V_10;
wire    layer22_out_V_10_full_n;
reg    ap_sync_reg_channel_write_layer22_out_V_10;
wire    ap_sync_channel_write_layer22_out_V_10;
wire    ap_channel_done_layer22_out_V_9;
wire    layer22_out_V_9_full_n;
reg    ap_sync_reg_channel_write_layer22_out_V_9;
wire    ap_sync_channel_write_layer22_out_V_9;
wire    ap_channel_done_layer22_out_V_8;
wire    layer22_out_V_8_full_n;
reg    ap_sync_reg_channel_write_layer22_out_V_8;
wire    ap_sync_channel_write_layer22_out_V_8;
wire    ap_channel_done_layer22_out_V_7;
wire    layer22_out_V_7_full_n;
reg    ap_sync_reg_channel_write_layer22_out_V_7;
wire    ap_sync_channel_write_layer22_out_V_7;
wire    ap_channel_done_layer22_out_V_6;
wire    layer22_out_V_6_full_n;
reg    ap_sync_reg_channel_write_layer22_out_V_6;
wire    ap_sync_channel_write_layer22_out_V_6;
wire    ap_channel_done_layer22_out_V_5;
wire    layer22_out_V_5_full_n;
reg    ap_sync_reg_channel_write_layer22_out_V_5;
wire    ap_sync_channel_write_layer22_out_V_5;
wire    ap_channel_done_layer22_out_V_4;
wire    layer22_out_V_4_full_n;
reg    ap_sync_reg_channel_write_layer22_out_V_4;
wire    ap_sync_channel_write_layer22_out_V_4;
wire    ap_channel_done_layer22_out_V_3;
wire    layer22_out_V_3_full_n;
reg    ap_sync_reg_channel_write_layer22_out_V_3;
wire    ap_sync_channel_write_layer22_out_V_3;
wire    ap_channel_done_layer22_out_V_2;
wire    layer22_out_V_2_full_n;
reg    ap_sync_reg_channel_write_layer22_out_V_2;
wire    ap_sync_channel_write_layer22_out_V_2;
wire    ap_channel_done_layer22_out_V_1;
wire    layer22_out_V_1_full_n;
reg    ap_sync_reg_channel_write_layer22_out_V_1;
wire    ap_sync_channel_write_layer22_out_V_1;
wire    ap_channel_done_layer22_out_V;
wire    layer22_out_V_full_n;
reg    ap_sync_reg_channel_write_layer22_out_V;
wire    ap_sync_channel_write_layer22_out_V;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_start;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_done;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_continue;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_idle;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_i_read;
wire   [12:0] dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_out_buf_address0;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_out_buf_ce0;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_out_buf_we0;
wire   [14:0] dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_out_buf_d0;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_out_buf_write;
wire    i_c_i_full_n;
wire   [12:0] i_c_i_dout;
wire   [5:0] i_c_i_num_data_valid;
wire   [5:0] i_c_i_fifo_cap;
wire    i_c_i_empty_n;
wire   [15:0] layer2_out_V_dout;
wire   [1:0] layer2_out_V_num_data_valid;
wire   [1:0] layer2_out_V_fifo_cap;
wire    layer2_out_V_empty_n;
wire   [15:0] layer2_out_V_1_dout;
wire   [1:0] layer2_out_V_1_num_data_valid;
wire   [1:0] layer2_out_V_1_fifo_cap;
wire    layer2_out_V_1_empty_n;
wire   [15:0] layer2_out_V_2_dout;
wire   [1:0] layer2_out_V_2_num_data_valid;
wire   [1:0] layer2_out_V_2_fifo_cap;
wire    layer2_out_V_2_empty_n;
wire   [15:0] layer2_out_V_3_dout;
wire   [1:0] layer2_out_V_3_num_data_valid;
wire   [1:0] layer2_out_V_3_fifo_cap;
wire    layer2_out_V_3_empty_n;
wire   [15:0] layer2_out_V_4_dout;
wire   [1:0] layer2_out_V_4_num_data_valid;
wire   [1:0] layer2_out_V_4_fifo_cap;
wire    layer2_out_V_4_empty_n;
wire   [15:0] layer2_out_V_5_dout;
wire   [1:0] layer2_out_V_5_num_data_valid;
wire   [1:0] layer2_out_V_5_fifo_cap;
wire    layer2_out_V_5_empty_n;
wire   [15:0] layer2_out_V_6_dout;
wire   [1:0] layer2_out_V_6_num_data_valid;
wire   [1:0] layer2_out_V_6_fifo_cap;
wire    layer2_out_V_6_empty_n;
wire   [15:0] layer2_out_V_7_dout;
wire   [1:0] layer2_out_V_7_num_data_valid;
wire   [1:0] layer2_out_V_7_fifo_cap;
wire    layer2_out_V_7_empty_n;
wire   [15:0] layer2_out_V_8_dout;
wire   [1:0] layer2_out_V_8_num_data_valid;
wire   [1:0] layer2_out_V_8_fifo_cap;
wire    layer2_out_V_8_empty_n;
wire   [15:0] layer2_out_V_9_dout;
wire   [1:0] layer2_out_V_9_num_data_valid;
wire   [1:0] layer2_out_V_9_fifo_cap;
wire    layer2_out_V_9_empty_n;
wire   [15:0] layer2_out_V_10_dout;
wire   [1:0] layer2_out_V_10_num_data_valid;
wire   [1:0] layer2_out_V_10_fifo_cap;
wire    layer2_out_V_10_empty_n;
wire   [15:0] layer2_out_V_11_dout;
wire   [1:0] layer2_out_V_11_num_data_valid;
wire   [1:0] layer2_out_V_11_fifo_cap;
wire    layer2_out_V_11_empty_n;
wire   [15:0] layer2_out_V_12_dout;
wire   [1:0] layer2_out_V_12_num_data_valid;
wire   [1:0] layer2_out_V_12_fifo_cap;
wire    layer2_out_V_12_empty_n;
wire   [15:0] layer2_out_V_13_dout;
wire   [1:0] layer2_out_V_13_num_data_valid;
wire   [1:0] layer2_out_V_13_fifo_cap;
wire    layer2_out_V_13_empty_n;
wire   [15:0] layer2_out_V_14_dout;
wire   [1:0] layer2_out_V_14_num_data_valid;
wire   [1:0] layer2_out_V_14_fifo_cap;
wire    layer2_out_V_14_empty_n;
wire   [15:0] layer2_out_V_15_dout;
wire   [1:0] layer2_out_V_15_num_data_valid;
wire   [1:0] layer2_out_V_15_fifo_cap;
wire    layer2_out_V_15_empty_n;
wire   [15:0] layer2_out_V_16_dout;
wire   [1:0] layer2_out_V_16_num_data_valid;
wire   [1:0] layer2_out_V_16_fifo_cap;
wire    layer2_out_V_16_empty_n;
wire   [15:0] layer2_out_V_17_dout;
wire   [1:0] layer2_out_V_17_num_data_valid;
wire   [1:0] layer2_out_V_17_fifo_cap;
wire    layer2_out_V_17_empty_n;
wire   [15:0] layer2_out_V_18_dout;
wire   [1:0] layer2_out_V_18_num_data_valid;
wire   [1:0] layer2_out_V_18_fifo_cap;
wire    layer2_out_V_18_empty_n;
wire   [15:0] layer2_out_V_19_dout;
wire   [1:0] layer2_out_V_19_num_data_valid;
wire   [1:0] layer2_out_V_19_fifo_cap;
wire    layer2_out_V_19_empty_n;
wire   [15:0] layer2_out_V_20_dout;
wire   [1:0] layer2_out_V_20_num_data_valid;
wire   [1:0] layer2_out_V_20_fifo_cap;
wire    layer2_out_V_20_empty_n;
wire   [15:0] layer2_out_V_21_dout;
wire   [1:0] layer2_out_V_21_num_data_valid;
wire   [1:0] layer2_out_V_21_fifo_cap;
wire    layer2_out_V_21_empty_n;
wire   [15:0] layer2_out_V_22_dout;
wire   [1:0] layer2_out_V_22_num_data_valid;
wire   [1:0] layer2_out_V_22_fifo_cap;
wire    layer2_out_V_22_empty_n;
wire   [15:0] layer2_out_V_23_dout;
wire   [1:0] layer2_out_V_23_num_data_valid;
wire   [1:0] layer2_out_V_23_fifo_cap;
wire    layer2_out_V_23_empty_n;
wire   [15:0] layer2_out_V_24_dout;
wire   [1:0] layer2_out_V_24_num_data_valid;
wire   [1:0] layer2_out_V_24_fifo_cap;
wire    layer2_out_V_24_empty_n;
wire   [15:0] layer2_out_V_25_dout;
wire   [1:0] layer2_out_V_25_num_data_valid;
wire   [1:0] layer2_out_V_25_fifo_cap;
wire    layer2_out_V_25_empty_n;
wire   [15:0] layer2_out_V_26_dout;
wire   [1:0] layer2_out_V_26_num_data_valid;
wire   [1:0] layer2_out_V_26_fifo_cap;
wire    layer2_out_V_26_empty_n;
wire   [15:0] layer2_out_V_27_dout;
wire   [1:0] layer2_out_V_27_num_data_valid;
wire   [1:0] layer2_out_V_27_fifo_cap;
wire    layer2_out_V_27_empty_n;
wire   [15:0] layer2_out_V_28_dout;
wire   [1:0] layer2_out_V_28_num_data_valid;
wire   [1:0] layer2_out_V_28_fifo_cap;
wire    layer2_out_V_28_empty_n;
wire   [15:0] layer2_out_V_29_dout;
wire   [1:0] layer2_out_V_29_num_data_valid;
wire   [1:0] layer2_out_V_29_fifo_cap;
wire    layer2_out_V_29_empty_n;
wire   [15:0] layer2_out_V_30_dout;
wire   [1:0] layer2_out_V_30_num_data_valid;
wire   [1:0] layer2_out_V_30_fifo_cap;
wire    layer2_out_V_30_empty_n;
wire   [15:0] layer2_out_V_31_dout;
wire   [1:0] layer2_out_V_31_num_data_valid;
wire   [1:0] layer2_out_V_31_fifo_cap;
wire    layer2_out_V_31_empty_n;
wire   [15:0] layer2_out_V_32_dout;
wire   [1:0] layer2_out_V_32_num_data_valid;
wire   [1:0] layer2_out_V_32_fifo_cap;
wire    layer2_out_V_32_empty_n;
wire   [15:0] layer2_out_V_33_dout;
wire   [1:0] layer2_out_V_33_num_data_valid;
wire   [1:0] layer2_out_V_33_fifo_cap;
wire    layer2_out_V_33_empty_n;
wire   [15:0] layer2_out_V_34_dout;
wire   [1:0] layer2_out_V_34_num_data_valid;
wire   [1:0] layer2_out_V_34_fifo_cap;
wire    layer2_out_V_34_empty_n;
wire   [15:0] layer2_out_V_35_dout;
wire   [1:0] layer2_out_V_35_num_data_valid;
wire   [1:0] layer2_out_V_35_fifo_cap;
wire    layer2_out_V_35_empty_n;
wire   [15:0] layer2_out_V_36_dout;
wire   [1:0] layer2_out_V_36_num_data_valid;
wire   [1:0] layer2_out_V_36_fifo_cap;
wire    layer2_out_V_36_empty_n;
wire   [15:0] layer2_out_V_37_dout;
wire   [1:0] layer2_out_V_37_num_data_valid;
wire   [1:0] layer2_out_V_37_fifo_cap;
wire    layer2_out_V_37_empty_n;
wire   [15:0] layer2_out_V_38_dout;
wire   [1:0] layer2_out_V_38_num_data_valid;
wire   [1:0] layer2_out_V_38_fifo_cap;
wire    layer2_out_V_38_empty_n;
wire   [15:0] layer2_out_V_39_dout;
wire   [1:0] layer2_out_V_39_num_data_valid;
wire   [1:0] layer2_out_V_39_fifo_cap;
wire    layer2_out_V_39_empty_n;
wire   [15:0] layer2_out_V_40_dout;
wire   [1:0] layer2_out_V_40_num_data_valid;
wire   [1:0] layer2_out_V_40_fifo_cap;
wire    layer2_out_V_40_empty_n;
wire   [15:0] layer2_out_V_41_dout;
wire   [1:0] layer2_out_V_41_num_data_valid;
wire   [1:0] layer2_out_V_41_fifo_cap;
wire    layer2_out_V_41_empty_n;
wire   [15:0] layer2_out_V_42_dout;
wire   [1:0] layer2_out_V_42_num_data_valid;
wire   [1:0] layer2_out_V_42_fifo_cap;
wire    layer2_out_V_42_empty_n;
wire   [15:0] layer2_out_V_43_dout;
wire   [1:0] layer2_out_V_43_num_data_valid;
wire   [1:0] layer2_out_V_43_fifo_cap;
wire    layer2_out_V_43_empty_n;
wire   [15:0] layer2_out_V_44_dout;
wire   [1:0] layer2_out_V_44_num_data_valid;
wire   [1:0] layer2_out_V_44_fifo_cap;
wire    layer2_out_V_44_empty_n;
wire   [15:0] layer2_out_V_45_dout;
wire   [1:0] layer2_out_V_45_num_data_valid;
wire   [1:0] layer2_out_V_45_fifo_cap;
wire    layer2_out_V_45_empty_n;
wire   [15:0] layer2_out_V_46_dout;
wire   [1:0] layer2_out_V_46_num_data_valid;
wire   [1:0] layer2_out_V_46_fifo_cap;
wire    layer2_out_V_46_empty_n;
wire   [15:0] layer2_out_V_47_dout;
wire   [1:0] layer2_out_V_47_num_data_valid;
wire   [1:0] layer2_out_V_47_fifo_cap;
wire    layer2_out_V_47_empty_n;
wire   [15:0] layer2_out_V_48_dout;
wire   [1:0] layer2_out_V_48_num_data_valid;
wire   [1:0] layer2_out_V_48_fifo_cap;
wire    layer2_out_V_48_empty_n;
wire   [15:0] layer2_out_V_49_dout;
wire   [1:0] layer2_out_V_49_num_data_valid;
wire   [1:0] layer2_out_V_49_fifo_cap;
wire    layer2_out_V_49_empty_n;
wire   [15:0] layer2_out_V_50_dout;
wire   [1:0] layer2_out_V_50_num_data_valid;
wire   [1:0] layer2_out_V_50_fifo_cap;
wire    layer2_out_V_50_empty_n;
wire   [15:0] layer2_out_V_51_dout;
wire   [1:0] layer2_out_V_51_num_data_valid;
wire   [1:0] layer2_out_V_51_fifo_cap;
wire    layer2_out_V_51_empty_n;
wire   [15:0] layer2_out_V_52_dout;
wire   [1:0] layer2_out_V_52_num_data_valid;
wire   [1:0] layer2_out_V_52_fifo_cap;
wire    layer2_out_V_52_empty_n;
wire   [15:0] layer2_out_V_53_dout;
wire   [1:0] layer2_out_V_53_num_data_valid;
wire   [1:0] layer2_out_V_53_fifo_cap;
wire    layer2_out_V_53_empty_n;
wire   [15:0] layer2_out_V_54_dout;
wire   [1:0] layer2_out_V_54_num_data_valid;
wire   [1:0] layer2_out_V_54_fifo_cap;
wire    layer2_out_V_54_empty_n;
wire   [15:0] layer2_out_V_55_dout;
wire   [1:0] layer2_out_V_55_num_data_valid;
wire   [1:0] layer2_out_V_55_fifo_cap;
wire    layer2_out_V_55_empty_n;
wire   [15:0] layer2_out_V_56_dout;
wire   [1:0] layer2_out_V_56_num_data_valid;
wire   [1:0] layer2_out_V_56_fifo_cap;
wire    layer2_out_V_56_empty_n;
wire   [15:0] layer2_out_V_57_dout;
wire   [1:0] layer2_out_V_57_num_data_valid;
wire   [1:0] layer2_out_V_57_fifo_cap;
wire    layer2_out_V_57_empty_n;
wire   [15:0] layer2_out_V_58_dout;
wire   [1:0] layer2_out_V_58_num_data_valid;
wire   [1:0] layer2_out_V_58_fifo_cap;
wire    layer2_out_V_58_empty_n;
wire   [15:0] layer2_out_V_59_dout;
wire   [1:0] layer2_out_V_59_num_data_valid;
wire   [1:0] layer2_out_V_59_fifo_cap;
wire    layer2_out_V_59_empty_n;
wire   [15:0] layer2_out_V_60_dout;
wire   [1:0] layer2_out_V_60_num_data_valid;
wire   [1:0] layer2_out_V_60_fifo_cap;
wire    layer2_out_V_60_empty_n;
wire   [15:0] layer2_out_V_61_dout;
wire   [1:0] layer2_out_V_61_num_data_valid;
wire   [1:0] layer2_out_V_61_fifo_cap;
wire    layer2_out_V_61_empty_n;
wire   [15:0] layer2_out_V_62_dout;
wire   [1:0] layer2_out_V_62_num_data_valid;
wire   [1:0] layer2_out_V_62_fifo_cap;
wire    layer2_out_V_62_empty_n;
wire   [15:0] layer2_out_V_63_dout;
wire   [1:0] layer2_out_V_63_num_data_valid;
wire   [1:0] layer2_out_V_63_fifo_cap;
wire    layer2_out_V_63_empty_n;
wire   [5:0] layer4_out_V_dout;
wire   [1:0] layer4_out_V_num_data_valid;
wire   [1:0] layer4_out_V_fifo_cap;
wire    layer4_out_V_empty_n;
wire   [5:0] layer4_out_V_1_dout;
wire   [1:0] layer4_out_V_1_num_data_valid;
wire   [1:0] layer4_out_V_1_fifo_cap;
wire    layer4_out_V_1_empty_n;
wire   [5:0] layer4_out_V_2_dout;
wire   [1:0] layer4_out_V_2_num_data_valid;
wire   [1:0] layer4_out_V_2_fifo_cap;
wire    layer4_out_V_2_empty_n;
wire   [5:0] layer4_out_V_3_dout;
wire   [1:0] layer4_out_V_3_num_data_valid;
wire   [1:0] layer4_out_V_3_fifo_cap;
wire    layer4_out_V_3_empty_n;
wire   [5:0] layer4_out_V_4_dout;
wire   [1:0] layer4_out_V_4_num_data_valid;
wire   [1:0] layer4_out_V_4_fifo_cap;
wire    layer4_out_V_4_empty_n;
wire   [5:0] layer4_out_V_5_dout;
wire   [1:0] layer4_out_V_5_num_data_valid;
wire   [1:0] layer4_out_V_5_fifo_cap;
wire    layer4_out_V_5_empty_n;
wire   [5:0] layer4_out_V_6_dout;
wire   [1:0] layer4_out_V_6_num_data_valid;
wire   [1:0] layer4_out_V_6_fifo_cap;
wire    layer4_out_V_6_empty_n;
wire   [5:0] layer4_out_V_7_dout;
wire   [1:0] layer4_out_V_7_num_data_valid;
wire   [1:0] layer4_out_V_7_fifo_cap;
wire    layer4_out_V_7_empty_n;
wire   [5:0] layer4_out_V_8_dout;
wire   [1:0] layer4_out_V_8_num_data_valid;
wire   [1:0] layer4_out_V_8_fifo_cap;
wire    layer4_out_V_8_empty_n;
wire   [5:0] layer4_out_V_9_dout;
wire   [1:0] layer4_out_V_9_num_data_valid;
wire   [1:0] layer4_out_V_9_fifo_cap;
wire    layer4_out_V_9_empty_n;
wire   [5:0] layer4_out_V_10_dout;
wire   [1:0] layer4_out_V_10_num_data_valid;
wire   [1:0] layer4_out_V_10_fifo_cap;
wire    layer4_out_V_10_empty_n;
wire   [5:0] layer4_out_V_11_dout;
wire   [1:0] layer4_out_V_11_num_data_valid;
wire   [1:0] layer4_out_V_11_fifo_cap;
wire    layer4_out_V_11_empty_n;
wire   [5:0] layer4_out_V_12_dout;
wire   [1:0] layer4_out_V_12_num_data_valid;
wire   [1:0] layer4_out_V_12_fifo_cap;
wire    layer4_out_V_12_empty_n;
wire   [5:0] layer4_out_V_13_dout;
wire   [1:0] layer4_out_V_13_num_data_valid;
wire   [1:0] layer4_out_V_13_fifo_cap;
wire    layer4_out_V_13_empty_n;
wire   [5:0] layer4_out_V_14_dout;
wire   [1:0] layer4_out_V_14_num_data_valid;
wire   [1:0] layer4_out_V_14_fifo_cap;
wire    layer4_out_V_14_empty_n;
wire   [5:0] layer4_out_V_15_dout;
wire   [1:0] layer4_out_V_15_num_data_valid;
wire   [1:0] layer4_out_V_15_fifo_cap;
wire    layer4_out_V_15_empty_n;
wire   [5:0] layer4_out_V_16_dout;
wire   [1:0] layer4_out_V_16_num_data_valid;
wire   [1:0] layer4_out_V_16_fifo_cap;
wire    layer4_out_V_16_empty_n;
wire   [5:0] layer4_out_V_17_dout;
wire   [1:0] layer4_out_V_17_num_data_valid;
wire   [1:0] layer4_out_V_17_fifo_cap;
wire    layer4_out_V_17_empty_n;
wire   [5:0] layer4_out_V_18_dout;
wire   [1:0] layer4_out_V_18_num_data_valid;
wire   [1:0] layer4_out_V_18_fifo_cap;
wire    layer4_out_V_18_empty_n;
wire   [5:0] layer4_out_V_19_dout;
wire   [1:0] layer4_out_V_19_num_data_valid;
wire   [1:0] layer4_out_V_19_fifo_cap;
wire    layer4_out_V_19_empty_n;
wire   [5:0] layer4_out_V_20_dout;
wire   [1:0] layer4_out_V_20_num_data_valid;
wire   [1:0] layer4_out_V_20_fifo_cap;
wire    layer4_out_V_20_empty_n;
wire   [5:0] layer4_out_V_21_dout;
wire   [1:0] layer4_out_V_21_num_data_valid;
wire   [1:0] layer4_out_V_21_fifo_cap;
wire    layer4_out_V_21_empty_n;
wire   [5:0] layer4_out_V_22_dout;
wire   [1:0] layer4_out_V_22_num_data_valid;
wire   [1:0] layer4_out_V_22_fifo_cap;
wire    layer4_out_V_22_empty_n;
wire   [5:0] layer4_out_V_23_dout;
wire   [1:0] layer4_out_V_23_num_data_valid;
wire   [1:0] layer4_out_V_23_fifo_cap;
wire    layer4_out_V_23_empty_n;
wire   [5:0] layer4_out_V_24_dout;
wire   [1:0] layer4_out_V_24_num_data_valid;
wire   [1:0] layer4_out_V_24_fifo_cap;
wire    layer4_out_V_24_empty_n;
wire   [5:0] layer4_out_V_25_dout;
wire   [1:0] layer4_out_V_25_num_data_valid;
wire   [1:0] layer4_out_V_25_fifo_cap;
wire    layer4_out_V_25_empty_n;
wire   [5:0] layer4_out_V_26_dout;
wire   [1:0] layer4_out_V_26_num_data_valid;
wire   [1:0] layer4_out_V_26_fifo_cap;
wire    layer4_out_V_26_empty_n;
wire   [5:0] layer4_out_V_27_dout;
wire   [1:0] layer4_out_V_27_num_data_valid;
wire   [1:0] layer4_out_V_27_fifo_cap;
wire    layer4_out_V_27_empty_n;
wire   [5:0] layer4_out_V_28_dout;
wire   [1:0] layer4_out_V_28_num_data_valid;
wire   [1:0] layer4_out_V_28_fifo_cap;
wire    layer4_out_V_28_empty_n;
wire   [5:0] layer4_out_V_29_dout;
wire   [1:0] layer4_out_V_29_num_data_valid;
wire   [1:0] layer4_out_V_29_fifo_cap;
wire    layer4_out_V_29_empty_n;
wire   [5:0] layer4_out_V_30_dout;
wire   [1:0] layer4_out_V_30_num_data_valid;
wire   [1:0] layer4_out_V_30_fifo_cap;
wire    layer4_out_V_30_empty_n;
wire   [5:0] layer4_out_V_31_dout;
wire   [1:0] layer4_out_V_31_num_data_valid;
wire   [1:0] layer4_out_V_31_fifo_cap;
wire    layer4_out_V_31_empty_n;
wire   [5:0] layer4_out_V_32_dout;
wire   [1:0] layer4_out_V_32_num_data_valid;
wire   [1:0] layer4_out_V_32_fifo_cap;
wire    layer4_out_V_32_empty_n;
wire   [5:0] layer4_out_V_33_dout;
wire   [1:0] layer4_out_V_33_num_data_valid;
wire   [1:0] layer4_out_V_33_fifo_cap;
wire    layer4_out_V_33_empty_n;
wire   [5:0] layer4_out_V_34_dout;
wire   [1:0] layer4_out_V_34_num_data_valid;
wire   [1:0] layer4_out_V_34_fifo_cap;
wire    layer4_out_V_34_empty_n;
wire   [5:0] layer4_out_V_35_dout;
wire   [1:0] layer4_out_V_35_num_data_valid;
wire   [1:0] layer4_out_V_35_fifo_cap;
wire    layer4_out_V_35_empty_n;
wire   [5:0] layer4_out_V_36_dout;
wire   [1:0] layer4_out_V_36_num_data_valid;
wire   [1:0] layer4_out_V_36_fifo_cap;
wire    layer4_out_V_36_empty_n;
wire   [5:0] layer4_out_V_37_dout;
wire   [1:0] layer4_out_V_37_num_data_valid;
wire   [1:0] layer4_out_V_37_fifo_cap;
wire    layer4_out_V_37_empty_n;
wire   [5:0] layer4_out_V_38_dout;
wire   [1:0] layer4_out_V_38_num_data_valid;
wire   [1:0] layer4_out_V_38_fifo_cap;
wire    layer4_out_V_38_empty_n;
wire   [5:0] layer4_out_V_39_dout;
wire   [1:0] layer4_out_V_39_num_data_valid;
wire   [1:0] layer4_out_V_39_fifo_cap;
wire    layer4_out_V_39_empty_n;
wire   [5:0] layer4_out_V_40_dout;
wire   [1:0] layer4_out_V_40_num_data_valid;
wire   [1:0] layer4_out_V_40_fifo_cap;
wire    layer4_out_V_40_empty_n;
wire   [5:0] layer4_out_V_41_dout;
wire   [1:0] layer4_out_V_41_num_data_valid;
wire   [1:0] layer4_out_V_41_fifo_cap;
wire    layer4_out_V_41_empty_n;
wire   [5:0] layer4_out_V_42_dout;
wire   [1:0] layer4_out_V_42_num_data_valid;
wire   [1:0] layer4_out_V_42_fifo_cap;
wire    layer4_out_V_42_empty_n;
wire   [5:0] layer4_out_V_43_dout;
wire   [1:0] layer4_out_V_43_num_data_valid;
wire   [1:0] layer4_out_V_43_fifo_cap;
wire    layer4_out_V_43_empty_n;
wire   [5:0] layer4_out_V_44_dout;
wire   [1:0] layer4_out_V_44_num_data_valid;
wire   [1:0] layer4_out_V_44_fifo_cap;
wire    layer4_out_V_44_empty_n;
wire   [5:0] layer4_out_V_45_dout;
wire   [1:0] layer4_out_V_45_num_data_valid;
wire   [1:0] layer4_out_V_45_fifo_cap;
wire    layer4_out_V_45_empty_n;
wire   [5:0] layer4_out_V_46_dout;
wire   [1:0] layer4_out_V_46_num_data_valid;
wire   [1:0] layer4_out_V_46_fifo_cap;
wire    layer4_out_V_46_empty_n;
wire   [5:0] layer4_out_V_47_dout;
wire   [1:0] layer4_out_V_47_num_data_valid;
wire   [1:0] layer4_out_V_47_fifo_cap;
wire    layer4_out_V_47_empty_n;
wire   [5:0] layer4_out_V_48_dout;
wire   [1:0] layer4_out_V_48_num_data_valid;
wire   [1:0] layer4_out_V_48_fifo_cap;
wire    layer4_out_V_48_empty_n;
wire   [5:0] layer4_out_V_49_dout;
wire   [1:0] layer4_out_V_49_num_data_valid;
wire   [1:0] layer4_out_V_49_fifo_cap;
wire    layer4_out_V_49_empty_n;
wire   [5:0] layer4_out_V_50_dout;
wire   [1:0] layer4_out_V_50_num_data_valid;
wire   [1:0] layer4_out_V_50_fifo_cap;
wire    layer4_out_V_50_empty_n;
wire   [5:0] layer4_out_V_51_dout;
wire   [1:0] layer4_out_V_51_num_data_valid;
wire   [1:0] layer4_out_V_51_fifo_cap;
wire    layer4_out_V_51_empty_n;
wire   [5:0] layer4_out_V_52_dout;
wire   [1:0] layer4_out_V_52_num_data_valid;
wire   [1:0] layer4_out_V_52_fifo_cap;
wire    layer4_out_V_52_empty_n;
wire   [5:0] layer4_out_V_53_dout;
wire   [1:0] layer4_out_V_53_num_data_valid;
wire   [1:0] layer4_out_V_53_fifo_cap;
wire    layer4_out_V_53_empty_n;
wire   [5:0] layer4_out_V_54_dout;
wire   [1:0] layer4_out_V_54_num_data_valid;
wire   [1:0] layer4_out_V_54_fifo_cap;
wire    layer4_out_V_54_empty_n;
wire   [5:0] layer4_out_V_55_dout;
wire   [1:0] layer4_out_V_55_num_data_valid;
wire   [1:0] layer4_out_V_55_fifo_cap;
wire    layer4_out_V_55_empty_n;
wire   [5:0] layer4_out_V_56_dout;
wire   [1:0] layer4_out_V_56_num_data_valid;
wire   [1:0] layer4_out_V_56_fifo_cap;
wire    layer4_out_V_56_empty_n;
wire   [5:0] layer4_out_V_57_dout;
wire   [1:0] layer4_out_V_57_num_data_valid;
wire   [1:0] layer4_out_V_57_fifo_cap;
wire    layer4_out_V_57_empty_n;
wire   [5:0] layer4_out_V_58_dout;
wire   [1:0] layer4_out_V_58_num_data_valid;
wire   [1:0] layer4_out_V_58_fifo_cap;
wire    layer4_out_V_58_empty_n;
wire   [5:0] layer4_out_V_59_dout;
wire   [1:0] layer4_out_V_59_num_data_valid;
wire   [1:0] layer4_out_V_59_fifo_cap;
wire    layer4_out_V_59_empty_n;
wire   [5:0] layer4_out_V_60_dout;
wire   [1:0] layer4_out_V_60_num_data_valid;
wire   [1:0] layer4_out_V_60_fifo_cap;
wire    layer4_out_V_60_empty_n;
wire   [5:0] layer4_out_V_61_dout;
wire   [1:0] layer4_out_V_61_num_data_valid;
wire   [1:0] layer4_out_V_61_fifo_cap;
wire    layer4_out_V_61_empty_n;
wire   [5:0] layer4_out_V_62_dout;
wire   [1:0] layer4_out_V_62_num_data_valid;
wire   [1:0] layer4_out_V_62_fifo_cap;
wire    layer4_out_V_62_empty_n;
wire   [5:0] layer4_out_V_63_dout;
wire   [1:0] layer4_out_V_63_num_data_valid;
wire   [1:0] layer4_out_V_63_fifo_cap;
wire    layer4_out_V_63_empty_n;
wire   [9:0] layer5_out_V_dout;
wire   [1:0] layer5_out_V_num_data_valid;
wire   [1:0] layer5_out_V_fifo_cap;
wire    layer5_out_V_empty_n;
wire   [9:0] layer5_out_V_1_dout;
wire   [1:0] layer5_out_V_1_num_data_valid;
wire   [1:0] layer5_out_V_1_fifo_cap;
wire    layer5_out_V_1_empty_n;
wire   [9:0] layer5_out_V_2_dout;
wire   [1:0] layer5_out_V_2_num_data_valid;
wire   [1:0] layer5_out_V_2_fifo_cap;
wire    layer5_out_V_2_empty_n;
wire   [9:0] layer5_out_V_3_dout;
wire   [1:0] layer5_out_V_3_num_data_valid;
wire   [1:0] layer5_out_V_3_fifo_cap;
wire    layer5_out_V_3_empty_n;
wire   [9:0] layer5_out_V_4_dout;
wire   [1:0] layer5_out_V_4_num_data_valid;
wire   [1:0] layer5_out_V_4_fifo_cap;
wire    layer5_out_V_4_empty_n;
wire   [9:0] layer5_out_V_5_dout;
wire   [1:0] layer5_out_V_5_num_data_valid;
wire   [1:0] layer5_out_V_5_fifo_cap;
wire    layer5_out_V_5_empty_n;
wire   [9:0] layer5_out_V_6_dout;
wire   [1:0] layer5_out_V_6_num_data_valid;
wire   [1:0] layer5_out_V_6_fifo_cap;
wire    layer5_out_V_6_empty_n;
wire   [9:0] layer5_out_V_7_dout;
wire   [1:0] layer5_out_V_7_num_data_valid;
wire   [1:0] layer5_out_V_7_fifo_cap;
wire    layer5_out_V_7_empty_n;
wire   [9:0] layer5_out_V_8_dout;
wire   [1:0] layer5_out_V_8_num_data_valid;
wire   [1:0] layer5_out_V_8_fifo_cap;
wire    layer5_out_V_8_empty_n;
wire   [9:0] layer5_out_V_9_dout;
wire   [1:0] layer5_out_V_9_num_data_valid;
wire   [1:0] layer5_out_V_9_fifo_cap;
wire    layer5_out_V_9_empty_n;
wire   [9:0] layer5_out_V_10_dout;
wire   [1:0] layer5_out_V_10_num_data_valid;
wire   [1:0] layer5_out_V_10_fifo_cap;
wire    layer5_out_V_10_empty_n;
wire   [9:0] layer5_out_V_11_dout;
wire   [1:0] layer5_out_V_11_num_data_valid;
wire   [1:0] layer5_out_V_11_fifo_cap;
wire    layer5_out_V_11_empty_n;
wire   [9:0] layer5_out_V_12_dout;
wire   [1:0] layer5_out_V_12_num_data_valid;
wire   [1:0] layer5_out_V_12_fifo_cap;
wire    layer5_out_V_12_empty_n;
wire   [9:0] layer5_out_V_13_dout;
wire   [1:0] layer5_out_V_13_num_data_valid;
wire   [1:0] layer5_out_V_13_fifo_cap;
wire    layer5_out_V_13_empty_n;
wire   [9:0] layer5_out_V_14_dout;
wire   [1:0] layer5_out_V_14_num_data_valid;
wire   [1:0] layer5_out_V_14_fifo_cap;
wire    layer5_out_V_14_empty_n;
wire   [9:0] layer5_out_V_15_dout;
wire   [1:0] layer5_out_V_15_num_data_valid;
wire   [1:0] layer5_out_V_15_fifo_cap;
wire    layer5_out_V_15_empty_n;
wire   [9:0] layer5_out_V_16_dout;
wire   [1:0] layer5_out_V_16_num_data_valid;
wire   [1:0] layer5_out_V_16_fifo_cap;
wire    layer5_out_V_16_empty_n;
wire   [9:0] layer5_out_V_17_dout;
wire   [1:0] layer5_out_V_17_num_data_valid;
wire   [1:0] layer5_out_V_17_fifo_cap;
wire    layer5_out_V_17_empty_n;
wire   [9:0] layer5_out_V_18_dout;
wire   [1:0] layer5_out_V_18_num_data_valid;
wire   [1:0] layer5_out_V_18_fifo_cap;
wire    layer5_out_V_18_empty_n;
wire   [9:0] layer5_out_V_19_dout;
wire   [1:0] layer5_out_V_19_num_data_valid;
wire   [1:0] layer5_out_V_19_fifo_cap;
wire    layer5_out_V_19_empty_n;
wire   [9:0] layer5_out_V_20_dout;
wire   [1:0] layer5_out_V_20_num_data_valid;
wire   [1:0] layer5_out_V_20_fifo_cap;
wire    layer5_out_V_20_empty_n;
wire   [9:0] layer5_out_V_21_dout;
wire   [1:0] layer5_out_V_21_num_data_valid;
wire   [1:0] layer5_out_V_21_fifo_cap;
wire    layer5_out_V_21_empty_n;
wire   [9:0] layer5_out_V_22_dout;
wire   [1:0] layer5_out_V_22_num_data_valid;
wire   [1:0] layer5_out_V_22_fifo_cap;
wire    layer5_out_V_22_empty_n;
wire   [9:0] layer5_out_V_23_dout;
wire   [1:0] layer5_out_V_23_num_data_valid;
wire   [1:0] layer5_out_V_23_fifo_cap;
wire    layer5_out_V_23_empty_n;
wire   [9:0] layer5_out_V_24_dout;
wire   [1:0] layer5_out_V_24_num_data_valid;
wire   [1:0] layer5_out_V_24_fifo_cap;
wire    layer5_out_V_24_empty_n;
wire   [9:0] layer5_out_V_25_dout;
wire   [1:0] layer5_out_V_25_num_data_valid;
wire   [1:0] layer5_out_V_25_fifo_cap;
wire    layer5_out_V_25_empty_n;
wire   [9:0] layer5_out_V_26_dout;
wire   [1:0] layer5_out_V_26_num_data_valid;
wire   [1:0] layer5_out_V_26_fifo_cap;
wire    layer5_out_V_26_empty_n;
wire   [9:0] layer5_out_V_27_dout;
wire   [1:0] layer5_out_V_27_num_data_valid;
wire   [1:0] layer5_out_V_27_fifo_cap;
wire    layer5_out_V_27_empty_n;
wire   [9:0] layer5_out_V_28_dout;
wire   [1:0] layer5_out_V_28_num_data_valid;
wire   [1:0] layer5_out_V_28_fifo_cap;
wire    layer5_out_V_28_empty_n;
wire   [9:0] layer5_out_V_29_dout;
wire   [1:0] layer5_out_V_29_num_data_valid;
wire   [1:0] layer5_out_V_29_fifo_cap;
wire    layer5_out_V_29_empty_n;
wire   [9:0] layer5_out_V_30_dout;
wire   [1:0] layer5_out_V_30_num_data_valid;
wire   [1:0] layer5_out_V_30_fifo_cap;
wire    layer5_out_V_30_empty_n;
wire   [9:0] layer5_out_V_31_dout;
wire   [1:0] layer5_out_V_31_num_data_valid;
wire   [1:0] layer5_out_V_31_fifo_cap;
wire    layer5_out_V_31_empty_n;
wire   [15:0] layer6_out_V_dout;
wire   [1:0] layer6_out_V_num_data_valid;
wire   [1:0] layer6_out_V_fifo_cap;
wire    layer6_out_V_empty_n;
wire   [15:0] layer6_out_V_1_dout;
wire   [1:0] layer6_out_V_1_num_data_valid;
wire   [1:0] layer6_out_V_1_fifo_cap;
wire    layer6_out_V_1_empty_n;
wire   [15:0] layer6_out_V_2_dout;
wire   [1:0] layer6_out_V_2_num_data_valid;
wire   [1:0] layer6_out_V_2_fifo_cap;
wire    layer6_out_V_2_empty_n;
wire   [15:0] layer6_out_V_3_dout;
wire   [1:0] layer6_out_V_3_num_data_valid;
wire   [1:0] layer6_out_V_3_fifo_cap;
wire    layer6_out_V_3_empty_n;
wire   [15:0] layer6_out_V_4_dout;
wire   [1:0] layer6_out_V_4_num_data_valid;
wire   [1:0] layer6_out_V_4_fifo_cap;
wire    layer6_out_V_4_empty_n;
wire   [15:0] layer6_out_V_5_dout;
wire   [1:0] layer6_out_V_5_num_data_valid;
wire   [1:0] layer6_out_V_5_fifo_cap;
wire    layer6_out_V_5_empty_n;
wire   [15:0] layer6_out_V_6_dout;
wire   [1:0] layer6_out_V_6_num_data_valid;
wire   [1:0] layer6_out_V_6_fifo_cap;
wire    layer6_out_V_6_empty_n;
wire   [15:0] layer6_out_V_7_dout;
wire   [1:0] layer6_out_V_7_num_data_valid;
wire   [1:0] layer6_out_V_7_fifo_cap;
wire    layer6_out_V_7_empty_n;
wire   [15:0] layer6_out_V_8_dout;
wire   [1:0] layer6_out_V_8_num_data_valid;
wire   [1:0] layer6_out_V_8_fifo_cap;
wire    layer6_out_V_8_empty_n;
wire   [15:0] layer6_out_V_9_dout;
wire   [1:0] layer6_out_V_9_num_data_valid;
wire   [1:0] layer6_out_V_9_fifo_cap;
wire    layer6_out_V_9_empty_n;
wire   [15:0] layer6_out_V_10_dout;
wire   [1:0] layer6_out_V_10_num_data_valid;
wire   [1:0] layer6_out_V_10_fifo_cap;
wire    layer6_out_V_10_empty_n;
wire   [15:0] layer6_out_V_11_dout;
wire   [1:0] layer6_out_V_11_num_data_valid;
wire   [1:0] layer6_out_V_11_fifo_cap;
wire    layer6_out_V_11_empty_n;
wire   [15:0] layer6_out_V_12_dout;
wire   [1:0] layer6_out_V_12_num_data_valid;
wire   [1:0] layer6_out_V_12_fifo_cap;
wire    layer6_out_V_12_empty_n;
wire   [15:0] layer6_out_V_13_dout;
wire   [1:0] layer6_out_V_13_num_data_valid;
wire   [1:0] layer6_out_V_13_fifo_cap;
wire    layer6_out_V_13_empty_n;
wire   [15:0] layer6_out_V_14_dout;
wire   [1:0] layer6_out_V_14_num_data_valid;
wire   [1:0] layer6_out_V_14_fifo_cap;
wire    layer6_out_V_14_empty_n;
wire   [15:0] layer6_out_V_15_dout;
wire   [1:0] layer6_out_V_15_num_data_valid;
wire   [1:0] layer6_out_V_15_fifo_cap;
wire    layer6_out_V_15_empty_n;
wire   [15:0] layer6_out_V_16_dout;
wire   [1:0] layer6_out_V_16_num_data_valid;
wire   [1:0] layer6_out_V_16_fifo_cap;
wire    layer6_out_V_16_empty_n;
wire   [15:0] layer6_out_V_17_dout;
wire   [1:0] layer6_out_V_17_num_data_valid;
wire   [1:0] layer6_out_V_17_fifo_cap;
wire    layer6_out_V_17_empty_n;
wire   [15:0] layer6_out_V_18_dout;
wire   [1:0] layer6_out_V_18_num_data_valid;
wire   [1:0] layer6_out_V_18_fifo_cap;
wire    layer6_out_V_18_empty_n;
wire   [15:0] layer6_out_V_19_dout;
wire   [1:0] layer6_out_V_19_num_data_valid;
wire   [1:0] layer6_out_V_19_fifo_cap;
wire    layer6_out_V_19_empty_n;
wire   [15:0] layer6_out_V_20_dout;
wire   [1:0] layer6_out_V_20_num_data_valid;
wire   [1:0] layer6_out_V_20_fifo_cap;
wire    layer6_out_V_20_empty_n;
wire   [15:0] layer6_out_V_21_dout;
wire   [1:0] layer6_out_V_21_num_data_valid;
wire   [1:0] layer6_out_V_21_fifo_cap;
wire    layer6_out_V_21_empty_n;
wire   [15:0] layer6_out_V_22_dout;
wire   [1:0] layer6_out_V_22_num_data_valid;
wire   [1:0] layer6_out_V_22_fifo_cap;
wire    layer6_out_V_22_empty_n;
wire   [15:0] layer6_out_V_23_dout;
wire   [1:0] layer6_out_V_23_num_data_valid;
wire   [1:0] layer6_out_V_23_fifo_cap;
wire    layer6_out_V_23_empty_n;
wire   [15:0] layer6_out_V_24_dout;
wire   [1:0] layer6_out_V_24_num_data_valid;
wire   [1:0] layer6_out_V_24_fifo_cap;
wire    layer6_out_V_24_empty_n;
wire   [15:0] layer6_out_V_25_dout;
wire   [1:0] layer6_out_V_25_num_data_valid;
wire   [1:0] layer6_out_V_25_fifo_cap;
wire    layer6_out_V_25_empty_n;
wire   [15:0] layer6_out_V_26_dout;
wire   [1:0] layer6_out_V_26_num_data_valid;
wire   [1:0] layer6_out_V_26_fifo_cap;
wire    layer6_out_V_26_empty_n;
wire   [15:0] layer6_out_V_27_dout;
wire   [1:0] layer6_out_V_27_num_data_valid;
wire   [1:0] layer6_out_V_27_fifo_cap;
wire    layer6_out_V_27_empty_n;
wire   [15:0] layer6_out_V_28_dout;
wire   [1:0] layer6_out_V_28_num_data_valid;
wire   [1:0] layer6_out_V_28_fifo_cap;
wire    layer6_out_V_28_empty_n;
wire   [15:0] layer6_out_V_29_dout;
wire   [1:0] layer6_out_V_29_num_data_valid;
wire   [1:0] layer6_out_V_29_fifo_cap;
wire    layer6_out_V_29_empty_n;
wire   [15:0] layer6_out_V_30_dout;
wire   [1:0] layer6_out_V_30_num_data_valid;
wire   [1:0] layer6_out_V_30_fifo_cap;
wire    layer6_out_V_30_empty_n;
wire   [15:0] layer6_out_V_31_dout;
wire   [1:0] layer6_out_V_31_num_data_valid;
wire   [1:0] layer6_out_V_31_fifo_cap;
wire    layer6_out_V_31_empty_n;
wire   [5:0] layer8_out_V_dout;
wire   [1:0] layer8_out_V_num_data_valid;
wire   [1:0] layer8_out_V_fifo_cap;
wire    layer8_out_V_empty_n;
wire   [5:0] layer8_out_V_1_dout;
wire   [1:0] layer8_out_V_1_num_data_valid;
wire   [1:0] layer8_out_V_1_fifo_cap;
wire    layer8_out_V_1_empty_n;
wire   [5:0] layer8_out_V_2_dout;
wire   [1:0] layer8_out_V_2_num_data_valid;
wire   [1:0] layer8_out_V_2_fifo_cap;
wire    layer8_out_V_2_empty_n;
wire   [5:0] layer8_out_V_3_dout;
wire   [1:0] layer8_out_V_3_num_data_valid;
wire   [1:0] layer8_out_V_3_fifo_cap;
wire    layer8_out_V_3_empty_n;
wire   [5:0] layer8_out_V_4_dout;
wire   [1:0] layer8_out_V_4_num_data_valid;
wire   [1:0] layer8_out_V_4_fifo_cap;
wire    layer8_out_V_4_empty_n;
wire   [5:0] layer8_out_V_5_dout;
wire   [1:0] layer8_out_V_5_num_data_valid;
wire   [1:0] layer8_out_V_5_fifo_cap;
wire    layer8_out_V_5_empty_n;
wire   [5:0] layer8_out_V_6_dout;
wire   [1:0] layer8_out_V_6_num_data_valid;
wire   [1:0] layer8_out_V_6_fifo_cap;
wire    layer8_out_V_6_empty_n;
wire   [5:0] layer8_out_V_7_dout;
wire   [1:0] layer8_out_V_7_num_data_valid;
wire   [1:0] layer8_out_V_7_fifo_cap;
wire    layer8_out_V_7_empty_n;
wire   [5:0] layer8_out_V_8_dout;
wire   [1:0] layer8_out_V_8_num_data_valid;
wire   [1:0] layer8_out_V_8_fifo_cap;
wire    layer8_out_V_8_empty_n;
wire   [5:0] layer8_out_V_9_dout;
wire   [1:0] layer8_out_V_9_num_data_valid;
wire   [1:0] layer8_out_V_9_fifo_cap;
wire    layer8_out_V_9_empty_n;
wire   [5:0] layer8_out_V_10_dout;
wire   [1:0] layer8_out_V_10_num_data_valid;
wire   [1:0] layer8_out_V_10_fifo_cap;
wire    layer8_out_V_10_empty_n;
wire   [5:0] layer8_out_V_11_dout;
wire   [1:0] layer8_out_V_11_num_data_valid;
wire   [1:0] layer8_out_V_11_fifo_cap;
wire    layer8_out_V_11_empty_n;
wire   [5:0] layer8_out_V_12_dout;
wire   [1:0] layer8_out_V_12_num_data_valid;
wire   [1:0] layer8_out_V_12_fifo_cap;
wire    layer8_out_V_12_empty_n;
wire   [5:0] layer8_out_V_13_dout;
wire   [1:0] layer8_out_V_13_num_data_valid;
wire   [1:0] layer8_out_V_13_fifo_cap;
wire    layer8_out_V_13_empty_n;
wire   [5:0] layer8_out_V_14_dout;
wire   [1:0] layer8_out_V_14_num_data_valid;
wire   [1:0] layer8_out_V_14_fifo_cap;
wire    layer8_out_V_14_empty_n;
wire   [5:0] layer8_out_V_15_dout;
wire   [1:0] layer8_out_V_15_num_data_valid;
wire   [1:0] layer8_out_V_15_fifo_cap;
wire    layer8_out_V_15_empty_n;
wire   [5:0] layer8_out_V_16_dout;
wire   [1:0] layer8_out_V_16_num_data_valid;
wire   [1:0] layer8_out_V_16_fifo_cap;
wire    layer8_out_V_16_empty_n;
wire   [5:0] layer8_out_V_17_dout;
wire   [1:0] layer8_out_V_17_num_data_valid;
wire   [1:0] layer8_out_V_17_fifo_cap;
wire    layer8_out_V_17_empty_n;
wire   [5:0] layer8_out_V_18_dout;
wire   [1:0] layer8_out_V_18_num_data_valid;
wire   [1:0] layer8_out_V_18_fifo_cap;
wire    layer8_out_V_18_empty_n;
wire   [5:0] layer8_out_V_19_dout;
wire   [1:0] layer8_out_V_19_num_data_valid;
wire   [1:0] layer8_out_V_19_fifo_cap;
wire    layer8_out_V_19_empty_n;
wire   [5:0] layer8_out_V_20_dout;
wire   [1:0] layer8_out_V_20_num_data_valid;
wire   [1:0] layer8_out_V_20_fifo_cap;
wire    layer8_out_V_20_empty_n;
wire   [5:0] layer8_out_V_21_dout;
wire   [1:0] layer8_out_V_21_num_data_valid;
wire   [1:0] layer8_out_V_21_fifo_cap;
wire    layer8_out_V_21_empty_n;
wire   [5:0] layer8_out_V_22_dout;
wire   [1:0] layer8_out_V_22_num_data_valid;
wire   [1:0] layer8_out_V_22_fifo_cap;
wire    layer8_out_V_22_empty_n;
wire   [5:0] layer8_out_V_23_dout;
wire   [1:0] layer8_out_V_23_num_data_valid;
wire   [1:0] layer8_out_V_23_fifo_cap;
wire    layer8_out_V_23_empty_n;
wire   [5:0] layer8_out_V_24_dout;
wire   [1:0] layer8_out_V_24_num_data_valid;
wire   [1:0] layer8_out_V_24_fifo_cap;
wire    layer8_out_V_24_empty_n;
wire   [5:0] layer8_out_V_25_dout;
wire   [1:0] layer8_out_V_25_num_data_valid;
wire   [1:0] layer8_out_V_25_fifo_cap;
wire    layer8_out_V_25_empty_n;
wire   [5:0] layer8_out_V_26_dout;
wire   [1:0] layer8_out_V_26_num_data_valid;
wire   [1:0] layer8_out_V_26_fifo_cap;
wire    layer8_out_V_26_empty_n;
wire   [5:0] layer8_out_V_27_dout;
wire   [1:0] layer8_out_V_27_num_data_valid;
wire   [1:0] layer8_out_V_27_fifo_cap;
wire    layer8_out_V_27_empty_n;
wire   [5:0] layer8_out_V_28_dout;
wire   [1:0] layer8_out_V_28_num_data_valid;
wire   [1:0] layer8_out_V_28_fifo_cap;
wire    layer8_out_V_28_empty_n;
wire   [5:0] layer8_out_V_29_dout;
wire   [1:0] layer8_out_V_29_num_data_valid;
wire   [1:0] layer8_out_V_29_fifo_cap;
wire    layer8_out_V_29_empty_n;
wire   [5:0] layer8_out_V_30_dout;
wire   [1:0] layer8_out_V_30_num_data_valid;
wire   [1:0] layer8_out_V_30_fifo_cap;
wire    layer8_out_V_30_empty_n;
wire   [5:0] layer8_out_V_31_dout;
wire   [1:0] layer8_out_V_31_num_data_valid;
wire   [1:0] layer8_out_V_31_fifo_cap;
wire    layer8_out_V_31_empty_n;
wire   [9:0] layer9_out_V_dout;
wire   [1:0] layer9_out_V_num_data_valid;
wire   [1:0] layer9_out_V_fifo_cap;
wire    layer9_out_V_empty_n;
wire   [9:0] layer9_out_V_1_dout;
wire   [1:0] layer9_out_V_1_num_data_valid;
wire   [1:0] layer9_out_V_1_fifo_cap;
wire    layer9_out_V_1_empty_n;
wire   [9:0] layer9_out_V_2_dout;
wire   [1:0] layer9_out_V_2_num_data_valid;
wire   [1:0] layer9_out_V_2_fifo_cap;
wire    layer9_out_V_2_empty_n;
wire   [9:0] layer9_out_V_3_dout;
wire   [1:0] layer9_out_V_3_num_data_valid;
wire   [1:0] layer9_out_V_3_fifo_cap;
wire    layer9_out_V_3_empty_n;
wire   [9:0] layer9_out_V_4_dout;
wire   [1:0] layer9_out_V_4_num_data_valid;
wire   [1:0] layer9_out_V_4_fifo_cap;
wire    layer9_out_V_4_empty_n;
wire   [9:0] layer9_out_V_5_dout;
wire   [1:0] layer9_out_V_5_num_data_valid;
wire   [1:0] layer9_out_V_5_fifo_cap;
wire    layer9_out_V_5_empty_n;
wire   [9:0] layer9_out_V_6_dout;
wire   [1:0] layer9_out_V_6_num_data_valid;
wire   [1:0] layer9_out_V_6_fifo_cap;
wire    layer9_out_V_6_empty_n;
wire   [9:0] layer9_out_V_7_dout;
wire   [1:0] layer9_out_V_7_num_data_valid;
wire   [1:0] layer9_out_V_7_fifo_cap;
wire    layer9_out_V_7_empty_n;
wire   [9:0] layer9_out_V_8_dout;
wire   [1:0] layer9_out_V_8_num_data_valid;
wire   [1:0] layer9_out_V_8_fifo_cap;
wire    layer9_out_V_8_empty_n;
wire   [9:0] layer9_out_V_9_dout;
wire   [1:0] layer9_out_V_9_num_data_valid;
wire   [1:0] layer9_out_V_9_fifo_cap;
wire    layer9_out_V_9_empty_n;
wire   [9:0] layer9_out_V_10_dout;
wire   [1:0] layer9_out_V_10_num_data_valid;
wire   [1:0] layer9_out_V_10_fifo_cap;
wire    layer9_out_V_10_empty_n;
wire   [9:0] layer9_out_V_11_dout;
wire   [1:0] layer9_out_V_11_num_data_valid;
wire   [1:0] layer9_out_V_11_fifo_cap;
wire    layer9_out_V_11_empty_n;
wire   [9:0] layer9_out_V_12_dout;
wire   [1:0] layer9_out_V_12_num_data_valid;
wire   [1:0] layer9_out_V_12_fifo_cap;
wire    layer9_out_V_12_empty_n;
wire   [9:0] layer9_out_V_13_dout;
wire   [1:0] layer9_out_V_13_num_data_valid;
wire   [1:0] layer9_out_V_13_fifo_cap;
wire    layer9_out_V_13_empty_n;
wire   [9:0] layer9_out_V_14_dout;
wire   [1:0] layer9_out_V_14_num_data_valid;
wire   [1:0] layer9_out_V_14_fifo_cap;
wire    layer9_out_V_14_empty_n;
wire   [9:0] layer9_out_V_15_dout;
wire   [1:0] layer9_out_V_15_num_data_valid;
wire   [1:0] layer9_out_V_15_fifo_cap;
wire    layer9_out_V_15_empty_n;
wire   [15:0] layer10_out_V_dout;
wire   [1:0] layer10_out_V_num_data_valid;
wire   [1:0] layer10_out_V_fifo_cap;
wire    layer10_out_V_empty_n;
wire   [15:0] layer10_out_V_1_dout;
wire   [1:0] layer10_out_V_1_num_data_valid;
wire   [1:0] layer10_out_V_1_fifo_cap;
wire    layer10_out_V_1_empty_n;
wire   [15:0] layer10_out_V_2_dout;
wire   [1:0] layer10_out_V_2_num_data_valid;
wire   [1:0] layer10_out_V_2_fifo_cap;
wire    layer10_out_V_2_empty_n;
wire   [15:0] layer10_out_V_3_dout;
wire   [1:0] layer10_out_V_3_num_data_valid;
wire   [1:0] layer10_out_V_3_fifo_cap;
wire    layer10_out_V_3_empty_n;
wire   [15:0] layer10_out_V_4_dout;
wire   [1:0] layer10_out_V_4_num_data_valid;
wire   [1:0] layer10_out_V_4_fifo_cap;
wire    layer10_out_V_4_empty_n;
wire   [15:0] layer10_out_V_5_dout;
wire   [1:0] layer10_out_V_5_num_data_valid;
wire   [1:0] layer10_out_V_5_fifo_cap;
wire    layer10_out_V_5_empty_n;
wire   [15:0] layer10_out_V_6_dout;
wire   [1:0] layer10_out_V_6_num_data_valid;
wire   [1:0] layer10_out_V_6_fifo_cap;
wire    layer10_out_V_6_empty_n;
wire   [15:0] layer10_out_V_7_dout;
wire   [1:0] layer10_out_V_7_num_data_valid;
wire   [1:0] layer10_out_V_7_fifo_cap;
wire    layer10_out_V_7_empty_n;
wire   [15:0] layer10_out_V_8_dout;
wire   [1:0] layer10_out_V_8_num_data_valid;
wire   [1:0] layer10_out_V_8_fifo_cap;
wire    layer10_out_V_8_empty_n;
wire   [15:0] layer10_out_V_9_dout;
wire   [1:0] layer10_out_V_9_num_data_valid;
wire   [1:0] layer10_out_V_9_fifo_cap;
wire    layer10_out_V_9_empty_n;
wire   [15:0] layer10_out_V_10_dout;
wire   [1:0] layer10_out_V_10_num_data_valid;
wire   [1:0] layer10_out_V_10_fifo_cap;
wire    layer10_out_V_10_empty_n;
wire   [15:0] layer10_out_V_11_dout;
wire   [1:0] layer10_out_V_11_num_data_valid;
wire   [1:0] layer10_out_V_11_fifo_cap;
wire    layer10_out_V_11_empty_n;
wire   [15:0] layer10_out_V_12_dout;
wire   [1:0] layer10_out_V_12_num_data_valid;
wire   [1:0] layer10_out_V_12_fifo_cap;
wire    layer10_out_V_12_empty_n;
wire   [15:0] layer10_out_V_13_dout;
wire   [1:0] layer10_out_V_13_num_data_valid;
wire   [1:0] layer10_out_V_13_fifo_cap;
wire    layer10_out_V_13_empty_n;
wire   [15:0] layer10_out_V_14_dout;
wire   [1:0] layer10_out_V_14_num_data_valid;
wire   [1:0] layer10_out_V_14_fifo_cap;
wire    layer10_out_V_14_empty_n;
wire   [15:0] layer10_out_V_15_dout;
wire   [1:0] layer10_out_V_15_num_data_valid;
wire   [1:0] layer10_out_V_15_fifo_cap;
wire    layer10_out_V_15_empty_n;
wire   [15:0] layer10_out_V_16_dout;
wire   [1:0] layer10_out_V_16_num_data_valid;
wire   [1:0] layer10_out_V_16_fifo_cap;
wire    layer10_out_V_16_empty_n;
wire   [15:0] layer10_out_V_17_dout;
wire   [1:0] layer10_out_V_17_num_data_valid;
wire   [1:0] layer10_out_V_17_fifo_cap;
wire    layer10_out_V_17_empty_n;
wire   [15:0] layer10_out_V_18_dout;
wire   [1:0] layer10_out_V_18_num_data_valid;
wire   [1:0] layer10_out_V_18_fifo_cap;
wire    layer10_out_V_18_empty_n;
wire   [15:0] layer10_out_V_19_dout;
wire   [1:0] layer10_out_V_19_num_data_valid;
wire   [1:0] layer10_out_V_19_fifo_cap;
wire    layer10_out_V_19_empty_n;
wire   [15:0] layer10_out_V_20_dout;
wire   [1:0] layer10_out_V_20_num_data_valid;
wire   [1:0] layer10_out_V_20_fifo_cap;
wire    layer10_out_V_20_empty_n;
wire   [15:0] layer10_out_V_21_dout;
wire   [1:0] layer10_out_V_21_num_data_valid;
wire   [1:0] layer10_out_V_21_fifo_cap;
wire    layer10_out_V_21_empty_n;
wire   [15:0] layer10_out_V_22_dout;
wire   [1:0] layer10_out_V_22_num_data_valid;
wire   [1:0] layer10_out_V_22_fifo_cap;
wire    layer10_out_V_22_empty_n;
wire   [15:0] layer10_out_V_23_dout;
wire   [1:0] layer10_out_V_23_num_data_valid;
wire   [1:0] layer10_out_V_23_fifo_cap;
wire    layer10_out_V_23_empty_n;
wire   [5:0] layer12_out_V_dout;
wire   [1:0] layer12_out_V_num_data_valid;
wire   [1:0] layer12_out_V_fifo_cap;
wire    layer12_out_V_empty_n;
wire   [5:0] layer12_out_V_1_dout;
wire   [1:0] layer12_out_V_1_num_data_valid;
wire   [1:0] layer12_out_V_1_fifo_cap;
wire    layer12_out_V_1_empty_n;
wire   [5:0] layer12_out_V_2_dout;
wire   [1:0] layer12_out_V_2_num_data_valid;
wire   [1:0] layer12_out_V_2_fifo_cap;
wire    layer12_out_V_2_empty_n;
wire   [5:0] layer12_out_V_3_dout;
wire   [1:0] layer12_out_V_3_num_data_valid;
wire   [1:0] layer12_out_V_3_fifo_cap;
wire    layer12_out_V_3_empty_n;
wire   [5:0] layer12_out_V_4_dout;
wire   [1:0] layer12_out_V_4_num_data_valid;
wire   [1:0] layer12_out_V_4_fifo_cap;
wire    layer12_out_V_4_empty_n;
wire   [5:0] layer12_out_V_5_dout;
wire   [1:0] layer12_out_V_5_num_data_valid;
wire   [1:0] layer12_out_V_5_fifo_cap;
wire    layer12_out_V_5_empty_n;
wire   [5:0] layer12_out_V_6_dout;
wire   [1:0] layer12_out_V_6_num_data_valid;
wire   [1:0] layer12_out_V_6_fifo_cap;
wire    layer12_out_V_6_empty_n;
wire   [5:0] layer12_out_V_7_dout;
wire   [1:0] layer12_out_V_7_num_data_valid;
wire   [1:0] layer12_out_V_7_fifo_cap;
wire    layer12_out_V_7_empty_n;
wire   [5:0] layer12_out_V_8_dout;
wire   [1:0] layer12_out_V_8_num_data_valid;
wire   [1:0] layer12_out_V_8_fifo_cap;
wire    layer12_out_V_8_empty_n;
wire   [5:0] layer12_out_V_9_dout;
wire   [1:0] layer12_out_V_9_num_data_valid;
wire   [1:0] layer12_out_V_9_fifo_cap;
wire    layer12_out_V_9_empty_n;
wire   [5:0] layer12_out_V_10_dout;
wire   [1:0] layer12_out_V_10_num_data_valid;
wire   [1:0] layer12_out_V_10_fifo_cap;
wire    layer12_out_V_10_empty_n;
wire   [5:0] layer12_out_V_11_dout;
wire   [1:0] layer12_out_V_11_num_data_valid;
wire   [1:0] layer12_out_V_11_fifo_cap;
wire    layer12_out_V_11_empty_n;
wire   [5:0] layer12_out_V_12_dout;
wire   [1:0] layer12_out_V_12_num_data_valid;
wire   [1:0] layer12_out_V_12_fifo_cap;
wire    layer12_out_V_12_empty_n;
wire   [5:0] layer12_out_V_13_dout;
wire   [1:0] layer12_out_V_13_num_data_valid;
wire   [1:0] layer12_out_V_13_fifo_cap;
wire    layer12_out_V_13_empty_n;
wire   [5:0] layer12_out_V_14_dout;
wire   [1:0] layer12_out_V_14_num_data_valid;
wire   [1:0] layer12_out_V_14_fifo_cap;
wire    layer12_out_V_14_empty_n;
wire   [5:0] layer12_out_V_15_dout;
wire   [1:0] layer12_out_V_15_num_data_valid;
wire   [1:0] layer12_out_V_15_fifo_cap;
wire    layer12_out_V_15_empty_n;
wire   [5:0] layer12_out_V_16_dout;
wire   [1:0] layer12_out_V_16_num_data_valid;
wire   [1:0] layer12_out_V_16_fifo_cap;
wire    layer12_out_V_16_empty_n;
wire   [5:0] layer12_out_V_17_dout;
wire   [1:0] layer12_out_V_17_num_data_valid;
wire   [1:0] layer12_out_V_17_fifo_cap;
wire    layer12_out_V_17_empty_n;
wire   [5:0] layer12_out_V_18_dout;
wire   [1:0] layer12_out_V_18_num_data_valid;
wire   [1:0] layer12_out_V_18_fifo_cap;
wire    layer12_out_V_18_empty_n;
wire   [5:0] layer12_out_V_19_dout;
wire   [1:0] layer12_out_V_19_num_data_valid;
wire   [1:0] layer12_out_V_19_fifo_cap;
wire    layer12_out_V_19_empty_n;
wire   [5:0] layer12_out_V_20_dout;
wire   [1:0] layer12_out_V_20_num_data_valid;
wire   [1:0] layer12_out_V_20_fifo_cap;
wire    layer12_out_V_20_empty_n;
wire   [5:0] layer12_out_V_21_dout;
wire   [1:0] layer12_out_V_21_num_data_valid;
wire   [1:0] layer12_out_V_21_fifo_cap;
wire    layer12_out_V_21_empty_n;
wire   [5:0] layer12_out_V_22_dout;
wire   [1:0] layer12_out_V_22_num_data_valid;
wire   [1:0] layer12_out_V_22_fifo_cap;
wire    layer12_out_V_22_empty_n;
wire   [5:0] layer12_out_V_23_dout;
wire   [1:0] layer12_out_V_23_num_data_valid;
wire   [1:0] layer12_out_V_23_fifo_cap;
wire    layer12_out_V_23_empty_n;
wire   [9:0] layer13_out_V_dout;
wire   [1:0] layer13_out_V_num_data_valid;
wire   [1:0] layer13_out_V_fifo_cap;
wire    layer13_out_V_empty_n;
wire   [9:0] layer13_out_V_1_dout;
wire   [1:0] layer13_out_V_1_num_data_valid;
wire   [1:0] layer13_out_V_1_fifo_cap;
wire    layer13_out_V_1_empty_n;
wire   [9:0] layer13_out_V_2_dout;
wire   [1:0] layer13_out_V_2_num_data_valid;
wire   [1:0] layer13_out_V_2_fifo_cap;
wire    layer13_out_V_2_empty_n;
wire   [9:0] layer13_out_V_3_dout;
wire   [1:0] layer13_out_V_3_num_data_valid;
wire   [1:0] layer13_out_V_3_fifo_cap;
wire    layer13_out_V_3_empty_n;
wire   [9:0] layer13_out_V_4_dout;
wire   [1:0] layer13_out_V_4_num_data_valid;
wire   [1:0] layer13_out_V_4_fifo_cap;
wire    layer13_out_V_4_empty_n;
wire   [9:0] layer13_out_V_5_dout;
wire   [1:0] layer13_out_V_5_num_data_valid;
wire   [1:0] layer13_out_V_5_fifo_cap;
wire    layer13_out_V_5_empty_n;
wire   [9:0] layer13_out_V_6_dout;
wire   [1:0] layer13_out_V_6_num_data_valid;
wire   [1:0] layer13_out_V_6_fifo_cap;
wire    layer13_out_V_6_empty_n;
wire   [9:0] layer13_out_V_7_dout;
wire   [1:0] layer13_out_V_7_num_data_valid;
wire   [1:0] layer13_out_V_7_fifo_cap;
wire    layer13_out_V_7_empty_n;
wire   [9:0] layer13_out_V_8_dout;
wire   [1:0] layer13_out_V_8_num_data_valid;
wire   [1:0] layer13_out_V_8_fifo_cap;
wire    layer13_out_V_8_empty_n;
wire   [9:0] layer13_out_V_9_dout;
wire   [1:0] layer13_out_V_9_num_data_valid;
wire   [1:0] layer13_out_V_9_fifo_cap;
wire    layer13_out_V_9_empty_n;
wire   [9:0] layer13_out_V_10_dout;
wire   [1:0] layer13_out_V_10_num_data_valid;
wire   [1:0] layer13_out_V_10_fifo_cap;
wire    layer13_out_V_10_empty_n;
wire   [9:0] layer13_out_V_11_dout;
wire   [1:0] layer13_out_V_11_num_data_valid;
wire   [1:0] layer13_out_V_11_fifo_cap;
wire    layer13_out_V_11_empty_n;
wire   [15:0] layer15_out_V_dout;
wire   [1:0] layer15_out_V_num_data_valid;
wire   [1:0] layer15_out_V_fifo_cap;
wire    layer15_out_V_empty_n;
wire   [15:0] layer15_out_V_1_dout;
wire   [1:0] layer15_out_V_1_num_data_valid;
wire   [1:0] layer15_out_V_1_fifo_cap;
wire    layer15_out_V_1_empty_n;
wire   [15:0] layer15_out_V_2_dout;
wire   [1:0] layer15_out_V_2_num_data_valid;
wire   [1:0] layer15_out_V_2_fifo_cap;
wire    layer15_out_V_2_empty_n;
wire   [15:0] layer15_out_V_3_dout;
wire   [1:0] layer15_out_V_3_num_data_valid;
wire   [1:0] layer15_out_V_3_fifo_cap;
wire    layer15_out_V_3_empty_n;
wire   [15:0] layer15_out_V_4_dout;
wire   [1:0] layer15_out_V_4_num_data_valid;
wire   [1:0] layer15_out_V_4_fifo_cap;
wire    layer15_out_V_4_empty_n;
wire   [15:0] layer15_out_V_5_dout;
wire   [1:0] layer15_out_V_5_num_data_valid;
wire   [1:0] layer15_out_V_5_fifo_cap;
wire    layer15_out_V_5_empty_n;
wire   [15:0] layer15_out_V_6_dout;
wire   [1:0] layer15_out_V_6_num_data_valid;
wire   [1:0] layer15_out_V_6_fifo_cap;
wire    layer15_out_V_6_empty_n;
wire   [15:0] layer15_out_V_7_dout;
wire   [1:0] layer15_out_V_7_num_data_valid;
wire   [1:0] layer15_out_V_7_fifo_cap;
wire    layer15_out_V_7_empty_n;
wire   [15:0] layer15_out_V_8_dout;
wire   [1:0] layer15_out_V_8_num_data_valid;
wire   [1:0] layer15_out_V_8_fifo_cap;
wire    layer15_out_V_8_empty_n;
wire   [15:0] layer15_out_V_9_dout;
wire   [1:0] layer15_out_V_9_num_data_valid;
wire   [1:0] layer15_out_V_9_fifo_cap;
wire    layer15_out_V_9_empty_n;
wire   [15:0] layer17_out_V_dout;
wire   [1:0] layer17_out_V_num_data_valid;
wire   [1:0] layer17_out_V_fifo_cap;
wire    layer17_out_V_empty_n;
wire   [15:0] layer17_out_V_1_dout;
wire   [1:0] layer17_out_V_1_num_data_valid;
wire   [1:0] layer17_out_V_1_fifo_cap;
wire    layer17_out_V_1_empty_n;
wire   [15:0] layer17_out_V_2_dout;
wire   [1:0] layer17_out_V_2_num_data_valid;
wire   [1:0] layer17_out_V_2_fifo_cap;
wire    layer17_out_V_2_empty_n;
wire   [15:0] layer17_out_V_3_dout;
wire   [1:0] layer17_out_V_3_num_data_valid;
wire   [1:0] layer17_out_V_3_fifo_cap;
wire    layer17_out_V_3_empty_n;
wire   [15:0] layer17_out_V_4_dout;
wire   [1:0] layer17_out_V_4_num_data_valid;
wire   [1:0] layer17_out_V_4_fifo_cap;
wire    layer17_out_V_4_empty_n;
wire   [15:0] layer17_out_V_5_dout;
wire   [1:0] layer17_out_V_5_num_data_valid;
wire   [1:0] layer17_out_V_5_fifo_cap;
wire    layer17_out_V_5_empty_n;
wire   [15:0] layer17_out_V_6_dout;
wire   [1:0] layer17_out_V_6_num_data_valid;
wire   [1:0] layer17_out_V_6_fifo_cap;
wire    layer17_out_V_6_empty_n;
wire   [15:0] layer17_out_V_7_dout;
wire   [1:0] layer17_out_V_7_num_data_valid;
wire   [1:0] layer17_out_V_7_fifo_cap;
wire    layer17_out_V_7_empty_n;
wire   [15:0] layer17_out_V_8_dout;
wire   [1:0] layer17_out_V_8_num_data_valid;
wire   [1:0] layer17_out_V_8_fifo_cap;
wire    layer17_out_V_8_empty_n;
wire   [15:0] layer17_out_V_9_dout;
wire   [1:0] layer17_out_V_9_num_data_valid;
wire   [1:0] layer17_out_V_9_fifo_cap;
wire    layer17_out_V_9_empty_n;
wire   [5:0] layer18_out_V_dout;
wire   [1:0] layer18_out_V_num_data_valid;
wire   [1:0] layer18_out_V_fifo_cap;
wire    layer18_out_V_empty_n;
wire   [5:0] layer18_out_V_1_dout;
wire   [1:0] layer18_out_V_1_num_data_valid;
wire   [1:0] layer18_out_V_1_fifo_cap;
wire    layer18_out_V_1_empty_n;
wire   [5:0] layer18_out_V_2_dout;
wire   [1:0] layer18_out_V_2_num_data_valid;
wire   [1:0] layer18_out_V_2_fifo_cap;
wire    layer18_out_V_2_empty_n;
wire   [5:0] layer18_out_V_3_dout;
wire   [1:0] layer18_out_V_3_num_data_valid;
wire   [1:0] layer18_out_V_3_fifo_cap;
wire    layer18_out_V_3_empty_n;
wire   [5:0] layer18_out_V_4_dout;
wire   [1:0] layer18_out_V_4_num_data_valid;
wire   [1:0] layer18_out_V_4_fifo_cap;
wire    layer18_out_V_4_empty_n;
wire   [5:0] layer18_out_V_5_dout;
wire   [1:0] layer18_out_V_5_num_data_valid;
wire   [1:0] layer18_out_V_5_fifo_cap;
wire    layer18_out_V_5_empty_n;
wire   [5:0] layer18_out_V_6_dout;
wire   [1:0] layer18_out_V_6_num_data_valid;
wire   [1:0] layer18_out_V_6_fifo_cap;
wire    layer18_out_V_6_empty_n;
wire   [5:0] layer18_out_V_7_dout;
wire   [1:0] layer18_out_V_7_num_data_valid;
wire   [1:0] layer18_out_V_7_fifo_cap;
wire    layer18_out_V_7_empty_n;
wire   [5:0] layer18_out_V_8_dout;
wire   [1:0] layer18_out_V_8_num_data_valid;
wire   [1:0] layer18_out_V_8_fifo_cap;
wire    layer18_out_V_8_empty_n;
wire   [5:0] layer18_out_V_9_dout;
wire   [1:0] layer18_out_V_9_num_data_valid;
wire   [1:0] layer18_out_V_9_fifo_cap;
wire    layer18_out_V_9_empty_n;
wire   [14:0] layer19_out_V_dout;
wire   [1:0] layer19_out_V_num_data_valid;
wire   [1:0] layer19_out_V_fifo_cap;
wire    layer19_out_V_empty_n;
wire   [14:0] layer19_out_V_1_dout;
wire   [1:0] layer19_out_V_1_num_data_valid;
wire   [1:0] layer19_out_V_1_fifo_cap;
wire    layer19_out_V_1_empty_n;
wire   [14:0] layer19_out_V_2_dout;
wire   [1:0] layer19_out_V_2_num_data_valid;
wire   [1:0] layer19_out_V_2_fifo_cap;
wire    layer19_out_V_2_empty_n;
wire   [14:0] layer19_out_V_3_dout;
wire   [1:0] layer19_out_V_3_num_data_valid;
wire   [1:0] layer19_out_V_3_fifo_cap;
wire    layer19_out_V_3_empty_n;
wire   [14:0] layer19_out_V_4_dout;
wire   [1:0] layer19_out_V_4_num_data_valid;
wire   [1:0] layer19_out_V_4_fifo_cap;
wire    layer19_out_V_4_empty_n;
wire   [14:0] layer19_out_V_5_dout;
wire   [1:0] layer19_out_V_5_num_data_valid;
wire   [1:0] layer19_out_V_5_fifo_cap;
wire    layer19_out_V_5_empty_n;
wire   [14:0] layer19_out_V_6_dout;
wire   [1:0] layer19_out_V_6_num_data_valid;
wire   [1:0] layer19_out_V_6_fifo_cap;
wire    layer19_out_V_6_empty_n;
wire   [14:0] layer19_out_V_7_dout;
wire   [1:0] layer19_out_V_7_num_data_valid;
wire   [1:0] layer19_out_V_7_fifo_cap;
wire    layer19_out_V_7_empty_n;
wire   [14:0] layer19_out_V_8_dout;
wire   [1:0] layer19_out_V_8_num_data_valid;
wire   [1:0] layer19_out_V_8_fifo_cap;
wire    layer19_out_V_8_empty_n;
wire   [14:0] layer19_out_V_9_dout;
wire   [1:0] layer19_out_V_9_num_data_valid;
wire   [1:0] layer19_out_V_9_fifo_cap;
wire    layer19_out_V_9_empty_n;
wire   [14:0] layer19_out_V_10_dout;
wire   [1:0] layer19_out_V_10_num_data_valid;
wire   [1:0] layer19_out_V_10_fifo_cap;
wire    layer19_out_V_10_empty_n;
wire   [14:0] layer19_out_V_11_dout;
wire   [1:0] layer19_out_V_11_num_data_valid;
wire   [1:0] layer19_out_V_11_fifo_cap;
wire    layer19_out_V_11_empty_n;
wire   [14:0] layer19_out_V_12_dout;
wire   [1:0] layer19_out_V_12_num_data_valid;
wire   [1:0] layer19_out_V_12_fifo_cap;
wire    layer19_out_V_12_empty_n;
wire   [14:0] layer19_out_V_13_dout;
wire   [1:0] layer19_out_V_13_num_data_valid;
wire   [1:0] layer19_out_V_13_fifo_cap;
wire    layer19_out_V_13_empty_n;
wire   [14:0] layer19_out_V_14_dout;
wire   [1:0] layer19_out_V_14_num_data_valid;
wire   [1:0] layer19_out_V_14_fifo_cap;
wire    layer19_out_V_14_empty_n;
wire   [14:0] layer19_out_V_15_dout;
wire   [1:0] layer19_out_V_15_num_data_valid;
wire   [1:0] layer19_out_V_15_fifo_cap;
wire    layer19_out_V_15_empty_n;
wire   [15:0] layer21_out_V_dout;
wire   [1:0] layer21_out_V_num_data_valid;
wire   [1:0] layer21_out_V_fifo_cap;
wire    layer21_out_V_empty_n;
wire   [15:0] layer21_out_V_1_dout;
wire   [1:0] layer21_out_V_1_num_data_valid;
wire   [1:0] layer21_out_V_1_fifo_cap;
wire    layer21_out_V_1_empty_n;
wire   [15:0] layer21_out_V_2_dout;
wire   [1:0] layer21_out_V_2_num_data_valid;
wire   [1:0] layer21_out_V_2_fifo_cap;
wire    layer21_out_V_2_empty_n;
wire   [15:0] layer21_out_V_3_dout;
wire   [1:0] layer21_out_V_3_num_data_valid;
wire   [1:0] layer21_out_V_3_fifo_cap;
wire    layer21_out_V_3_empty_n;
wire   [15:0] layer21_out_V_4_dout;
wire   [1:0] layer21_out_V_4_num_data_valid;
wire   [1:0] layer21_out_V_4_fifo_cap;
wire    layer21_out_V_4_empty_n;
wire   [15:0] layer21_out_V_5_dout;
wire   [1:0] layer21_out_V_5_num_data_valid;
wire   [1:0] layer21_out_V_5_fifo_cap;
wire    layer21_out_V_5_empty_n;
wire   [15:0] layer21_out_V_6_dout;
wire   [1:0] layer21_out_V_6_num_data_valid;
wire   [1:0] layer21_out_V_6_fifo_cap;
wire    layer21_out_V_6_empty_n;
wire   [15:0] layer21_out_V_7_dout;
wire   [1:0] layer21_out_V_7_num_data_valid;
wire   [1:0] layer21_out_V_7_fifo_cap;
wire    layer21_out_V_7_empty_n;
wire   [15:0] layer21_out_V_8_dout;
wire   [1:0] layer21_out_V_8_num_data_valid;
wire   [1:0] layer21_out_V_8_fifo_cap;
wire    layer21_out_V_8_empty_n;
wire   [15:0] layer21_out_V_9_dout;
wire   [1:0] layer21_out_V_9_num_data_valid;
wire   [1:0] layer21_out_V_9_fifo_cap;
wire    layer21_out_V_9_empty_n;
wire   [15:0] layer21_out_V_10_dout;
wire   [1:0] layer21_out_V_10_num_data_valid;
wire   [1:0] layer21_out_V_10_fifo_cap;
wire    layer21_out_V_10_empty_n;
wire   [15:0] layer21_out_V_11_dout;
wire   [1:0] layer21_out_V_11_num_data_valid;
wire   [1:0] layer21_out_V_11_fifo_cap;
wire    layer21_out_V_11_empty_n;
wire   [15:0] layer21_out_V_12_dout;
wire   [1:0] layer21_out_V_12_num_data_valid;
wire   [1:0] layer21_out_V_12_fifo_cap;
wire    layer21_out_V_12_empty_n;
wire   [15:0] layer21_out_V_13_dout;
wire   [1:0] layer21_out_V_13_num_data_valid;
wire   [1:0] layer21_out_V_13_fifo_cap;
wire    layer21_out_V_13_empty_n;
wire   [15:0] layer21_out_V_14_dout;
wire   [1:0] layer21_out_V_14_num_data_valid;
wire   [1:0] layer21_out_V_14_fifo_cap;
wire    layer21_out_V_14_empty_n;
wire   [15:0] layer21_out_V_15_dout;
wire   [1:0] layer21_out_V_15_num_data_valid;
wire   [1:0] layer21_out_V_15_fifo_cap;
wire    layer21_out_V_15_empty_n;
wire   [5:0] layer22_out_V_dout;
wire   [1:0] layer22_out_V_num_data_valid;
wire   [1:0] layer22_out_V_fifo_cap;
wire    layer22_out_V_empty_n;
wire   [5:0] layer22_out_V_1_dout;
wire   [1:0] layer22_out_V_1_num_data_valid;
wire   [1:0] layer22_out_V_1_fifo_cap;
wire    layer22_out_V_1_empty_n;
wire   [5:0] layer22_out_V_2_dout;
wire   [1:0] layer22_out_V_2_num_data_valid;
wire   [1:0] layer22_out_V_2_fifo_cap;
wire    layer22_out_V_2_empty_n;
wire   [5:0] layer22_out_V_3_dout;
wire   [1:0] layer22_out_V_3_num_data_valid;
wire   [1:0] layer22_out_V_3_fifo_cap;
wire    layer22_out_V_3_empty_n;
wire   [5:0] layer22_out_V_4_dout;
wire   [1:0] layer22_out_V_4_num_data_valid;
wire   [1:0] layer22_out_V_4_fifo_cap;
wire    layer22_out_V_4_empty_n;
wire   [5:0] layer22_out_V_5_dout;
wire   [1:0] layer22_out_V_5_num_data_valid;
wire   [1:0] layer22_out_V_5_fifo_cap;
wire    layer22_out_V_5_empty_n;
wire   [5:0] layer22_out_V_6_dout;
wire   [1:0] layer22_out_V_6_num_data_valid;
wire   [1:0] layer22_out_V_6_fifo_cap;
wire    layer22_out_V_6_empty_n;
wire   [5:0] layer22_out_V_7_dout;
wire   [1:0] layer22_out_V_7_num_data_valid;
wire   [1:0] layer22_out_V_7_fifo_cap;
wire    layer22_out_V_7_empty_n;
wire   [5:0] layer22_out_V_8_dout;
wire   [1:0] layer22_out_V_8_num_data_valid;
wire   [1:0] layer22_out_V_8_fifo_cap;
wire    layer22_out_V_8_empty_n;
wire   [5:0] layer22_out_V_9_dout;
wire   [1:0] layer22_out_V_9_num_data_valid;
wire   [1:0] layer22_out_V_9_fifo_cap;
wire    layer22_out_V_9_empty_n;
wire   [5:0] layer22_out_V_10_dout;
wire   [1:0] layer22_out_V_10_num_data_valid;
wire   [1:0] layer22_out_V_10_fifo_cap;
wire    layer22_out_V_10_empty_n;
wire   [5:0] layer22_out_V_11_dout;
wire   [1:0] layer22_out_V_11_num_data_valid;
wire   [1:0] layer22_out_V_11_fifo_cap;
wire    layer22_out_V_11_empty_n;
wire   [5:0] layer22_out_V_12_dout;
wire   [1:0] layer22_out_V_12_num_data_valid;
wire   [1:0] layer22_out_V_12_fifo_cap;
wire    layer22_out_V_12_empty_n;
wire   [5:0] layer22_out_V_13_dout;
wire   [1:0] layer22_out_V_13_num_data_valid;
wire   [1:0] layer22_out_V_13_fifo_cap;
wire    layer22_out_V_13_empty_n;
wire   [5:0] layer22_out_V_14_dout;
wire   [1:0] layer22_out_V_14_num_data_valid;
wire   [1:0] layer22_out_V_14_fifo_cap;
wire    layer22_out_V_14_empty_n;
wire   [5:0] layer22_out_V_15_dout;
wire   [1:0] layer22_out_V_15_num_data_valid;
wire   [1:0] layer22_out_V_15_fifo_cap;
wire    layer22_out_V_15_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_layer2_out_V_63 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_62 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_61 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_60 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_59 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_58 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_57 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_56 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_55 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_54 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_53 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_52 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_51 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_50 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_49 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_48 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_47 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_46 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_45 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_44 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_43 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_42 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_41 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_40 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_39 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_38 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_37 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_36 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_35 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_34 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_33 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_32 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_31 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_30 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_29 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_28 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_27 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_26 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_25 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_24 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_23 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_22 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_21 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_20 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_19 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_18 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_17 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_16 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_15 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_14 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_13 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_12 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_11 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_10 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_9 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_8 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_7 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_6 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_5 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_4 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_3 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_2 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_63 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_62 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_61 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_60 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_59 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_58 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_57 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_56 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_55 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_54 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_53 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_52 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_51 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_50 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_49 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_48 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_47 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_46 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_45 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_44 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_43 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_42 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_41 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_40 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_39 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_38 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_37 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_36 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_35 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_34 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_33 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_32 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_31 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_30 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_29 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_28 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_27 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_26 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_25 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_24 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_23 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_22 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_21 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_20 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_19 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_18 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_17 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_16 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_15 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_14 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_13 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_12 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_11 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_10 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_9 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_8 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_7 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_6 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_5 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_4 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_3 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_2 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_31 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_30 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_29 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_28 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_27 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_26 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_25 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_24 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_23 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_22 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_21 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_20 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_19 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_18 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_17 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_16 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_15 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_14 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_13 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_12 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_11 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_10 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_9 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_8 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_7 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_6 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_5 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_4 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_3 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_2 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_V_31 = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_V_30 = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_V_29 = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_V_28 = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_V_27 = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_V_26 = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_V_25 = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_V_24 = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_V_23 = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_V_22 = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_V_21 = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_V_20 = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_V_19 = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_V_18 = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_V_17 = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_V_16 = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_V_15 = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_V_14 = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_V_13 = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_V_12 = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_V_11 = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_V_10 = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_V_9 = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_V_8 = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_V_7 = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_V_6 = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_V_5 = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_V_4 = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_V_3 = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_V_2 = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer6_out_V = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_V_31 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_V_30 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_V_29 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_V_28 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_V_27 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_V_26 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_V_25 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_V_24 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_V_23 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_V_22 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_V_21 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_V_20 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_V_19 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_V_18 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_V_17 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_V_16 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_V_15 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_V_14 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_V_13 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_V_12 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_V_11 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_V_10 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_V_9 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_V_8 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_V_7 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_V_6 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_V_5 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_V_4 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_V_3 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_V_2 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_V = 1'b0;
#0 ap_sync_reg_channel_write_layer9_out_V_15 = 1'b0;
#0 ap_sync_reg_channel_write_layer9_out_V_14 = 1'b0;
#0 ap_sync_reg_channel_write_layer9_out_V_13 = 1'b0;
#0 ap_sync_reg_channel_write_layer9_out_V_12 = 1'b0;
#0 ap_sync_reg_channel_write_layer9_out_V_11 = 1'b0;
#0 ap_sync_reg_channel_write_layer9_out_V_10 = 1'b0;
#0 ap_sync_reg_channel_write_layer9_out_V_9 = 1'b0;
#0 ap_sync_reg_channel_write_layer9_out_V_8 = 1'b0;
#0 ap_sync_reg_channel_write_layer9_out_V_7 = 1'b0;
#0 ap_sync_reg_channel_write_layer9_out_V_6 = 1'b0;
#0 ap_sync_reg_channel_write_layer9_out_V_5 = 1'b0;
#0 ap_sync_reg_channel_write_layer9_out_V_4 = 1'b0;
#0 ap_sync_reg_channel_write_layer9_out_V_3 = 1'b0;
#0 ap_sync_reg_channel_write_layer9_out_V_2 = 1'b0;
#0 ap_sync_reg_channel_write_layer9_out_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer9_out_V = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_V_23 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_V_22 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_V_21 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_V_20 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_V_19 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_V_18 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_V_17 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_V_16 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_V_15 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_V_14 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_V_13 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_V_12 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_V_11 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_V_10 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_V_9 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_V_8 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_V_7 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_V_6 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_V_5 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_V_4 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_V_3 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_V_2 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_V = 1'b0;
#0 ap_sync_reg_channel_write_layer12_out_V_23 = 1'b0;
#0 ap_sync_reg_channel_write_layer12_out_V_22 = 1'b0;
#0 ap_sync_reg_channel_write_layer12_out_V_21 = 1'b0;
#0 ap_sync_reg_channel_write_layer12_out_V_20 = 1'b0;
#0 ap_sync_reg_channel_write_layer12_out_V_19 = 1'b0;
#0 ap_sync_reg_channel_write_layer12_out_V_18 = 1'b0;
#0 ap_sync_reg_channel_write_layer12_out_V_17 = 1'b0;
#0 ap_sync_reg_channel_write_layer12_out_V_16 = 1'b0;
#0 ap_sync_reg_channel_write_layer12_out_V_15 = 1'b0;
#0 ap_sync_reg_channel_write_layer12_out_V_14 = 1'b0;
#0 ap_sync_reg_channel_write_layer12_out_V_13 = 1'b0;
#0 ap_sync_reg_channel_write_layer12_out_V_12 = 1'b0;
#0 ap_sync_reg_channel_write_layer12_out_V_11 = 1'b0;
#0 ap_sync_reg_channel_write_layer12_out_V_10 = 1'b0;
#0 ap_sync_reg_channel_write_layer12_out_V_9 = 1'b0;
#0 ap_sync_reg_channel_write_layer12_out_V_8 = 1'b0;
#0 ap_sync_reg_channel_write_layer12_out_V_7 = 1'b0;
#0 ap_sync_reg_channel_write_layer12_out_V_6 = 1'b0;
#0 ap_sync_reg_channel_write_layer12_out_V_5 = 1'b0;
#0 ap_sync_reg_channel_write_layer12_out_V_4 = 1'b0;
#0 ap_sync_reg_channel_write_layer12_out_V_3 = 1'b0;
#0 ap_sync_reg_channel_write_layer12_out_V_2 = 1'b0;
#0 ap_sync_reg_channel_write_layer12_out_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer12_out_V = 1'b0;
#0 ap_sync_reg_channel_write_layer13_out_V_11 = 1'b0;
#0 ap_sync_reg_channel_write_layer13_out_V_10 = 1'b0;
#0 ap_sync_reg_channel_write_layer13_out_V_9 = 1'b0;
#0 ap_sync_reg_channel_write_layer13_out_V_8 = 1'b0;
#0 ap_sync_reg_channel_write_layer13_out_V_7 = 1'b0;
#0 ap_sync_reg_channel_write_layer13_out_V_6 = 1'b0;
#0 ap_sync_reg_channel_write_layer13_out_V_5 = 1'b0;
#0 ap_sync_reg_channel_write_layer13_out_V_4 = 1'b0;
#0 ap_sync_reg_channel_write_layer13_out_V_3 = 1'b0;
#0 ap_sync_reg_channel_write_layer13_out_V_2 = 1'b0;
#0 ap_sync_reg_channel_write_layer13_out_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer13_out_V = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_V_9 = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_V_8 = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_V_7 = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_V_6 = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_V_5 = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_V_4 = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_V_3 = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_V_2 = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer15_out_V = 1'b0;
#0 ap_sync_reg_channel_write_layer17_out_V_9 = 1'b0;
#0 ap_sync_reg_channel_write_layer17_out_V_8 = 1'b0;
#0 ap_sync_reg_channel_write_layer17_out_V_7 = 1'b0;
#0 ap_sync_reg_channel_write_layer17_out_V_6 = 1'b0;
#0 ap_sync_reg_channel_write_layer17_out_V_5 = 1'b0;
#0 ap_sync_reg_channel_write_layer17_out_V_4 = 1'b0;
#0 ap_sync_reg_channel_write_layer17_out_V_3 = 1'b0;
#0 ap_sync_reg_channel_write_layer17_out_V_2 = 1'b0;
#0 ap_sync_reg_channel_write_layer17_out_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer17_out_V = 1'b0;
#0 ap_sync_reg_channel_write_layer18_out_V_9 = 1'b0;
#0 ap_sync_reg_channel_write_layer18_out_V_8 = 1'b0;
#0 ap_sync_reg_channel_write_layer18_out_V_7 = 1'b0;
#0 ap_sync_reg_channel_write_layer18_out_V_6 = 1'b0;
#0 ap_sync_reg_channel_write_layer18_out_V_5 = 1'b0;
#0 ap_sync_reg_channel_write_layer18_out_V_4 = 1'b0;
#0 ap_sync_reg_channel_write_layer18_out_V_3 = 1'b0;
#0 ap_sync_reg_channel_write_layer18_out_V_2 = 1'b0;
#0 ap_sync_reg_channel_write_layer18_out_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer18_out_V = 1'b0;
#0 ap_sync_reg_channel_write_layer19_out_V_15 = 1'b0;
#0 ap_sync_reg_channel_write_layer19_out_V_14 = 1'b0;
#0 ap_sync_reg_channel_write_layer19_out_V_13 = 1'b0;
#0 ap_sync_reg_channel_write_layer19_out_V_12 = 1'b0;
#0 ap_sync_reg_channel_write_layer19_out_V_11 = 1'b0;
#0 ap_sync_reg_channel_write_layer19_out_V_10 = 1'b0;
#0 ap_sync_reg_channel_write_layer19_out_V_9 = 1'b0;
#0 ap_sync_reg_channel_write_layer19_out_V_8 = 1'b0;
#0 ap_sync_reg_channel_write_layer19_out_V_7 = 1'b0;
#0 ap_sync_reg_channel_write_layer19_out_V_6 = 1'b0;
#0 ap_sync_reg_channel_write_layer19_out_V_5 = 1'b0;
#0 ap_sync_reg_channel_write_layer19_out_V_4 = 1'b0;
#0 ap_sync_reg_channel_write_layer19_out_V_3 = 1'b0;
#0 ap_sync_reg_channel_write_layer19_out_V_2 = 1'b0;
#0 ap_sync_reg_channel_write_layer19_out_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer19_out_V = 1'b0;
#0 ap_sync_reg_channel_write_layer21_out_V_15 = 1'b0;
#0 ap_sync_reg_channel_write_layer21_out_V_14 = 1'b0;
#0 ap_sync_reg_channel_write_layer21_out_V_13 = 1'b0;
#0 ap_sync_reg_channel_write_layer21_out_V_12 = 1'b0;
#0 ap_sync_reg_channel_write_layer21_out_V_11 = 1'b0;
#0 ap_sync_reg_channel_write_layer21_out_V_10 = 1'b0;
#0 ap_sync_reg_channel_write_layer21_out_V_9 = 1'b0;
#0 ap_sync_reg_channel_write_layer21_out_V_8 = 1'b0;
#0 ap_sync_reg_channel_write_layer21_out_V_7 = 1'b0;
#0 ap_sync_reg_channel_write_layer21_out_V_6 = 1'b0;
#0 ap_sync_reg_channel_write_layer21_out_V_5 = 1'b0;
#0 ap_sync_reg_channel_write_layer21_out_V_4 = 1'b0;
#0 ap_sync_reg_channel_write_layer21_out_V_3 = 1'b0;
#0 ap_sync_reg_channel_write_layer21_out_V_2 = 1'b0;
#0 ap_sync_reg_channel_write_layer21_out_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer21_out_V = 1'b0;
#0 ap_sync_reg_channel_write_layer22_out_V_15 = 1'b0;
#0 ap_sync_reg_channel_write_layer22_out_V_14 = 1'b0;
#0 ap_sync_reg_channel_write_layer22_out_V_13 = 1'b0;
#0 ap_sync_reg_channel_write_layer22_out_V_12 = 1'b0;
#0 ap_sync_reg_channel_write_layer22_out_V_11 = 1'b0;
#0 ap_sync_reg_channel_write_layer22_out_V_10 = 1'b0;
#0 ap_sync_reg_channel_write_layer22_out_V_9 = 1'b0;
#0 ap_sync_reg_channel_write_layer22_out_V_8 = 1'b0;
#0 ap_sync_reg_channel_write_layer22_out_V_7 = 1'b0;
#0 ap_sync_reg_channel_write_layer22_out_V_6 = 1'b0;
#0 ap_sync_reg_channel_write_layer22_out_V_5 = 1'b0;
#0 ap_sync_reg_channel_write_layer22_out_V_4 = 1'b0;
#0 ap_sync_reg_channel_write_layer22_out_V_3 = 1'b0;
#0 ap_sync_reg_channel_write_layer22_out_V_2 = 1'b0;
#0 ap_sync_reg_channel_write_layer22_out_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer22_out_V = 1'b0;
end

alveo_hls4ml_conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2 conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_start),
    .ap_done(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done),
    .ap_continue(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue),
    .ap_idle(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_idle),
    .ap_ready(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_ready),
    .in_buf_address0(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_in_buf_address0),
    .in_buf_ce0(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_in_buf_ce0),
    .in_buf_q0(in_buf_q0),
    .i(i),
    .i_c_i_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_i_c_i_din),
    .i_c_i_num_data_valid(i_c_i_num_data_valid),
    .i_c_i_fifo_cap(i_c_i_fifo_cap),
    .i_c_i_full_n(i_c_i_full_n),
    .i_c_i_write(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_i_c_i_write),
    .ap_return_0(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_0),
    .ap_return_1(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_1),
    .ap_return_2(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_2),
    .ap_return_3(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_3),
    .ap_return_4(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_4),
    .ap_return_5(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_5),
    .ap_return_6(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_6),
    .ap_return_7(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_7),
    .ap_return_8(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_8),
    .ap_return_9(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_9),
    .ap_return_10(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_10),
    .ap_return_11(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_11),
    .ap_return_12(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_12),
    .ap_return_13(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_13),
    .ap_return_14(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_14),
    .ap_return_15(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_15),
    .ap_return_16(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_16),
    .ap_return_17(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_17),
    .ap_return_18(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_18),
    .ap_return_19(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_19),
    .ap_return_20(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_20),
    .ap_return_21(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_21),
    .ap_return_22(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_22),
    .ap_return_23(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_23),
    .ap_return_24(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_24),
    .ap_return_25(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_25),
    .ap_return_26(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_26),
    .ap_return_27(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_27),
    .ap_return_28(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_28),
    .ap_return_29(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_29),
    .ap_return_30(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_30),
    .ap_return_31(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_31),
    .ap_return_32(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_32),
    .ap_return_33(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_33),
    .ap_return_34(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_34),
    .ap_return_35(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_35),
    .ap_return_36(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_36),
    .ap_return_37(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_37),
    .ap_return_38(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_38),
    .ap_return_39(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_39),
    .ap_return_40(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_40),
    .ap_return_41(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_41),
    .ap_return_42(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_42),
    .ap_return_43(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_43),
    .ap_return_44(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_44),
    .ap_return_45(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_45),
    .ap_return_46(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_46),
    .ap_return_47(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_47),
    .ap_return_48(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_48),
    .ap_return_49(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_49),
    .ap_return_50(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_50),
    .ap_return_51(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_51),
    .ap_return_52(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_52),
    .ap_return_53(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_53),
    .ap_return_54(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_54),
    .ap_return_55(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_55),
    .ap_return_56(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_56),
    .ap_return_57(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_57),
    .ap_return_58(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_58),
    .ap_return_59(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_59),
    .ap_return_60(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_60),
    .ap_return_61(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_61),
    .ap_return_62(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_62),
    .ap_return_63(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_63)
);

alveo_hls4ml_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_start),
    .ap_done(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done),
    .ap_continue(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue),
    .ap_idle(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_idle),
    .ap_ready(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready),
    .ap_ce(1'b1),
    .p_read(layer2_out_V_dout),
    .p_read1(layer2_out_V_1_dout),
    .p_read2(layer2_out_V_2_dout),
    .p_read3(layer2_out_V_3_dout),
    .p_read4(layer2_out_V_4_dout),
    .p_read5(layer2_out_V_5_dout),
    .p_read6(layer2_out_V_6_dout),
    .p_read7(layer2_out_V_7_dout),
    .p_read8(layer2_out_V_8_dout),
    .p_read9(layer2_out_V_9_dout),
    .p_read10(layer2_out_V_10_dout),
    .p_read11(layer2_out_V_11_dout),
    .p_read12(layer2_out_V_12_dout),
    .p_read13(layer2_out_V_13_dout),
    .p_read14(layer2_out_V_14_dout),
    .p_read15(layer2_out_V_15_dout),
    .p_read16(layer2_out_V_16_dout),
    .p_read17(layer2_out_V_17_dout),
    .p_read18(layer2_out_V_18_dout),
    .p_read19(layer2_out_V_19_dout),
    .p_read20(layer2_out_V_20_dout),
    .p_read21(layer2_out_V_21_dout),
    .p_read22(layer2_out_V_22_dout),
    .p_read23(layer2_out_V_23_dout),
    .p_read24(layer2_out_V_24_dout),
    .p_read25(layer2_out_V_25_dout),
    .p_read26(layer2_out_V_26_dout),
    .p_read27(layer2_out_V_27_dout),
    .p_read28(layer2_out_V_28_dout),
    .p_read29(layer2_out_V_29_dout),
    .p_read30(layer2_out_V_30_dout),
    .p_read31(layer2_out_V_31_dout),
    .p_read32(layer2_out_V_32_dout),
    .p_read33(layer2_out_V_33_dout),
    .p_read34(layer2_out_V_34_dout),
    .p_read35(layer2_out_V_35_dout),
    .p_read36(layer2_out_V_36_dout),
    .p_read37(layer2_out_V_37_dout),
    .p_read38(layer2_out_V_38_dout),
    .p_read39(layer2_out_V_39_dout),
    .p_read40(layer2_out_V_40_dout),
    .p_read41(layer2_out_V_41_dout),
    .p_read42(layer2_out_V_42_dout),
    .p_read43(layer2_out_V_43_dout),
    .p_read44(layer2_out_V_44_dout),
    .p_read45(layer2_out_V_45_dout),
    .p_read46(layer2_out_V_46_dout),
    .p_read47(layer2_out_V_47_dout),
    .p_read48(layer2_out_V_48_dout),
    .p_read49(layer2_out_V_49_dout),
    .p_read50(layer2_out_V_50_dout),
    .p_read51(layer2_out_V_51_dout),
    .p_read52(layer2_out_V_52_dout),
    .p_read53(layer2_out_V_53_dout),
    .p_read54(layer2_out_V_54_dout),
    .p_read55(layer2_out_V_55_dout),
    .p_read56(layer2_out_V_56_dout),
    .p_read57(layer2_out_V_57_dout),
    .p_read58(layer2_out_V_58_dout),
    .p_read59(layer2_out_V_59_dout),
    .p_read60(layer2_out_V_60_dout),
    .p_read61(layer2_out_V_61_dout),
    .p_read62(layer2_out_V_62_dout),
    .p_read63(layer2_out_V_63_dout),
    .ap_return_0(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_0),
    .ap_return_1(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_1),
    .ap_return_2(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_2),
    .ap_return_3(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_3),
    .ap_return_4(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_4),
    .ap_return_5(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_5),
    .ap_return_6(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_6),
    .ap_return_7(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_7),
    .ap_return_8(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_8),
    .ap_return_9(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_9),
    .ap_return_10(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_10),
    .ap_return_11(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_11),
    .ap_return_12(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_12),
    .ap_return_13(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_13),
    .ap_return_14(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_14),
    .ap_return_15(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_15),
    .ap_return_16(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_16),
    .ap_return_17(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_17),
    .ap_return_18(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_18),
    .ap_return_19(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_19),
    .ap_return_20(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_20),
    .ap_return_21(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_21),
    .ap_return_22(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_22),
    .ap_return_23(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_23),
    .ap_return_24(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_24),
    .ap_return_25(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_25),
    .ap_return_26(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_26),
    .ap_return_27(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_27),
    .ap_return_28(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_28),
    .ap_return_29(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_29),
    .ap_return_30(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_30),
    .ap_return_31(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_31),
    .ap_return_32(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_32),
    .ap_return_33(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_33),
    .ap_return_34(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_34),
    .ap_return_35(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_35),
    .ap_return_36(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_36),
    .ap_return_37(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_37),
    .ap_return_38(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_38),
    .ap_return_39(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_39),
    .ap_return_40(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_40),
    .ap_return_41(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_41),
    .ap_return_42(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_42),
    .ap_return_43(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_43),
    .ap_return_44(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_44),
    .ap_return_45(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_45),
    .ap_return_46(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_46),
    .ap_return_47(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_47),
    .ap_return_48(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_48),
    .ap_return_49(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_49),
    .ap_return_50(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_50),
    .ap_return_51(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_51),
    .ap_return_52(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_52),
    .ap_return_53(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_53),
    .ap_return_54(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_54),
    .ap_return_55(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_55),
    .ap_return_56(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_56),
    .ap_return_57(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_57),
    .ap_return_58(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_58),
    .ap_return_59(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_59),
    .ap_return_60(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_60),
    .ap_return_61(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_61),
    .ap_return_62(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_62),
    .ap_return_63(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_63)
);

alveo_hls4ml_pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_start),
    .ap_done(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done),
    .ap_continue(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue),
    .ap_idle(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_idle),
    .ap_ready(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready),
    .p_read(layer4_out_V_dout),
    .p_read1(layer4_out_V_1_dout),
    .p_read2(layer4_out_V_2_dout),
    .p_read3(layer4_out_V_3_dout),
    .p_read4(layer4_out_V_4_dout),
    .p_read5(layer4_out_V_5_dout),
    .p_read6(layer4_out_V_6_dout),
    .p_read7(layer4_out_V_7_dout),
    .p_read8(layer4_out_V_8_dout),
    .p_read9(layer4_out_V_9_dout),
    .p_read10(layer4_out_V_10_dout),
    .p_read11(layer4_out_V_11_dout),
    .p_read12(layer4_out_V_12_dout),
    .p_read13(layer4_out_V_13_dout),
    .p_read14(layer4_out_V_14_dout),
    .p_read15(layer4_out_V_15_dout),
    .p_read16(layer4_out_V_16_dout),
    .p_read17(layer4_out_V_17_dout),
    .p_read18(layer4_out_V_18_dout),
    .p_read19(layer4_out_V_19_dout),
    .p_read20(layer4_out_V_20_dout),
    .p_read21(layer4_out_V_21_dout),
    .p_read22(layer4_out_V_22_dout),
    .p_read23(layer4_out_V_23_dout),
    .p_read24(layer4_out_V_24_dout),
    .p_read25(layer4_out_V_25_dout),
    .p_read26(layer4_out_V_26_dout),
    .p_read27(layer4_out_V_27_dout),
    .p_read28(layer4_out_V_28_dout),
    .p_read29(layer4_out_V_29_dout),
    .p_read30(layer4_out_V_30_dout),
    .p_read31(layer4_out_V_31_dout),
    .p_read32(layer4_out_V_32_dout),
    .p_read33(layer4_out_V_33_dout),
    .p_read34(layer4_out_V_34_dout),
    .p_read35(layer4_out_V_35_dout),
    .p_read36(layer4_out_V_36_dout),
    .p_read37(layer4_out_V_37_dout),
    .p_read38(layer4_out_V_38_dout),
    .p_read39(layer4_out_V_39_dout),
    .p_read40(layer4_out_V_40_dout),
    .p_read41(layer4_out_V_41_dout),
    .p_read42(layer4_out_V_42_dout),
    .p_read43(layer4_out_V_43_dout),
    .p_read44(layer4_out_V_44_dout),
    .p_read45(layer4_out_V_45_dout),
    .p_read46(layer4_out_V_46_dout),
    .p_read47(layer4_out_V_47_dout),
    .p_read48(layer4_out_V_48_dout),
    .p_read49(layer4_out_V_49_dout),
    .p_read50(layer4_out_V_50_dout),
    .p_read51(layer4_out_V_51_dout),
    .p_read52(layer4_out_V_52_dout),
    .p_read53(layer4_out_V_53_dout),
    .p_read54(layer4_out_V_54_dout),
    .p_read55(layer4_out_V_55_dout),
    .p_read56(layer4_out_V_56_dout),
    .p_read57(layer4_out_V_57_dout),
    .p_read58(layer4_out_V_58_dout),
    .p_read59(layer4_out_V_59_dout),
    .p_read60(layer4_out_V_60_dout),
    .p_read61(layer4_out_V_61_dout),
    .p_read62(layer4_out_V_62_dout),
    .p_read63(layer4_out_V_63_dout),
    .ap_return_0(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_0),
    .ap_return_1(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_1),
    .ap_return_2(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_2),
    .ap_return_3(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_3),
    .ap_return_4(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_4),
    .ap_return_5(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_5),
    .ap_return_6(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_6),
    .ap_return_7(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_7),
    .ap_return_8(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_8),
    .ap_return_9(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_9),
    .ap_return_10(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_10),
    .ap_return_11(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_11),
    .ap_return_12(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_12),
    .ap_return_13(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_13),
    .ap_return_14(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_14),
    .ap_return_15(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_15),
    .ap_return_16(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_16),
    .ap_return_17(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_17),
    .ap_return_18(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_18),
    .ap_return_19(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_19),
    .ap_return_20(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_20),
    .ap_return_21(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_21),
    .ap_return_22(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_22),
    .ap_return_23(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_23),
    .ap_return_24(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_24),
    .ap_return_25(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_25),
    .ap_return_26(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_26),
    .ap_return_27(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_27),
    .ap_return_28(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_28),
    .ap_return_29(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_29),
    .ap_return_30(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_30),
    .ap_return_31(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_31)
);

alveo_hls4ml_conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_start),
    .ap_done(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done),
    .ap_continue(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue),
    .ap_idle(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_idle),
    .ap_ready(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready),
    .p_read(layer5_out_V_dout),
    .p_read1(layer5_out_V_1_dout),
    .p_read2(layer5_out_V_2_dout),
    .p_read3(layer5_out_V_3_dout),
    .p_read4(layer5_out_V_4_dout),
    .p_read5(layer5_out_V_5_dout),
    .p_read6(layer5_out_V_6_dout),
    .p_read7(layer5_out_V_7_dout),
    .p_read8(layer5_out_V_8_dout),
    .p_read9(layer5_out_V_9_dout),
    .p_read10(layer5_out_V_10_dout),
    .p_read11(layer5_out_V_11_dout),
    .p_read12(layer5_out_V_12_dout),
    .p_read13(layer5_out_V_13_dout),
    .p_read14(layer5_out_V_14_dout),
    .p_read15(layer5_out_V_15_dout),
    .p_read16(layer5_out_V_16_dout),
    .p_read17(layer5_out_V_17_dout),
    .p_read18(layer5_out_V_18_dout),
    .p_read19(layer5_out_V_19_dout),
    .p_read20(layer5_out_V_20_dout),
    .p_read21(layer5_out_V_21_dout),
    .p_read22(layer5_out_V_22_dout),
    .p_read23(layer5_out_V_23_dout),
    .p_read24(layer5_out_V_24_dout),
    .p_read25(layer5_out_V_25_dout),
    .p_read26(layer5_out_V_26_dout),
    .p_read27(layer5_out_V_27_dout),
    .p_read28(layer5_out_V_28_dout),
    .p_read29(layer5_out_V_29_dout),
    .p_read30(layer5_out_V_30_dout),
    .p_read31(layer5_out_V_31_dout),
    .ap_return_0(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_0),
    .ap_return_1(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_1),
    .ap_return_2(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_2),
    .ap_return_3(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_3),
    .ap_return_4(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_4),
    .ap_return_5(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_5),
    .ap_return_6(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_6),
    .ap_return_7(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_7),
    .ap_return_8(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_8),
    .ap_return_9(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_9),
    .ap_return_10(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_10),
    .ap_return_11(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_11),
    .ap_return_12(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_12),
    .ap_return_13(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_13),
    .ap_return_14(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_14),
    .ap_return_15(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_15),
    .ap_return_16(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_16),
    .ap_return_17(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_17),
    .ap_return_18(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_18),
    .ap_return_19(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_19),
    .ap_return_20(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_20),
    .ap_return_21(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_21),
    .ap_return_22(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_22),
    .ap_return_23(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_23),
    .ap_return_24(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_24),
    .ap_return_25(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_25),
    .ap_return_26(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_26),
    .ap_return_27(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_27),
    .ap_return_28(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_28),
    .ap_return_29(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_29),
    .ap_return_30(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_30),
    .ap_return_31(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_31)
);

alveo_hls4ml_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_s relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_start),
    .ap_done(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done),
    .ap_continue(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue),
    .ap_idle(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_idle),
    .ap_ready(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready),
    .ap_ce(1'b1),
    .p_read(layer6_out_V_dout),
    .p_read1(layer6_out_V_1_dout),
    .p_read2(layer6_out_V_2_dout),
    .p_read3(layer6_out_V_3_dout),
    .p_read4(layer6_out_V_4_dout),
    .p_read5(layer6_out_V_5_dout),
    .p_read6(layer6_out_V_6_dout),
    .p_read7(layer6_out_V_7_dout),
    .p_read8(layer6_out_V_8_dout),
    .p_read9(layer6_out_V_9_dout),
    .p_read10(layer6_out_V_10_dout),
    .p_read11(layer6_out_V_11_dout),
    .p_read12(layer6_out_V_12_dout),
    .p_read13(layer6_out_V_13_dout),
    .p_read14(layer6_out_V_14_dout),
    .p_read15(layer6_out_V_15_dout),
    .p_read16(layer6_out_V_16_dout),
    .p_read17(layer6_out_V_17_dout),
    .p_read18(layer6_out_V_18_dout),
    .p_read19(layer6_out_V_19_dout),
    .p_read20(layer6_out_V_20_dout),
    .p_read21(layer6_out_V_21_dout),
    .p_read22(layer6_out_V_22_dout),
    .p_read23(layer6_out_V_23_dout),
    .p_read24(layer6_out_V_24_dout),
    .p_read25(layer6_out_V_25_dout),
    .p_read26(layer6_out_V_26_dout),
    .p_read27(layer6_out_V_27_dout),
    .p_read28(layer6_out_V_28_dout),
    .p_read29(layer6_out_V_29_dout),
    .p_read30(layer6_out_V_30_dout),
    .p_read31(layer6_out_V_31_dout),
    .ap_return_0(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_0),
    .ap_return_1(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_1),
    .ap_return_2(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_2),
    .ap_return_3(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_3),
    .ap_return_4(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_4),
    .ap_return_5(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_5),
    .ap_return_6(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_6),
    .ap_return_7(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_7),
    .ap_return_8(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_8),
    .ap_return_9(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_9),
    .ap_return_10(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_10),
    .ap_return_11(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_11),
    .ap_return_12(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_12),
    .ap_return_13(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_13),
    .ap_return_14(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_14),
    .ap_return_15(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_15),
    .ap_return_16(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_16),
    .ap_return_17(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_17),
    .ap_return_18(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_18),
    .ap_return_19(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_19),
    .ap_return_20(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_20),
    .ap_return_21(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_21),
    .ap_return_22(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_22),
    .ap_return_23(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_23),
    .ap_return_24(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_24),
    .ap_return_25(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_25),
    .ap_return_26(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_26),
    .ap_return_27(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_27),
    .ap_return_28(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_28),
    .ap_return_29(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_29),
    .ap_return_30(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_30),
    .ap_return_31(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_31)
);

alveo_hls4ml_pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_s pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_start),
    .ap_done(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done),
    .ap_continue(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue),
    .ap_idle(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_idle),
    .ap_ready(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready),
    .p_read(layer8_out_V_dout),
    .p_read1(layer8_out_V_1_dout),
    .p_read2(layer8_out_V_2_dout),
    .p_read3(layer8_out_V_3_dout),
    .p_read4(layer8_out_V_4_dout),
    .p_read5(layer8_out_V_5_dout),
    .p_read6(layer8_out_V_6_dout),
    .p_read7(layer8_out_V_7_dout),
    .p_read8(layer8_out_V_8_dout),
    .p_read9(layer8_out_V_9_dout),
    .p_read10(layer8_out_V_10_dout),
    .p_read11(layer8_out_V_11_dout),
    .p_read12(layer8_out_V_12_dout),
    .p_read13(layer8_out_V_13_dout),
    .p_read14(layer8_out_V_14_dout),
    .p_read15(layer8_out_V_15_dout),
    .p_read16(layer8_out_V_16_dout),
    .p_read17(layer8_out_V_17_dout),
    .p_read18(layer8_out_V_18_dout),
    .p_read19(layer8_out_V_19_dout),
    .p_read20(layer8_out_V_20_dout),
    .p_read21(layer8_out_V_21_dout),
    .p_read22(layer8_out_V_22_dout),
    .p_read23(layer8_out_V_23_dout),
    .p_read24(layer8_out_V_24_dout),
    .p_read25(layer8_out_V_25_dout),
    .p_read26(layer8_out_V_26_dout),
    .p_read27(layer8_out_V_27_dout),
    .p_read28(layer8_out_V_28_dout),
    .p_read29(layer8_out_V_29_dout),
    .p_read30(layer8_out_V_30_dout),
    .p_read31(layer8_out_V_31_dout),
    .ap_return_0(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_0),
    .ap_return_1(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_1),
    .ap_return_2(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_2),
    .ap_return_3(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_3),
    .ap_return_4(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_4),
    .ap_return_5(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_5),
    .ap_return_6(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_6),
    .ap_return_7(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_7),
    .ap_return_8(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_8),
    .ap_return_9(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_9),
    .ap_return_10(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_10),
    .ap_return_11(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_11),
    .ap_return_12(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_12),
    .ap_return_13(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_13),
    .ap_return_14(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_14),
    .ap_return_15(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_15)
);

alveo_hls4ml_conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_start),
    .ap_done(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done),
    .ap_continue(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue),
    .ap_idle(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_idle),
    .ap_ready(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready),
    .p_read(layer9_out_V_dout),
    .p_read1(layer9_out_V_1_dout),
    .p_read2(layer9_out_V_2_dout),
    .p_read3(layer9_out_V_3_dout),
    .p_read4(layer9_out_V_4_dout),
    .p_read5(layer9_out_V_5_dout),
    .p_read6(layer9_out_V_6_dout),
    .p_read7(layer9_out_V_7_dout),
    .p_read8(layer9_out_V_8_dout),
    .p_read9(layer9_out_V_9_dout),
    .p_read10(layer9_out_V_10_dout),
    .p_read11(layer9_out_V_11_dout),
    .p_read12(layer9_out_V_12_dout),
    .p_read13(layer9_out_V_13_dout),
    .p_read14(layer9_out_V_14_dout),
    .p_read15(layer9_out_V_15_dout),
    .ap_return_0(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_0),
    .ap_return_1(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_1),
    .ap_return_2(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_2),
    .ap_return_3(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_3),
    .ap_return_4(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_4),
    .ap_return_5(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_5),
    .ap_return_6(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_6),
    .ap_return_7(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_7),
    .ap_return_8(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_8),
    .ap_return_9(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_9),
    .ap_return_10(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_10),
    .ap_return_11(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_11),
    .ap_return_12(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_12),
    .ap_return_13(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_13),
    .ap_return_14(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_14),
    .ap_return_15(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_15),
    .ap_return_16(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_16),
    .ap_return_17(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_17),
    .ap_return_18(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_18),
    .ap_return_19(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_19),
    .ap_return_20(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_20),
    .ap_return_21(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_21),
    .ap_return_22(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_22),
    .ap_return_23(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_23)
);

alveo_hls4ml_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_s relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_start),
    .ap_done(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done),
    .ap_continue(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue),
    .ap_idle(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_idle),
    .ap_ready(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready),
    .ap_ce(1'b1),
    .p_read(layer10_out_V_dout),
    .p_read1(layer10_out_V_1_dout),
    .p_read2(layer10_out_V_2_dout),
    .p_read3(layer10_out_V_3_dout),
    .p_read4(layer10_out_V_4_dout),
    .p_read5(layer10_out_V_5_dout),
    .p_read6(layer10_out_V_6_dout),
    .p_read7(layer10_out_V_7_dout),
    .p_read8(layer10_out_V_8_dout),
    .p_read9(layer10_out_V_9_dout),
    .p_read10(layer10_out_V_10_dout),
    .p_read11(layer10_out_V_11_dout),
    .p_read12(layer10_out_V_12_dout),
    .p_read13(layer10_out_V_13_dout),
    .p_read14(layer10_out_V_14_dout),
    .p_read15(layer10_out_V_15_dout),
    .p_read16(layer10_out_V_16_dout),
    .p_read17(layer10_out_V_17_dout),
    .p_read18(layer10_out_V_18_dout),
    .p_read19(layer10_out_V_19_dout),
    .p_read20(layer10_out_V_20_dout),
    .p_read21(layer10_out_V_21_dout),
    .p_read22(layer10_out_V_22_dout),
    .p_read23(layer10_out_V_23_dout),
    .ap_return_0(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_0),
    .ap_return_1(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_1),
    .ap_return_2(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_2),
    .ap_return_3(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_3),
    .ap_return_4(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_4),
    .ap_return_5(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_5),
    .ap_return_6(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_6),
    .ap_return_7(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_7),
    .ap_return_8(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_8),
    .ap_return_9(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_9),
    .ap_return_10(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_10),
    .ap_return_11(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_11),
    .ap_return_12(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_12),
    .ap_return_13(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_13),
    .ap_return_14(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_14),
    .ap_return_15(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_15),
    .ap_return_16(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_16),
    .ap_return_17(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_17),
    .ap_return_18(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_18),
    .ap_return_19(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_19),
    .ap_return_20(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_20),
    .ap_return_21(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_21),
    .ap_return_22(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_22),
    .ap_return_23(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_23)
);

alveo_hls4ml_pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_s pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_start),
    .ap_done(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done),
    .ap_continue(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_continue),
    .ap_idle(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_idle),
    .ap_ready(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready),
    .p_read(layer12_out_V_dout),
    .p_read1(layer12_out_V_1_dout),
    .p_read2(layer12_out_V_2_dout),
    .p_read3(layer12_out_V_3_dout),
    .p_read4(layer12_out_V_4_dout),
    .p_read5(layer12_out_V_5_dout),
    .p_read6(layer12_out_V_6_dout),
    .p_read7(layer12_out_V_7_dout),
    .p_read8(layer12_out_V_8_dout),
    .p_read9(layer12_out_V_9_dout),
    .p_read10(layer12_out_V_10_dout),
    .p_read11(layer12_out_V_11_dout),
    .p_read12(layer12_out_V_12_dout),
    .p_read13(layer12_out_V_13_dout),
    .p_read14(layer12_out_V_14_dout),
    .p_read15(layer12_out_V_15_dout),
    .p_read16(layer12_out_V_16_dout),
    .p_read17(layer12_out_V_17_dout),
    .p_read18(layer12_out_V_18_dout),
    .p_read19(layer12_out_V_19_dout),
    .p_read20(layer12_out_V_20_dout),
    .p_read21(layer12_out_V_21_dout),
    .p_read22(layer12_out_V_22_dout),
    .p_read23(layer12_out_V_23_dout),
    .ap_return_0(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_0),
    .ap_return_1(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_1),
    .ap_return_2(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_2),
    .ap_return_3(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_3),
    .ap_return_4(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_4),
    .ap_return_5(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_5),
    .ap_return_6(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_6),
    .ap_return_7(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_7),
    .ap_return_8(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_8),
    .ap_return_9(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_9),
    .ap_return_10(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_10),
    .ap_return_11(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_11)
);

alveo_hls4ml_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_start),
    .ap_done(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done),
    .ap_continue(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_continue),
    .ap_idle(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_idle),
    .ap_ready(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_ready),
    .p_read(layer13_out_V_dout),
    .p_read1(layer13_out_V_1_dout),
    .p_read2(layer13_out_V_2_dout),
    .p_read3(layer13_out_V_3_dout),
    .p_read4(layer13_out_V_4_dout),
    .p_read5(layer13_out_V_5_dout),
    .p_read6(layer13_out_V_6_dout),
    .p_read7(layer13_out_V_7_dout),
    .p_read8(layer13_out_V_8_dout),
    .p_read9(layer13_out_V_9_dout),
    .p_read10(layer13_out_V_10_dout),
    .p_read11(layer13_out_V_11_dout),
    .ap_return_0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_0),
    .ap_return_1(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_1),
    .ap_return_2(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_2),
    .ap_return_3(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_3),
    .ap_return_4(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_4),
    .ap_return_5(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_5),
    .ap_return_6(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_6),
    .ap_return_7(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_7),
    .ap_return_8(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_8),
    .ap_return_9(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_9)
);

alveo_hls4ml_normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_s normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_start),
    .ap_done(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done),
    .ap_continue(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_continue),
    .ap_idle(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_idle),
    .ap_ready(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_ready),
    .p_read(layer15_out_V_dout),
    .p_read1(layer15_out_V_1_dout),
    .p_read2(layer15_out_V_2_dout),
    .p_read3(layer15_out_V_3_dout),
    .p_read4(layer15_out_V_4_dout),
    .p_read5(layer15_out_V_5_dout),
    .p_read6(layer15_out_V_6_dout),
    .p_read7(layer15_out_V_7_dout),
    .p_read8(layer15_out_V_8_dout),
    .p_read9(layer15_out_V_9_dout),
    .ap_return_0(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_0),
    .ap_return_1(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_1),
    .ap_return_2(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_2),
    .ap_return_3(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_3),
    .ap_return_4(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_4),
    .ap_return_5(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_5),
    .ap_return_6(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_6),
    .ap_return_7(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_7),
    .ap_return_8(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_8),
    .ap_return_9(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_9)
);

alveo_hls4ml_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_s relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_start),
    .ap_done(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done),
    .ap_continue(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_continue),
    .ap_idle(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_idle),
    .ap_ready(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_ready),
    .p_read(layer17_out_V_dout),
    .p_read1(layer17_out_V_1_dout),
    .p_read2(layer17_out_V_2_dout),
    .p_read3(layer17_out_V_3_dout),
    .p_read4(layer17_out_V_4_dout),
    .p_read5(layer17_out_V_5_dout),
    .p_read6(layer17_out_V_6_dout),
    .p_read7(layer17_out_V_7_dout),
    .p_read8(layer17_out_V_8_dout),
    .p_read9(layer17_out_V_9_dout),
    .ap_return_0(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_0),
    .ap_return_1(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_1),
    .ap_return_2(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_2),
    .ap_return_3(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_3),
    .ap_return_4(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_4),
    .ap_return_5(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_5),
    .ap_return_6(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_6),
    .ap_return_7(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_7),
    .ap_return_8(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_8),
    .ap_return_9(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_9)
);

alveo_hls4ml_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_start),
    .ap_done(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done),
    .ap_continue(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue),
    .ap_idle(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_idle),
    .ap_ready(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_ready),
    .p_read(layer18_out_V_dout),
    .p_read1(layer18_out_V_1_dout),
    .p_read2(layer18_out_V_2_dout),
    .p_read3(layer18_out_V_3_dout),
    .p_read4(layer18_out_V_4_dout),
    .p_read5(layer18_out_V_5_dout),
    .p_read6(layer18_out_V_6_dout),
    .p_read7(layer18_out_V_7_dout),
    .p_read8(layer18_out_V_8_dout),
    .p_read9(layer18_out_V_9_dout),
    .ap_return_0(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_0),
    .ap_return_1(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_1),
    .ap_return_2(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_2),
    .ap_return_3(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_3),
    .ap_return_4(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_4),
    .ap_return_5(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_5),
    .ap_return_6(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_6),
    .ap_return_7(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_7),
    .ap_return_8(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_8),
    .ap_return_9(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_9),
    .ap_return_10(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_10),
    .ap_return_11(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_11),
    .ap_return_12(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_12),
    .ap_return_13(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_13),
    .ap_return_14(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_14),
    .ap_return_15(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_15)
);

alveo_hls4ml_normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_s normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_start),
    .ap_done(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done),
    .ap_continue(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue),
    .ap_idle(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_idle),
    .ap_ready(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready),
    .p_read(layer19_out_V_dout),
    .p_read1(layer19_out_V_1_dout),
    .p_read2(layer19_out_V_2_dout),
    .p_read3(layer19_out_V_3_dout),
    .p_read4(layer19_out_V_4_dout),
    .p_read5(layer19_out_V_5_dout),
    .p_read6(layer19_out_V_6_dout),
    .p_read7(layer19_out_V_7_dout),
    .p_read8(layer19_out_V_8_dout),
    .p_read9(layer19_out_V_9_dout),
    .p_read10(layer19_out_V_10_dout),
    .p_read11(layer19_out_V_11_dout),
    .p_read12(layer19_out_V_12_dout),
    .p_read13(layer19_out_V_13_dout),
    .p_read14(layer19_out_V_14_dout),
    .p_read15(layer19_out_V_15_dout),
    .ap_return_0(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_0),
    .ap_return_1(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_1),
    .ap_return_2(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_2),
    .ap_return_3(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_3),
    .ap_return_4(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_4),
    .ap_return_5(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_5),
    .ap_return_6(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_6),
    .ap_return_7(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_7),
    .ap_return_8(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_8),
    .ap_return_9(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_9),
    .ap_return_10(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_10),
    .ap_return_11(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_11),
    .ap_return_12(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_12),
    .ap_return_13(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_13),
    .ap_return_14(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_14),
    .ap_return_15(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_15)
);

alveo_hls4ml_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_s relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_start),
    .ap_done(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done),
    .ap_continue(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue),
    .ap_idle(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_idle),
    .ap_ready(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready),
    .p_read(layer21_out_V_dout),
    .p_read1(layer21_out_V_1_dout),
    .p_read2(layer21_out_V_2_dout),
    .p_read3(layer21_out_V_3_dout),
    .p_read4(layer21_out_V_4_dout),
    .p_read5(layer21_out_V_5_dout),
    .p_read6(layer21_out_V_6_dout),
    .p_read7(layer21_out_V_7_dout),
    .p_read8(layer21_out_V_8_dout),
    .p_read9(layer21_out_V_9_dout),
    .p_read10(layer21_out_V_10_dout),
    .p_read11(layer21_out_V_11_dout),
    .p_read12(layer21_out_V_12_dout),
    .p_read13(layer21_out_V_13_dout),
    .p_read14(layer21_out_V_14_dout),
    .p_read15(layer21_out_V_15_dout),
    .ap_return_0(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_0),
    .ap_return_1(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_1),
    .ap_return_2(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_2),
    .ap_return_3(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_3),
    .ap_return_4(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_4),
    .ap_return_5(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_5),
    .ap_return_6(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_6),
    .ap_return_7(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_7),
    .ap_return_8(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_8),
    .ap_return_9(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_9),
    .ap_return_10(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_10),
    .ap_return_11(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_11),
    .ap_return_12(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_12),
    .ap_return_13(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_13),
    .ap_return_14(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_14),
    .ap_return_15(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_15)
);

alveo_hls4ml_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_start),
    .ap_done(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_done),
    .ap_continue(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_continue),
    .ap_idle(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_idle),
    .ap_ready(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready),
    .i_dout(i_c_i_dout),
    .i_num_data_valid(i_c_i_num_data_valid),
    .i_fifo_cap(i_c_i_fifo_cap),
    .i_empty_n(i_c_i_empty_n),
    .i_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_i_read),
    .p_read(layer22_out_V_dout),
    .p_read1(layer22_out_V_1_dout),
    .p_read2(layer22_out_V_2_dout),
    .p_read3(layer22_out_V_3_dout),
    .p_read4(layer22_out_V_4_dout),
    .p_read5(layer22_out_V_5_dout),
    .p_read6(layer22_out_V_6_dout),
    .p_read7(layer22_out_V_7_dout),
    .p_read8(layer22_out_V_8_dout),
    .p_read9(layer22_out_V_9_dout),
    .p_read10(layer22_out_V_10_dout),
    .p_read11(layer22_out_V_11_dout),
    .p_read12(layer22_out_V_12_dout),
    .p_read13(layer22_out_V_13_dout),
    .p_read14(layer22_out_V_14_dout),
    .p_read15(layer22_out_V_15_dout),
    .out_buf_address0(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_out_buf_address0),
    .out_buf_ce0(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_out_buf_ce0),
    .out_buf_we0(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_out_buf_we0),
    .out_buf_d0(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_out_buf_d0)
);

alveo_hls4ml_fifo_w13_d18_S i_c_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_i_c_i_din),
    .if_full_n(i_c_i_full_n),
    .if_write(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_i_c_i_write),
    .if_dout(i_c_i_dout),
    .if_num_data_valid(i_c_i_num_data_valid),
    .if_fifo_cap(i_c_i_fifo_cap),
    .if_empty_n(i_c_i_empty_n),
    .if_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_i_read)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_0),
    .if_full_n(layer2_out_V_full_n),
    .if_write(ap_channel_done_layer2_out_V),
    .if_dout(layer2_out_V_dout),
    .if_num_data_valid(layer2_out_V_num_data_valid),
    .if_fifo_cap(layer2_out_V_fifo_cap),
    .if_empty_n(layer2_out_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_1),
    .if_full_n(layer2_out_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_V_1),
    .if_dout(layer2_out_V_1_dout),
    .if_num_data_valid(layer2_out_V_1_num_data_valid),
    .if_fifo_cap(layer2_out_V_1_fifo_cap),
    .if_empty_n(layer2_out_V_1_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_2),
    .if_full_n(layer2_out_V_2_full_n),
    .if_write(ap_channel_done_layer2_out_V_2),
    .if_dout(layer2_out_V_2_dout),
    .if_num_data_valid(layer2_out_V_2_num_data_valid),
    .if_fifo_cap(layer2_out_V_2_fifo_cap),
    .if_empty_n(layer2_out_V_2_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_3),
    .if_full_n(layer2_out_V_3_full_n),
    .if_write(ap_channel_done_layer2_out_V_3),
    .if_dout(layer2_out_V_3_dout),
    .if_num_data_valid(layer2_out_V_3_num_data_valid),
    .if_fifo_cap(layer2_out_V_3_fifo_cap),
    .if_empty_n(layer2_out_V_3_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_4),
    .if_full_n(layer2_out_V_4_full_n),
    .if_write(ap_channel_done_layer2_out_V_4),
    .if_dout(layer2_out_V_4_dout),
    .if_num_data_valid(layer2_out_V_4_num_data_valid),
    .if_fifo_cap(layer2_out_V_4_fifo_cap),
    .if_empty_n(layer2_out_V_4_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_5),
    .if_full_n(layer2_out_V_5_full_n),
    .if_write(ap_channel_done_layer2_out_V_5),
    .if_dout(layer2_out_V_5_dout),
    .if_num_data_valid(layer2_out_V_5_num_data_valid),
    .if_fifo_cap(layer2_out_V_5_fifo_cap),
    .if_empty_n(layer2_out_V_5_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_6),
    .if_full_n(layer2_out_V_6_full_n),
    .if_write(ap_channel_done_layer2_out_V_6),
    .if_dout(layer2_out_V_6_dout),
    .if_num_data_valid(layer2_out_V_6_num_data_valid),
    .if_fifo_cap(layer2_out_V_6_fifo_cap),
    .if_empty_n(layer2_out_V_6_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_7),
    .if_full_n(layer2_out_V_7_full_n),
    .if_write(ap_channel_done_layer2_out_V_7),
    .if_dout(layer2_out_V_7_dout),
    .if_num_data_valid(layer2_out_V_7_num_data_valid),
    .if_fifo_cap(layer2_out_V_7_fifo_cap),
    .if_empty_n(layer2_out_V_7_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_8),
    .if_full_n(layer2_out_V_8_full_n),
    .if_write(ap_channel_done_layer2_out_V_8),
    .if_dout(layer2_out_V_8_dout),
    .if_num_data_valid(layer2_out_V_8_num_data_valid),
    .if_fifo_cap(layer2_out_V_8_fifo_cap),
    .if_empty_n(layer2_out_V_8_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_9),
    .if_full_n(layer2_out_V_9_full_n),
    .if_write(ap_channel_done_layer2_out_V_9),
    .if_dout(layer2_out_V_9_dout),
    .if_num_data_valid(layer2_out_V_9_num_data_valid),
    .if_fifo_cap(layer2_out_V_9_fifo_cap),
    .if_empty_n(layer2_out_V_9_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_10),
    .if_full_n(layer2_out_V_10_full_n),
    .if_write(ap_channel_done_layer2_out_V_10),
    .if_dout(layer2_out_V_10_dout),
    .if_num_data_valid(layer2_out_V_10_num_data_valid),
    .if_fifo_cap(layer2_out_V_10_fifo_cap),
    .if_empty_n(layer2_out_V_10_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_11),
    .if_full_n(layer2_out_V_11_full_n),
    .if_write(ap_channel_done_layer2_out_V_11),
    .if_dout(layer2_out_V_11_dout),
    .if_num_data_valid(layer2_out_V_11_num_data_valid),
    .if_fifo_cap(layer2_out_V_11_fifo_cap),
    .if_empty_n(layer2_out_V_11_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_12),
    .if_full_n(layer2_out_V_12_full_n),
    .if_write(ap_channel_done_layer2_out_V_12),
    .if_dout(layer2_out_V_12_dout),
    .if_num_data_valid(layer2_out_V_12_num_data_valid),
    .if_fifo_cap(layer2_out_V_12_fifo_cap),
    .if_empty_n(layer2_out_V_12_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_13),
    .if_full_n(layer2_out_V_13_full_n),
    .if_write(ap_channel_done_layer2_out_V_13),
    .if_dout(layer2_out_V_13_dout),
    .if_num_data_valid(layer2_out_V_13_num_data_valid),
    .if_fifo_cap(layer2_out_V_13_fifo_cap),
    .if_empty_n(layer2_out_V_13_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_14),
    .if_full_n(layer2_out_V_14_full_n),
    .if_write(ap_channel_done_layer2_out_V_14),
    .if_dout(layer2_out_V_14_dout),
    .if_num_data_valid(layer2_out_V_14_num_data_valid),
    .if_fifo_cap(layer2_out_V_14_fifo_cap),
    .if_empty_n(layer2_out_V_14_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_15),
    .if_full_n(layer2_out_V_15_full_n),
    .if_write(ap_channel_done_layer2_out_V_15),
    .if_dout(layer2_out_V_15_dout),
    .if_num_data_valid(layer2_out_V_15_num_data_valid),
    .if_fifo_cap(layer2_out_V_15_fifo_cap),
    .if_empty_n(layer2_out_V_15_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_16),
    .if_full_n(layer2_out_V_16_full_n),
    .if_write(ap_channel_done_layer2_out_V_16),
    .if_dout(layer2_out_V_16_dout),
    .if_num_data_valid(layer2_out_V_16_num_data_valid),
    .if_fifo_cap(layer2_out_V_16_fifo_cap),
    .if_empty_n(layer2_out_V_16_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_17),
    .if_full_n(layer2_out_V_17_full_n),
    .if_write(ap_channel_done_layer2_out_V_17),
    .if_dout(layer2_out_V_17_dout),
    .if_num_data_valid(layer2_out_V_17_num_data_valid),
    .if_fifo_cap(layer2_out_V_17_fifo_cap),
    .if_empty_n(layer2_out_V_17_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_18),
    .if_full_n(layer2_out_V_18_full_n),
    .if_write(ap_channel_done_layer2_out_V_18),
    .if_dout(layer2_out_V_18_dout),
    .if_num_data_valid(layer2_out_V_18_num_data_valid),
    .if_fifo_cap(layer2_out_V_18_fifo_cap),
    .if_empty_n(layer2_out_V_18_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_19),
    .if_full_n(layer2_out_V_19_full_n),
    .if_write(ap_channel_done_layer2_out_V_19),
    .if_dout(layer2_out_V_19_dout),
    .if_num_data_valid(layer2_out_V_19_num_data_valid),
    .if_fifo_cap(layer2_out_V_19_fifo_cap),
    .if_empty_n(layer2_out_V_19_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_20),
    .if_full_n(layer2_out_V_20_full_n),
    .if_write(ap_channel_done_layer2_out_V_20),
    .if_dout(layer2_out_V_20_dout),
    .if_num_data_valid(layer2_out_V_20_num_data_valid),
    .if_fifo_cap(layer2_out_V_20_fifo_cap),
    .if_empty_n(layer2_out_V_20_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_21),
    .if_full_n(layer2_out_V_21_full_n),
    .if_write(ap_channel_done_layer2_out_V_21),
    .if_dout(layer2_out_V_21_dout),
    .if_num_data_valid(layer2_out_V_21_num_data_valid),
    .if_fifo_cap(layer2_out_V_21_fifo_cap),
    .if_empty_n(layer2_out_V_21_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_22),
    .if_full_n(layer2_out_V_22_full_n),
    .if_write(ap_channel_done_layer2_out_V_22),
    .if_dout(layer2_out_V_22_dout),
    .if_num_data_valid(layer2_out_V_22_num_data_valid),
    .if_fifo_cap(layer2_out_V_22_fifo_cap),
    .if_empty_n(layer2_out_V_22_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_23),
    .if_full_n(layer2_out_V_23_full_n),
    .if_write(ap_channel_done_layer2_out_V_23),
    .if_dout(layer2_out_V_23_dout),
    .if_num_data_valid(layer2_out_V_23_num_data_valid),
    .if_fifo_cap(layer2_out_V_23_fifo_cap),
    .if_empty_n(layer2_out_V_23_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_24),
    .if_full_n(layer2_out_V_24_full_n),
    .if_write(ap_channel_done_layer2_out_V_24),
    .if_dout(layer2_out_V_24_dout),
    .if_num_data_valid(layer2_out_V_24_num_data_valid),
    .if_fifo_cap(layer2_out_V_24_fifo_cap),
    .if_empty_n(layer2_out_V_24_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_25),
    .if_full_n(layer2_out_V_25_full_n),
    .if_write(ap_channel_done_layer2_out_V_25),
    .if_dout(layer2_out_V_25_dout),
    .if_num_data_valid(layer2_out_V_25_num_data_valid),
    .if_fifo_cap(layer2_out_V_25_fifo_cap),
    .if_empty_n(layer2_out_V_25_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_26),
    .if_full_n(layer2_out_V_26_full_n),
    .if_write(ap_channel_done_layer2_out_V_26),
    .if_dout(layer2_out_V_26_dout),
    .if_num_data_valid(layer2_out_V_26_num_data_valid),
    .if_fifo_cap(layer2_out_V_26_fifo_cap),
    .if_empty_n(layer2_out_V_26_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_27),
    .if_full_n(layer2_out_V_27_full_n),
    .if_write(ap_channel_done_layer2_out_V_27),
    .if_dout(layer2_out_V_27_dout),
    .if_num_data_valid(layer2_out_V_27_num_data_valid),
    .if_fifo_cap(layer2_out_V_27_fifo_cap),
    .if_empty_n(layer2_out_V_27_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_28),
    .if_full_n(layer2_out_V_28_full_n),
    .if_write(ap_channel_done_layer2_out_V_28),
    .if_dout(layer2_out_V_28_dout),
    .if_num_data_valid(layer2_out_V_28_num_data_valid),
    .if_fifo_cap(layer2_out_V_28_fifo_cap),
    .if_empty_n(layer2_out_V_28_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_29),
    .if_full_n(layer2_out_V_29_full_n),
    .if_write(ap_channel_done_layer2_out_V_29),
    .if_dout(layer2_out_V_29_dout),
    .if_num_data_valid(layer2_out_V_29_num_data_valid),
    .if_fifo_cap(layer2_out_V_29_fifo_cap),
    .if_empty_n(layer2_out_V_29_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_30),
    .if_full_n(layer2_out_V_30_full_n),
    .if_write(ap_channel_done_layer2_out_V_30),
    .if_dout(layer2_out_V_30_dout),
    .if_num_data_valid(layer2_out_V_30_num_data_valid),
    .if_fifo_cap(layer2_out_V_30_fifo_cap),
    .if_empty_n(layer2_out_V_30_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_31),
    .if_full_n(layer2_out_V_31_full_n),
    .if_write(ap_channel_done_layer2_out_V_31),
    .if_dout(layer2_out_V_31_dout),
    .if_num_data_valid(layer2_out_V_31_num_data_valid),
    .if_fifo_cap(layer2_out_V_31_fifo_cap),
    .if_empty_n(layer2_out_V_31_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_32_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_32),
    .if_full_n(layer2_out_V_32_full_n),
    .if_write(ap_channel_done_layer2_out_V_32),
    .if_dout(layer2_out_V_32_dout),
    .if_num_data_valid(layer2_out_V_32_num_data_valid),
    .if_fifo_cap(layer2_out_V_32_fifo_cap),
    .if_empty_n(layer2_out_V_32_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_33_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_33),
    .if_full_n(layer2_out_V_33_full_n),
    .if_write(ap_channel_done_layer2_out_V_33),
    .if_dout(layer2_out_V_33_dout),
    .if_num_data_valid(layer2_out_V_33_num_data_valid),
    .if_fifo_cap(layer2_out_V_33_fifo_cap),
    .if_empty_n(layer2_out_V_33_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_34_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_34),
    .if_full_n(layer2_out_V_34_full_n),
    .if_write(ap_channel_done_layer2_out_V_34),
    .if_dout(layer2_out_V_34_dout),
    .if_num_data_valid(layer2_out_V_34_num_data_valid),
    .if_fifo_cap(layer2_out_V_34_fifo_cap),
    .if_empty_n(layer2_out_V_34_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_35_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_35),
    .if_full_n(layer2_out_V_35_full_n),
    .if_write(ap_channel_done_layer2_out_V_35),
    .if_dout(layer2_out_V_35_dout),
    .if_num_data_valid(layer2_out_V_35_num_data_valid),
    .if_fifo_cap(layer2_out_V_35_fifo_cap),
    .if_empty_n(layer2_out_V_35_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_36_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_36),
    .if_full_n(layer2_out_V_36_full_n),
    .if_write(ap_channel_done_layer2_out_V_36),
    .if_dout(layer2_out_V_36_dout),
    .if_num_data_valid(layer2_out_V_36_num_data_valid),
    .if_fifo_cap(layer2_out_V_36_fifo_cap),
    .if_empty_n(layer2_out_V_36_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_37_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_37),
    .if_full_n(layer2_out_V_37_full_n),
    .if_write(ap_channel_done_layer2_out_V_37),
    .if_dout(layer2_out_V_37_dout),
    .if_num_data_valid(layer2_out_V_37_num_data_valid),
    .if_fifo_cap(layer2_out_V_37_fifo_cap),
    .if_empty_n(layer2_out_V_37_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_38_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_38),
    .if_full_n(layer2_out_V_38_full_n),
    .if_write(ap_channel_done_layer2_out_V_38),
    .if_dout(layer2_out_V_38_dout),
    .if_num_data_valid(layer2_out_V_38_num_data_valid),
    .if_fifo_cap(layer2_out_V_38_fifo_cap),
    .if_empty_n(layer2_out_V_38_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_39_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_39),
    .if_full_n(layer2_out_V_39_full_n),
    .if_write(ap_channel_done_layer2_out_V_39),
    .if_dout(layer2_out_V_39_dout),
    .if_num_data_valid(layer2_out_V_39_num_data_valid),
    .if_fifo_cap(layer2_out_V_39_fifo_cap),
    .if_empty_n(layer2_out_V_39_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_40_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_40),
    .if_full_n(layer2_out_V_40_full_n),
    .if_write(ap_channel_done_layer2_out_V_40),
    .if_dout(layer2_out_V_40_dout),
    .if_num_data_valid(layer2_out_V_40_num_data_valid),
    .if_fifo_cap(layer2_out_V_40_fifo_cap),
    .if_empty_n(layer2_out_V_40_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_41_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_41),
    .if_full_n(layer2_out_V_41_full_n),
    .if_write(ap_channel_done_layer2_out_V_41),
    .if_dout(layer2_out_V_41_dout),
    .if_num_data_valid(layer2_out_V_41_num_data_valid),
    .if_fifo_cap(layer2_out_V_41_fifo_cap),
    .if_empty_n(layer2_out_V_41_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_42_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_42),
    .if_full_n(layer2_out_V_42_full_n),
    .if_write(ap_channel_done_layer2_out_V_42),
    .if_dout(layer2_out_V_42_dout),
    .if_num_data_valid(layer2_out_V_42_num_data_valid),
    .if_fifo_cap(layer2_out_V_42_fifo_cap),
    .if_empty_n(layer2_out_V_42_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_43_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_43),
    .if_full_n(layer2_out_V_43_full_n),
    .if_write(ap_channel_done_layer2_out_V_43),
    .if_dout(layer2_out_V_43_dout),
    .if_num_data_valid(layer2_out_V_43_num_data_valid),
    .if_fifo_cap(layer2_out_V_43_fifo_cap),
    .if_empty_n(layer2_out_V_43_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_44_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_44),
    .if_full_n(layer2_out_V_44_full_n),
    .if_write(ap_channel_done_layer2_out_V_44),
    .if_dout(layer2_out_V_44_dout),
    .if_num_data_valid(layer2_out_V_44_num_data_valid),
    .if_fifo_cap(layer2_out_V_44_fifo_cap),
    .if_empty_n(layer2_out_V_44_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_45_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_45),
    .if_full_n(layer2_out_V_45_full_n),
    .if_write(ap_channel_done_layer2_out_V_45),
    .if_dout(layer2_out_V_45_dout),
    .if_num_data_valid(layer2_out_V_45_num_data_valid),
    .if_fifo_cap(layer2_out_V_45_fifo_cap),
    .if_empty_n(layer2_out_V_45_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_46_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_46),
    .if_full_n(layer2_out_V_46_full_n),
    .if_write(ap_channel_done_layer2_out_V_46),
    .if_dout(layer2_out_V_46_dout),
    .if_num_data_valid(layer2_out_V_46_num_data_valid),
    .if_fifo_cap(layer2_out_V_46_fifo_cap),
    .if_empty_n(layer2_out_V_46_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_47_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_47),
    .if_full_n(layer2_out_V_47_full_n),
    .if_write(ap_channel_done_layer2_out_V_47),
    .if_dout(layer2_out_V_47_dout),
    .if_num_data_valid(layer2_out_V_47_num_data_valid),
    .if_fifo_cap(layer2_out_V_47_fifo_cap),
    .if_empty_n(layer2_out_V_47_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_48_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_48),
    .if_full_n(layer2_out_V_48_full_n),
    .if_write(ap_channel_done_layer2_out_V_48),
    .if_dout(layer2_out_V_48_dout),
    .if_num_data_valid(layer2_out_V_48_num_data_valid),
    .if_fifo_cap(layer2_out_V_48_fifo_cap),
    .if_empty_n(layer2_out_V_48_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_49_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_49),
    .if_full_n(layer2_out_V_49_full_n),
    .if_write(ap_channel_done_layer2_out_V_49),
    .if_dout(layer2_out_V_49_dout),
    .if_num_data_valid(layer2_out_V_49_num_data_valid),
    .if_fifo_cap(layer2_out_V_49_fifo_cap),
    .if_empty_n(layer2_out_V_49_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_50_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_50),
    .if_full_n(layer2_out_V_50_full_n),
    .if_write(ap_channel_done_layer2_out_V_50),
    .if_dout(layer2_out_V_50_dout),
    .if_num_data_valid(layer2_out_V_50_num_data_valid),
    .if_fifo_cap(layer2_out_V_50_fifo_cap),
    .if_empty_n(layer2_out_V_50_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_51_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_51),
    .if_full_n(layer2_out_V_51_full_n),
    .if_write(ap_channel_done_layer2_out_V_51),
    .if_dout(layer2_out_V_51_dout),
    .if_num_data_valid(layer2_out_V_51_num_data_valid),
    .if_fifo_cap(layer2_out_V_51_fifo_cap),
    .if_empty_n(layer2_out_V_51_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_52_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_52),
    .if_full_n(layer2_out_V_52_full_n),
    .if_write(ap_channel_done_layer2_out_V_52),
    .if_dout(layer2_out_V_52_dout),
    .if_num_data_valid(layer2_out_V_52_num_data_valid),
    .if_fifo_cap(layer2_out_V_52_fifo_cap),
    .if_empty_n(layer2_out_V_52_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_53_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_53),
    .if_full_n(layer2_out_V_53_full_n),
    .if_write(ap_channel_done_layer2_out_V_53),
    .if_dout(layer2_out_V_53_dout),
    .if_num_data_valid(layer2_out_V_53_num_data_valid),
    .if_fifo_cap(layer2_out_V_53_fifo_cap),
    .if_empty_n(layer2_out_V_53_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_54_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_54),
    .if_full_n(layer2_out_V_54_full_n),
    .if_write(ap_channel_done_layer2_out_V_54),
    .if_dout(layer2_out_V_54_dout),
    .if_num_data_valid(layer2_out_V_54_num_data_valid),
    .if_fifo_cap(layer2_out_V_54_fifo_cap),
    .if_empty_n(layer2_out_V_54_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_55_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_55),
    .if_full_n(layer2_out_V_55_full_n),
    .if_write(ap_channel_done_layer2_out_V_55),
    .if_dout(layer2_out_V_55_dout),
    .if_num_data_valid(layer2_out_V_55_num_data_valid),
    .if_fifo_cap(layer2_out_V_55_fifo_cap),
    .if_empty_n(layer2_out_V_55_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_56_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_56),
    .if_full_n(layer2_out_V_56_full_n),
    .if_write(ap_channel_done_layer2_out_V_56),
    .if_dout(layer2_out_V_56_dout),
    .if_num_data_valid(layer2_out_V_56_num_data_valid),
    .if_fifo_cap(layer2_out_V_56_fifo_cap),
    .if_empty_n(layer2_out_V_56_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_57_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_57),
    .if_full_n(layer2_out_V_57_full_n),
    .if_write(ap_channel_done_layer2_out_V_57),
    .if_dout(layer2_out_V_57_dout),
    .if_num_data_valid(layer2_out_V_57_num_data_valid),
    .if_fifo_cap(layer2_out_V_57_fifo_cap),
    .if_empty_n(layer2_out_V_57_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_58_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_58),
    .if_full_n(layer2_out_V_58_full_n),
    .if_write(ap_channel_done_layer2_out_V_58),
    .if_dout(layer2_out_V_58_dout),
    .if_num_data_valid(layer2_out_V_58_num_data_valid),
    .if_fifo_cap(layer2_out_V_58_fifo_cap),
    .if_empty_n(layer2_out_V_58_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_59_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_59),
    .if_full_n(layer2_out_V_59_full_n),
    .if_write(ap_channel_done_layer2_out_V_59),
    .if_dout(layer2_out_V_59_dout),
    .if_num_data_valid(layer2_out_V_59_num_data_valid),
    .if_fifo_cap(layer2_out_V_59_fifo_cap),
    .if_empty_n(layer2_out_V_59_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_60_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_60),
    .if_full_n(layer2_out_V_60_full_n),
    .if_write(ap_channel_done_layer2_out_V_60),
    .if_dout(layer2_out_V_60_dout),
    .if_num_data_valid(layer2_out_V_60_num_data_valid),
    .if_fifo_cap(layer2_out_V_60_fifo_cap),
    .if_empty_n(layer2_out_V_60_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_61_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_61),
    .if_full_n(layer2_out_V_61_full_n),
    .if_write(ap_channel_done_layer2_out_V_61),
    .if_dout(layer2_out_V_61_dout),
    .if_num_data_valid(layer2_out_V_61_num_data_valid),
    .if_fifo_cap(layer2_out_V_61_fifo_cap),
    .if_empty_n(layer2_out_V_61_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_62_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_62),
    .if_full_n(layer2_out_V_62_full_n),
    .if_write(ap_channel_done_layer2_out_V_62),
    .if_dout(layer2_out_V_62_dout),
    .if_num_data_valid(layer2_out_V_62_num_data_valid),
    .if_fifo_cap(layer2_out_V_62_fifo_cap),
    .if_empty_n(layer2_out_V_62_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_63_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_63),
    .if_full_n(layer2_out_V_63_full_n),
    .if_write(ap_channel_done_layer2_out_V_63),
    .if_dout(layer2_out_V_63_dout),
    .if_num_data_valid(layer2_out_V_63_num_data_valid),
    .if_fifo_cap(layer2_out_V_63_fifo_cap),
    .if_empty_n(layer2_out_V_63_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_0),
    .if_full_n(layer4_out_V_full_n),
    .if_write(ap_channel_done_layer4_out_V),
    .if_dout(layer4_out_V_dout),
    .if_num_data_valid(layer4_out_V_num_data_valid),
    .if_fifo_cap(layer4_out_V_fifo_cap),
    .if_empty_n(layer4_out_V_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_1),
    .if_full_n(layer4_out_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_V_1),
    .if_dout(layer4_out_V_1_dout),
    .if_num_data_valid(layer4_out_V_1_num_data_valid),
    .if_fifo_cap(layer4_out_V_1_fifo_cap),
    .if_empty_n(layer4_out_V_1_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_2),
    .if_full_n(layer4_out_V_2_full_n),
    .if_write(ap_channel_done_layer4_out_V_2),
    .if_dout(layer4_out_V_2_dout),
    .if_num_data_valid(layer4_out_V_2_num_data_valid),
    .if_fifo_cap(layer4_out_V_2_fifo_cap),
    .if_empty_n(layer4_out_V_2_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_3),
    .if_full_n(layer4_out_V_3_full_n),
    .if_write(ap_channel_done_layer4_out_V_3),
    .if_dout(layer4_out_V_3_dout),
    .if_num_data_valid(layer4_out_V_3_num_data_valid),
    .if_fifo_cap(layer4_out_V_3_fifo_cap),
    .if_empty_n(layer4_out_V_3_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_4),
    .if_full_n(layer4_out_V_4_full_n),
    .if_write(ap_channel_done_layer4_out_V_4),
    .if_dout(layer4_out_V_4_dout),
    .if_num_data_valid(layer4_out_V_4_num_data_valid),
    .if_fifo_cap(layer4_out_V_4_fifo_cap),
    .if_empty_n(layer4_out_V_4_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_5),
    .if_full_n(layer4_out_V_5_full_n),
    .if_write(ap_channel_done_layer4_out_V_5),
    .if_dout(layer4_out_V_5_dout),
    .if_num_data_valid(layer4_out_V_5_num_data_valid),
    .if_fifo_cap(layer4_out_V_5_fifo_cap),
    .if_empty_n(layer4_out_V_5_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_6),
    .if_full_n(layer4_out_V_6_full_n),
    .if_write(ap_channel_done_layer4_out_V_6),
    .if_dout(layer4_out_V_6_dout),
    .if_num_data_valid(layer4_out_V_6_num_data_valid),
    .if_fifo_cap(layer4_out_V_6_fifo_cap),
    .if_empty_n(layer4_out_V_6_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_7),
    .if_full_n(layer4_out_V_7_full_n),
    .if_write(ap_channel_done_layer4_out_V_7),
    .if_dout(layer4_out_V_7_dout),
    .if_num_data_valid(layer4_out_V_7_num_data_valid),
    .if_fifo_cap(layer4_out_V_7_fifo_cap),
    .if_empty_n(layer4_out_V_7_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_8),
    .if_full_n(layer4_out_V_8_full_n),
    .if_write(ap_channel_done_layer4_out_V_8),
    .if_dout(layer4_out_V_8_dout),
    .if_num_data_valid(layer4_out_V_8_num_data_valid),
    .if_fifo_cap(layer4_out_V_8_fifo_cap),
    .if_empty_n(layer4_out_V_8_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_9),
    .if_full_n(layer4_out_V_9_full_n),
    .if_write(ap_channel_done_layer4_out_V_9),
    .if_dout(layer4_out_V_9_dout),
    .if_num_data_valid(layer4_out_V_9_num_data_valid),
    .if_fifo_cap(layer4_out_V_9_fifo_cap),
    .if_empty_n(layer4_out_V_9_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_10),
    .if_full_n(layer4_out_V_10_full_n),
    .if_write(ap_channel_done_layer4_out_V_10),
    .if_dout(layer4_out_V_10_dout),
    .if_num_data_valid(layer4_out_V_10_num_data_valid),
    .if_fifo_cap(layer4_out_V_10_fifo_cap),
    .if_empty_n(layer4_out_V_10_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_11),
    .if_full_n(layer4_out_V_11_full_n),
    .if_write(ap_channel_done_layer4_out_V_11),
    .if_dout(layer4_out_V_11_dout),
    .if_num_data_valid(layer4_out_V_11_num_data_valid),
    .if_fifo_cap(layer4_out_V_11_fifo_cap),
    .if_empty_n(layer4_out_V_11_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_12),
    .if_full_n(layer4_out_V_12_full_n),
    .if_write(ap_channel_done_layer4_out_V_12),
    .if_dout(layer4_out_V_12_dout),
    .if_num_data_valid(layer4_out_V_12_num_data_valid),
    .if_fifo_cap(layer4_out_V_12_fifo_cap),
    .if_empty_n(layer4_out_V_12_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_13),
    .if_full_n(layer4_out_V_13_full_n),
    .if_write(ap_channel_done_layer4_out_V_13),
    .if_dout(layer4_out_V_13_dout),
    .if_num_data_valid(layer4_out_V_13_num_data_valid),
    .if_fifo_cap(layer4_out_V_13_fifo_cap),
    .if_empty_n(layer4_out_V_13_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_14),
    .if_full_n(layer4_out_V_14_full_n),
    .if_write(ap_channel_done_layer4_out_V_14),
    .if_dout(layer4_out_V_14_dout),
    .if_num_data_valid(layer4_out_V_14_num_data_valid),
    .if_fifo_cap(layer4_out_V_14_fifo_cap),
    .if_empty_n(layer4_out_V_14_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_15),
    .if_full_n(layer4_out_V_15_full_n),
    .if_write(ap_channel_done_layer4_out_V_15),
    .if_dout(layer4_out_V_15_dout),
    .if_num_data_valid(layer4_out_V_15_num_data_valid),
    .if_fifo_cap(layer4_out_V_15_fifo_cap),
    .if_empty_n(layer4_out_V_15_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_16),
    .if_full_n(layer4_out_V_16_full_n),
    .if_write(ap_channel_done_layer4_out_V_16),
    .if_dout(layer4_out_V_16_dout),
    .if_num_data_valid(layer4_out_V_16_num_data_valid),
    .if_fifo_cap(layer4_out_V_16_fifo_cap),
    .if_empty_n(layer4_out_V_16_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_17),
    .if_full_n(layer4_out_V_17_full_n),
    .if_write(ap_channel_done_layer4_out_V_17),
    .if_dout(layer4_out_V_17_dout),
    .if_num_data_valid(layer4_out_V_17_num_data_valid),
    .if_fifo_cap(layer4_out_V_17_fifo_cap),
    .if_empty_n(layer4_out_V_17_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_18),
    .if_full_n(layer4_out_V_18_full_n),
    .if_write(ap_channel_done_layer4_out_V_18),
    .if_dout(layer4_out_V_18_dout),
    .if_num_data_valid(layer4_out_V_18_num_data_valid),
    .if_fifo_cap(layer4_out_V_18_fifo_cap),
    .if_empty_n(layer4_out_V_18_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_19),
    .if_full_n(layer4_out_V_19_full_n),
    .if_write(ap_channel_done_layer4_out_V_19),
    .if_dout(layer4_out_V_19_dout),
    .if_num_data_valid(layer4_out_V_19_num_data_valid),
    .if_fifo_cap(layer4_out_V_19_fifo_cap),
    .if_empty_n(layer4_out_V_19_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_20),
    .if_full_n(layer4_out_V_20_full_n),
    .if_write(ap_channel_done_layer4_out_V_20),
    .if_dout(layer4_out_V_20_dout),
    .if_num_data_valid(layer4_out_V_20_num_data_valid),
    .if_fifo_cap(layer4_out_V_20_fifo_cap),
    .if_empty_n(layer4_out_V_20_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_21),
    .if_full_n(layer4_out_V_21_full_n),
    .if_write(ap_channel_done_layer4_out_V_21),
    .if_dout(layer4_out_V_21_dout),
    .if_num_data_valid(layer4_out_V_21_num_data_valid),
    .if_fifo_cap(layer4_out_V_21_fifo_cap),
    .if_empty_n(layer4_out_V_21_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_22),
    .if_full_n(layer4_out_V_22_full_n),
    .if_write(ap_channel_done_layer4_out_V_22),
    .if_dout(layer4_out_V_22_dout),
    .if_num_data_valid(layer4_out_V_22_num_data_valid),
    .if_fifo_cap(layer4_out_V_22_fifo_cap),
    .if_empty_n(layer4_out_V_22_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_23),
    .if_full_n(layer4_out_V_23_full_n),
    .if_write(ap_channel_done_layer4_out_V_23),
    .if_dout(layer4_out_V_23_dout),
    .if_num_data_valid(layer4_out_V_23_num_data_valid),
    .if_fifo_cap(layer4_out_V_23_fifo_cap),
    .if_empty_n(layer4_out_V_23_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_24),
    .if_full_n(layer4_out_V_24_full_n),
    .if_write(ap_channel_done_layer4_out_V_24),
    .if_dout(layer4_out_V_24_dout),
    .if_num_data_valid(layer4_out_V_24_num_data_valid),
    .if_fifo_cap(layer4_out_V_24_fifo_cap),
    .if_empty_n(layer4_out_V_24_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_25),
    .if_full_n(layer4_out_V_25_full_n),
    .if_write(ap_channel_done_layer4_out_V_25),
    .if_dout(layer4_out_V_25_dout),
    .if_num_data_valid(layer4_out_V_25_num_data_valid),
    .if_fifo_cap(layer4_out_V_25_fifo_cap),
    .if_empty_n(layer4_out_V_25_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_26),
    .if_full_n(layer4_out_V_26_full_n),
    .if_write(ap_channel_done_layer4_out_V_26),
    .if_dout(layer4_out_V_26_dout),
    .if_num_data_valid(layer4_out_V_26_num_data_valid),
    .if_fifo_cap(layer4_out_V_26_fifo_cap),
    .if_empty_n(layer4_out_V_26_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_27),
    .if_full_n(layer4_out_V_27_full_n),
    .if_write(ap_channel_done_layer4_out_V_27),
    .if_dout(layer4_out_V_27_dout),
    .if_num_data_valid(layer4_out_V_27_num_data_valid),
    .if_fifo_cap(layer4_out_V_27_fifo_cap),
    .if_empty_n(layer4_out_V_27_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_28),
    .if_full_n(layer4_out_V_28_full_n),
    .if_write(ap_channel_done_layer4_out_V_28),
    .if_dout(layer4_out_V_28_dout),
    .if_num_data_valid(layer4_out_V_28_num_data_valid),
    .if_fifo_cap(layer4_out_V_28_fifo_cap),
    .if_empty_n(layer4_out_V_28_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_29),
    .if_full_n(layer4_out_V_29_full_n),
    .if_write(ap_channel_done_layer4_out_V_29),
    .if_dout(layer4_out_V_29_dout),
    .if_num_data_valid(layer4_out_V_29_num_data_valid),
    .if_fifo_cap(layer4_out_V_29_fifo_cap),
    .if_empty_n(layer4_out_V_29_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_30),
    .if_full_n(layer4_out_V_30_full_n),
    .if_write(ap_channel_done_layer4_out_V_30),
    .if_dout(layer4_out_V_30_dout),
    .if_num_data_valid(layer4_out_V_30_num_data_valid),
    .if_fifo_cap(layer4_out_V_30_fifo_cap),
    .if_empty_n(layer4_out_V_30_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_31),
    .if_full_n(layer4_out_V_31_full_n),
    .if_write(ap_channel_done_layer4_out_V_31),
    .if_dout(layer4_out_V_31_dout),
    .if_num_data_valid(layer4_out_V_31_num_data_valid),
    .if_fifo_cap(layer4_out_V_31_fifo_cap),
    .if_empty_n(layer4_out_V_31_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_32_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_32),
    .if_full_n(layer4_out_V_32_full_n),
    .if_write(ap_channel_done_layer4_out_V_32),
    .if_dout(layer4_out_V_32_dout),
    .if_num_data_valid(layer4_out_V_32_num_data_valid),
    .if_fifo_cap(layer4_out_V_32_fifo_cap),
    .if_empty_n(layer4_out_V_32_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_33_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_33),
    .if_full_n(layer4_out_V_33_full_n),
    .if_write(ap_channel_done_layer4_out_V_33),
    .if_dout(layer4_out_V_33_dout),
    .if_num_data_valid(layer4_out_V_33_num_data_valid),
    .if_fifo_cap(layer4_out_V_33_fifo_cap),
    .if_empty_n(layer4_out_V_33_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_34_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_34),
    .if_full_n(layer4_out_V_34_full_n),
    .if_write(ap_channel_done_layer4_out_V_34),
    .if_dout(layer4_out_V_34_dout),
    .if_num_data_valid(layer4_out_V_34_num_data_valid),
    .if_fifo_cap(layer4_out_V_34_fifo_cap),
    .if_empty_n(layer4_out_V_34_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_35_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_35),
    .if_full_n(layer4_out_V_35_full_n),
    .if_write(ap_channel_done_layer4_out_V_35),
    .if_dout(layer4_out_V_35_dout),
    .if_num_data_valid(layer4_out_V_35_num_data_valid),
    .if_fifo_cap(layer4_out_V_35_fifo_cap),
    .if_empty_n(layer4_out_V_35_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_36_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_36),
    .if_full_n(layer4_out_V_36_full_n),
    .if_write(ap_channel_done_layer4_out_V_36),
    .if_dout(layer4_out_V_36_dout),
    .if_num_data_valid(layer4_out_V_36_num_data_valid),
    .if_fifo_cap(layer4_out_V_36_fifo_cap),
    .if_empty_n(layer4_out_V_36_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_37_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_37),
    .if_full_n(layer4_out_V_37_full_n),
    .if_write(ap_channel_done_layer4_out_V_37),
    .if_dout(layer4_out_V_37_dout),
    .if_num_data_valid(layer4_out_V_37_num_data_valid),
    .if_fifo_cap(layer4_out_V_37_fifo_cap),
    .if_empty_n(layer4_out_V_37_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_38_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_38),
    .if_full_n(layer4_out_V_38_full_n),
    .if_write(ap_channel_done_layer4_out_V_38),
    .if_dout(layer4_out_V_38_dout),
    .if_num_data_valid(layer4_out_V_38_num_data_valid),
    .if_fifo_cap(layer4_out_V_38_fifo_cap),
    .if_empty_n(layer4_out_V_38_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_39_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_39),
    .if_full_n(layer4_out_V_39_full_n),
    .if_write(ap_channel_done_layer4_out_V_39),
    .if_dout(layer4_out_V_39_dout),
    .if_num_data_valid(layer4_out_V_39_num_data_valid),
    .if_fifo_cap(layer4_out_V_39_fifo_cap),
    .if_empty_n(layer4_out_V_39_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_40_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_40),
    .if_full_n(layer4_out_V_40_full_n),
    .if_write(ap_channel_done_layer4_out_V_40),
    .if_dout(layer4_out_V_40_dout),
    .if_num_data_valid(layer4_out_V_40_num_data_valid),
    .if_fifo_cap(layer4_out_V_40_fifo_cap),
    .if_empty_n(layer4_out_V_40_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_41_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_41),
    .if_full_n(layer4_out_V_41_full_n),
    .if_write(ap_channel_done_layer4_out_V_41),
    .if_dout(layer4_out_V_41_dout),
    .if_num_data_valid(layer4_out_V_41_num_data_valid),
    .if_fifo_cap(layer4_out_V_41_fifo_cap),
    .if_empty_n(layer4_out_V_41_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_42_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_42),
    .if_full_n(layer4_out_V_42_full_n),
    .if_write(ap_channel_done_layer4_out_V_42),
    .if_dout(layer4_out_V_42_dout),
    .if_num_data_valid(layer4_out_V_42_num_data_valid),
    .if_fifo_cap(layer4_out_V_42_fifo_cap),
    .if_empty_n(layer4_out_V_42_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_43_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_43),
    .if_full_n(layer4_out_V_43_full_n),
    .if_write(ap_channel_done_layer4_out_V_43),
    .if_dout(layer4_out_V_43_dout),
    .if_num_data_valid(layer4_out_V_43_num_data_valid),
    .if_fifo_cap(layer4_out_V_43_fifo_cap),
    .if_empty_n(layer4_out_V_43_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_44_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_44),
    .if_full_n(layer4_out_V_44_full_n),
    .if_write(ap_channel_done_layer4_out_V_44),
    .if_dout(layer4_out_V_44_dout),
    .if_num_data_valid(layer4_out_V_44_num_data_valid),
    .if_fifo_cap(layer4_out_V_44_fifo_cap),
    .if_empty_n(layer4_out_V_44_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_45_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_45),
    .if_full_n(layer4_out_V_45_full_n),
    .if_write(ap_channel_done_layer4_out_V_45),
    .if_dout(layer4_out_V_45_dout),
    .if_num_data_valid(layer4_out_V_45_num_data_valid),
    .if_fifo_cap(layer4_out_V_45_fifo_cap),
    .if_empty_n(layer4_out_V_45_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_46_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_46),
    .if_full_n(layer4_out_V_46_full_n),
    .if_write(ap_channel_done_layer4_out_V_46),
    .if_dout(layer4_out_V_46_dout),
    .if_num_data_valid(layer4_out_V_46_num_data_valid),
    .if_fifo_cap(layer4_out_V_46_fifo_cap),
    .if_empty_n(layer4_out_V_46_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_47_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_47),
    .if_full_n(layer4_out_V_47_full_n),
    .if_write(ap_channel_done_layer4_out_V_47),
    .if_dout(layer4_out_V_47_dout),
    .if_num_data_valid(layer4_out_V_47_num_data_valid),
    .if_fifo_cap(layer4_out_V_47_fifo_cap),
    .if_empty_n(layer4_out_V_47_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_48_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_48),
    .if_full_n(layer4_out_V_48_full_n),
    .if_write(ap_channel_done_layer4_out_V_48),
    .if_dout(layer4_out_V_48_dout),
    .if_num_data_valid(layer4_out_V_48_num_data_valid),
    .if_fifo_cap(layer4_out_V_48_fifo_cap),
    .if_empty_n(layer4_out_V_48_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_49_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_49),
    .if_full_n(layer4_out_V_49_full_n),
    .if_write(ap_channel_done_layer4_out_V_49),
    .if_dout(layer4_out_V_49_dout),
    .if_num_data_valid(layer4_out_V_49_num_data_valid),
    .if_fifo_cap(layer4_out_V_49_fifo_cap),
    .if_empty_n(layer4_out_V_49_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_50_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_50),
    .if_full_n(layer4_out_V_50_full_n),
    .if_write(ap_channel_done_layer4_out_V_50),
    .if_dout(layer4_out_V_50_dout),
    .if_num_data_valid(layer4_out_V_50_num_data_valid),
    .if_fifo_cap(layer4_out_V_50_fifo_cap),
    .if_empty_n(layer4_out_V_50_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_51_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_51),
    .if_full_n(layer4_out_V_51_full_n),
    .if_write(ap_channel_done_layer4_out_V_51),
    .if_dout(layer4_out_V_51_dout),
    .if_num_data_valid(layer4_out_V_51_num_data_valid),
    .if_fifo_cap(layer4_out_V_51_fifo_cap),
    .if_empty_n(layer4_out_V_51_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_52_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_52),
    .if_full_n(layer4_out_V_52_full_n),
    .if_write(ap_channel_done_layer4_out_V_52),
    .if_dout(layer4_out_V_52_dout),
    .if_num_data_valid(layer4_out_V_52_num_data_valid),
    .if_fifo_cap(layer4_out_V_52_fifo_cap),
    .if_empty_n(layer4_out_V_52_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_53_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_53),
    .if_full_n(layer4_out_V_53_full_n),
    .if_write(ap_channel_done_layer4_out_V_53),
    .if_dout(layer4_out_V_53_dout),
    .if_num_data_valid(layer4_out_V_53_num_data_valid),
    .if_fifo_cap(layer4_out_V_53_fifo_cap),
    .if_empty_n(layer4_out_V_53_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_54_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_54),
    .if_full_n(layer4_out_V_54_full_n),
    .if_write(ap_channel_done_layer4_out_V_54),
    .if_dout(layer4_out_V_54_dout),
    .if_num_data_valid(layer4_out_V_54_num_data_valid),
    .if_fifo_cap(layer4_out_V_54_fifo_cap),
    .if_empty_n(layer4_out_V_54_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_55_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_55),
    .if_full_n(layer4_out_V_55_full_n),
    .if_write(ap_channel_done_layer4_out_V_55),
    .if_dout(layer4_out_V_55_dout),
    .if_num_data_valid(layer4_out_V_55_num_data_valid),
    .if_fifo_cap(layer4_out_V_55_fifo_cap),
    .if_empty_n(layer4_out_V_55_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_56_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_56),
    .if_full_n(layer4_out_V_56_full_n),
    .if_write(ap_channel_done_layer4_out_V_56),
    .if_dout(layer4_out_V_56_dout),
    .if_num_data_valid(layer4_out_V_56_num_data_valid),
    .if_fifo_cap(layer4_out_V_56_fifo_cap),
    .if_empty_n(layer4_out_V_56_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_57_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_57),
    .if_full_n(layer4_out_V_57_full_n),
    .if_write(ap_channel_done_layer4_out_V_57),
    .if_dout(layer4_out_V_57_dout),
    .if_num_data_valid(layer4_out_V_57_num_data_valid),
    .if_fifo_cap(layer4_out_V_57_fifo_cap),
    .if_empty_n(layer4_out_V_57_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_58_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_58),
    .if_full_n(layer4_out_V_58_full_n),
    .if_write(ap_channel_done_layer4_out_V_58),
    .if_dout(layer4_out_V_58_dout),
    .if_num_data_valid(layer4_out_V_58_num_data_valid),
    .if_fifo_cap(layer4_out_V_58_fifo_cap),
    .if_empty_n(layer4_out_V_58_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_59_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_59),
    .if_full_n(layer4_out_V_59_full_n),
    .if_write(ap_channel_done_layer4_out_V_59),
    .if_dout(layer4_out_V_59_dout),
    .if_num_data_valid(layer4_out_V_59_num_data_valid),
    .if_fifo_cap(layer4_out_V_59_fifo_cap),
    .if_empty_n(layer4_out_V_59_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_60_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_60),
    .if_full_n(layer4_out_V_60_full_n),
    .if_write(ap_channel_done_layer4_out_V_60),
    .if_dout(layer4_out_V_60_dout),
    .if_num_data_valid(layer4_out_V_60_num_data_valid),
    .if_fifo_cap(layer4_out_V_60_fifo_cap),
    .if_empty_n(layer4_out_V_60_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_61_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_61),
    .if_full_n(layer4_out_V_61_full_n),
    .if_write(ap_channel_done_layer4_out_V_61),
    .if_dout(layer4_out_V_61_dout),
    .if_num_data_valid(layer4_out_V_61_num_data_valid),
    .if_fifo_cap(layer4_out_V_61_fifo_cap),
    .if_empty_n(layer4_out_V_61_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_62_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_62),
    .if_full_n(layer4_out_V_62_full_n),
    .if_write(ap_channel_done_layer4_out_V_62),
    .if_dout(layer4_out_V_62_dout),
    .if_num_data_valid(layer4_out_V_62_num_data_valid),
    .if_fifo_cap(layer4_out_V_62_fifo_cap),
    .if_empty_n(layer4_out_V_62_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_63_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_63),
    .if_full_n(layer4_out_V_63_full_n),
    .if_write(ap_channel_done_layer4_out_V_63),
    .if_dout(layer4_out_V_63_dout),
    .if_num_data_valid(layer4_out_V_63_num_data_valid),
    .if_fifo_cap(layer4_out_V_63_fifo_cap),
    .if_empty_n(layer4_out_V_63_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer5_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_0),
    .if_full_n(layer5_out_V_full_n),
    .if_write(ap_channel_done_layer5_out_V),
    .if_dout(layer5_out_V_dout),
    .if_num_data_valid(layer5_out_V_num_data_valid),
    .if_fifo_cap(layer5_out_V_fifo_cap),
    .if_empty_n(layer5_out_V_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer5_out_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_1),
    .if_full_n(layer5_out_V_1_full_n),
    .if_write(ap_channel_done_layer5_out_V_1),
    .if_dout(layer5_out_V_1_dout),
    .if_num_data_valid(layer5_out_V_1_num_data_valid),
    .if_fifo_cap(layer5_out_V_1_fifo_cap),
    .if_empty_n(layer5_out_V_1_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer5_out_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_2),
    .if_full_n(layer5_out_V_2_full_n),
    .if_write(ap_channel_done_layer5_out_V_2),
    .if_dout(layer5_out_V_2_dout),
    .if_num_data_valid(layer5_out_V_2_num_data_valid),
    .if_fifo_cap(layer5_out_V_2_fifo_cap),
    .if_empty_n(layer5_out_V_2_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer5_out_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_3),
    .if_full_n(layer5_out_V_3_full_n),
    .if_write(ap_channel_done_layer5_out_V_3),
    .if_dout(layer5_out_V_3_dout),
    .if_num_data_valid(layer5_out_V_3_num_data_valid),
    .if_fifo_cap(layer5_out_V_3_fifo_cap),
    .if_empty_n(layer5_out_V_3_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer5_out_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_4),
    .if_full_n(layer5_out_V_4_full_n),
    .if_write(ap_channel_done_layer5_out_V_4),
    .if_dout(layer5_out_V_4_dout),
    .if_num_data_valid(layer5_out_V_4_num_data_valid),
    .if_fifo_cap(layer5_out_V_4_fifo_cap),
    .if_empty_n(layer5_out_V_4_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer5_out_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_5),
    .if_full_n(layer5_out_V_5_full_n),
    .if_write(ap_channel_done_layer5_out_V_5),
    .if_dout(layer5_out_V_5_dout),
    .if_num_data_valid(layer5_out_V_5_num_data_valid),
    .if_fifo_cap(layer5_out_V_5_fifo_cap),
    .if_empty_n(layer5_out_V_5_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer5_out_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_6),
    .if_full_n(layer5_out_V_6_full_n),
    .if_write(ap_channel_done_layer5_out_V_6),
    .if_dout(layer5_out_V_6_dout),
    .if_num_data_valid(layer5_out_V_6_num_data_valid),
    .if_fifo_cap(layer5_out_V_6_fifo_cap),
    .if_empty_n(layer5_out_V_6_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer5_out_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_7),
    .if_full_n(layer5_out_V_7_full_n),
    .if_write(ap_channel_done_layer5_out_V_7),
    .if_dout(layer5_out_V_7_dout),
    .if_num_data_valid(layer5_out_V_7_num_data_valid),
    .if_fifo_cap(layer5_out_V_7_fifo_cap),
    .if_empty_n(layer5_out_V_7_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer5_out_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_8),
    .if_full_n(layer5_out_V_8_full_n),
    .if_write(ap_channel_done_layer5_out_V_8),
    .if_dout(layer5_out_V_8_dout),
    .if_num_data_valid(layer5_out_V_8_num_data_valid),
    .if_fifo_cap(layer5_out_V_8_fifo_cap),
    .if_empty_n(layer5_out_V_8_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer5_out_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_9),
    .if_full_n(layer5_out_V_9_full_n),
    .if_write(ap_channel_done_layer5_out_V_9),
    .if_dout(layer5_out_V_9_dout),
    .if_num_data_valid(layer5_out_V_9_num_data_valid),
    .if_fifo_cap(layer5_out_V_9_fifo_cap),
    .if_empty_n(layer5_out_V_9_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer5_out_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_10),
    .if_full_n(layer5_out_V_10_full_n),
    .if_write(ap_channel_done_layer5_out_V_10),
    .if_dout(layer5_out_V_10_dout),
    .if_num_data_valid(layer5_out_V_10_num_data_valid),
    .if_fifo_cap(layer5_out_V_10_fifo_cap),
    .if_empty_n(layer5_out_V_10_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer5_out_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_11),
    .if_full_n(layer5_out_V_11_full_n),
    .if_write(ap_channel_done_layer5_out_V_11),
    .if_dout(layer5_out_V_11_dout),
    .if_num_data_valid(layer5_out_V_11_num_data_valid),
    .if_fifo_cap(layer5_out_V_11_fifo_cap),
    .if_empty_n(layer5_out_V_11_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer5_out_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_12),
    .if_full_n(layer5_out_V_12_full_n),
    .if_write(ap_channel_done_layer5_out_V_12),
    .if_dout(layer5_out_V_12_dout),
    .if_num_data_valid(layer5_out_V_12_num_data_valid),
    .if_fifo_cap(layer5_out_V_12_fifo_cap),
    .if_empty_n(layer5_out_V_12_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer5_out_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_13),
    .if_full_n(layer5_out_V_13_full_n),
    .if_write(ap_channel_done_layer5_out_V_13),
    .if_dout(layer5_out_V_13_dout),
    .if_num_data_valid(layer5_out_V_13_num_data_valid),
    .if_fifo_cap(layer5_out_V_13_fifo_cap),
    .if_empty_n(layer5_out_V_13_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer5_out_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_14),
    .if_full_n(layer5_out_V_14_full_n),
    .if_write(ap_channel_done_layer5_out_V_14),
    .if_dout(layer5_out_V_14_dout),
    .if_num_data_valid(layer5_out_V_14_num_data_valid),
    .if_fifo_cap(layer5_out_V_14_fifo_cap),
    .if_empty_n(layer5_out_V_14_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer5_out_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_15),
    .if_full_n(layer5_out_V_15_full_n),
    .if_write(ap_channel_done_layer5_out_V_15),
    .if_dout(layer5_out_V_15_dout),
    .if_num_data_valid(layer5_out_V_15_num_data_valid),
    .if_fifo_cap(layer5_out_V_15_fifo_cap),
    .if_empty_n(layer5_out_V_15_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer5_out_V_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_16),
    .if_full_n(layer5_out_V_16_full_n),
    .if_write(ap_channel_done_layer5_out_V_16),
    .if_dout(layer5_out_V_16_dout),
    .if_num_data_valid(layer5_out_V_16_num_data_valid),
    .if_fifo_cap(layer5_out_V_16_fifo_cap),
    .if_empty_n(layer5_out_V_16_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer5_out_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_17),
    .if_full_n(layer5_out_V_17_full_n),
    .if_write(ap_channel_done_layer5_out_V_17),
    .if_dout(layer5_out_V_17_dout),
    .if_num_data_valid(layer5_out_V_17_num_data_valid),
    .if_fifo_cap(layer5_out_V_17_fifo_cap),
    .if_empty_n(layer5_out_V_17_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer5_out_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_18),
    .if_full_n(layer5_out_V_18_full_n),
    .if_write(ap_channel_done_layer5_out_V_18),
    .if_dout(layer5_out_V_18_dout),
    .if_num_data_valid(layer5_out_V_18_num_data_valid),
    .if_fifo_cap(layer5_out_V_18_fifo_cap),
    .if_empty_n(layer5_out_V_18_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer5_out_V_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_19),
    .if_full_n(layer5_out_V_19_full_n),
    .if_write(ap_channel_done_layer5_out_V_19),
    .if_dout(layer5_out_V_19_dout),
    .if_num_data_valid(layer5_out_V_19_num_data_valid),
    .if_fifo_cap(layer5_out_V_19_fifo_cap),
    .if_empty_n(layer5_out_V_19_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer5_out_V_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_20),
    .if_full_n(layer5_out_V_20_full_n),
    .if_write(ap_channel_done_layer5_out_V_20),
    .if_dout(layer5_out_V_20_dout),
    .if_num_data_valid(layer5_out_V_20_num_data_valid),
    .if_fifo_cap(layer5_out_V_20_fifo_cap),
    .if_empty_n(layer5_out_V_20_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer5_out_V_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_21),
    .if_full_n(layer5_out_V_21_full_n),
    .if_write(ap_channel_done_layer5_out_V_21),
    .if_dout(layer5_out_V_21_dout),
    .if_num_data_valid(layer5_out_V_21_num_data_valid),
    .if_fifo_cap(layer5_out_V_21_fifo_cap),
    .if_empty_n(layer5_out_V_21_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer5_out_V_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_22),
    .if_full_n(layer5_out_V_22_full_n),
    .if_write(ap_channel_done_layer5_out_V_22),
    .if_dout(layer5_out_V_22_dout),
    .if_num_data_valid(layer5_out_V_22_num_data_valid),
    .if_fifo_cap(layer5_out_V_22_fifo_cap),
    .if_empty_n(layer5_out_V_22_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer5_out_V_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_23),
    .if_full_n(layer5_out_V_23_full_n),
    .if_write(ap_channel_done_layer5_out_V_23),
    .if_dout(layer5_out_V_23_dout),
    .if_num_data_valid(layer5_out_V_23_num_data_valid),
    .if_fifo_cap(layer5_out_V_23_fifo_cap),
    .if_empty_n(layer5_out_V_23_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer5_out_V_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_24),
    .if_full_n(layer5_out_V_24_full_n),
    .if_write(ap_channel_done_layer5_out_V_24),
    .if_dout(layer5_out_V_24_dout),
    .if_num_data_valid(layer5_out_V_24_num_data_valid),
    .if_fifo_cap(layer5_out_V_24_fifo_cap),
    .if_empty_n(layer5_out_V_24_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer5_out_V_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_25),
    .if_full_n(layer5_out_V_25_full_n),
    .if_write(ap_channel_done_layer5_out_V_25),
    .if_dout(layer5_out_V_25_dout),
    .if_num_data_valid(layer5_out_V_25_num_data_valid),
    .if_fifo_cap(layer5_out_V_25_fifo_cap),
    .if_empty_n(layer5_out_V_25_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer5_out_V_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_26),
    .if_full_n(layer5_out_V_26_full_n),
    .if_write(ap_channel_done_layer5_out_V_26),
    .if_dout(layer5_out_V_26_dout),
    .if_num_data_valid(layer5_out_V_26_num_data_valid),
    .if_fifo_cap(layer5_out_V_26_fifo_cap),
    .if_empty_n(layer5_out_V_26_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer5_out_V_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_27),
    .if_full_n(layer5_out_V_27_full_n),
    .if_write(ap_channel_done_layer5_out_V_27),
    .if_dout(layer5_out_V_27_dout),
    .if_num_data_valid(layer5_out_V_27_num_data_valid),
    .if_fifo_cap(layer5_out_V_27_fifo_cap),
    .if_empty_n(layer5_out_V_27_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer5_out_V_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_28),
    .if_full_n(layer5_out_V_28_full_n),
    .if_write(ap_channel_done_layer5_out_V_28),
    .if_dout(layer5_out_V_28_dout),
    .if_num_data_valid(layer5_out_V_28_num_data_valid),
    .if_fifo_cap(layer5_out_V_28_fifo_cap),
    .if_empty_n(layer5_out_V_28_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer5_out_V_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_29),
    .if_full_n(layer5_out_V_29_full_n),
    .if_write(ap_channel_done_layer5_out_V_29),
    .if_dout(layer5_out_V_29_dout),
    .if_num_data_valid(layer5_out_V_29_num_data_valid),
    .if_fifo_cap(layer5_out_V_29_fifo_cap),
    .if_empty_n(layer5_out_V_29_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer5_out_V_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_30),
    .if_full_n(layer5_out_V_30_full_n),
    .if_write(ap_channel_done_layer5_out_V_30),
    .if_dout(layer5_out_V_30_dout),
    .if_num_data_valid(layer5_out_V_30_num_data_valid),
    .if_fifo_cap(layer5_out_V_30_fifo_cap),
    .if_empty_n(layer5_out_V_30_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer5_out_V_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return_31),
    .if_full_n(layer5_out_V_31_full_n),
    .if_write(ap_channel_done_layer5_out_V_31),
    .if_dout(layer5_out_V_31_dout),
    .if_num_data_valid(layer5_out_V_31_num_data_valid),
    .if_fifo_cap(layer5_out_V_31_fifo_cap),
    .if_empty_n(layer5_out_V_31_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer6_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_0),
    .if_full_n(layer6_out_V_full_n),
    .if_write(ap_channel_done_layer6_out_V),
    .if_dout(layer6_out_V_dout),
    .if_num_data_valid(layer6_out_V_num_data_valid),
    .if_fifo_cap(layer6_out_V_fifo_cap),
    .if_empty_n(layer6_out_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer6_out_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_1),
    .if_full_n(layer6_out_V_1_full_n),
    .if_write(ap_channel_done_layer6_out_V_1),
    .if_dout(layer6_out_V_1_dout),
    .if_num_data_valid(layer6_out_V_1_num_data_valid),
    .if_fifo_cap(layer6_out_V_1_fifo_cap),
    .if_empty_n(layer6_out_V_1_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer6_out_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_2),
    .if_full_n(layer6_out_V_2_full_n),
    .if_write(ap_channel_done_layer6_out_V_2),
    .if_dout(layer6_out_V_2_dout),
    .if_num_data_valid(layer6_out_V_2_num_data_valid),
    .if_fifo_cap(layer6_out_V_2_fifo_cap),
    .if_empty_n(layer6_out_V_2_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer6_out_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_3),
    .if_full_n(layer6_out_V_3_full_n),
    .if_write(ap_channel_done_layer6_out_V_3),
    .if_dout(layer6_out_V_3_dout),
    .if_num_data_valid(layer6_out_V_3_num_data_valid),
    .if_fifo_cap(layer6_out_V_3_fifo_cap),
    .if_empty_n(layer6_out_V_3_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer6_out_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_4),
    .if_full_n(layer6_out_V_4_full_n),
    .if_write(ap_channel_done_layer6_out_V_4),
    .if_dout(layer6_out_V_4_dout),
    .if_num_data_valid(layer6_out_V_4_num_data_valid),
    .if_fifo_cap(layer6_out_V_4_fifo_cap),
    .if_empty_n(layer6_out_V_4_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer6_out_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_5),
    .if_full_n(layer6_out_V_5_full_n),
    .if_write(ap_channel_done_layer6_out_V_5),
    .if_dout(layer6_out_V_5_dout),
    .if_num_data_valid(layer6_out_V_5_num_data_valid),
    .if_fifo_cap(layer6_out_V_5_fifo_cap),
    .if_empty_n(layer6_out_V_5_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer6_out_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_6),
    .if_full_n(layer6_out_V_6_full_n),
    .if_write(ap_channel_done_layer6_out_V_6),
    .if_dout(layer6_out_V_6_dout),
    .if_num_data_valid(layer6_out_V_6_num_data_valid),
    .if_fifo_cap(layer6_out_V_6_fifo_cap),
    .if_empty_n(layer6_out_V_6_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer6_out_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_7),
    .if_full_n(layer6_out_V_7_full_n),
    .if_write(ap_channel_done_layer6_out_V_7),
    .if_dout(layer6_out_V_7_dout),
    .if_num_data_valid(layer6_out_V_7_num_data_valid),
    .if_fifo_cap(layer6_out_V_7_fifo_cap),
    .if_empty_n(layer6_out_V_7_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer6_out_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_8),
    .if_full_n(layer6_out_V_8_full_n),
    .if_write(ap_channel_done_layer6_out_V_8),
    .if_dout(layer6_out_V_8_dout),
    .if_num_data_valid(layer6_out_V_8_num_data_valid),
    .if_fifo_cap(layer6_out_V_8_fifo_cap),
    .if_empty_n(layer6_out_V_8_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer6_out_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_9),
    .if_full_n(layer6_out_V_9_full_n),
    .if_write(ap_channel_done_layer6_out_V_9),
    .if_dout(layer6_out_V_9_dout),
    .if_num_data_valid(layer6_out_V_9_num_data_valid),
    .if_fifo_cap(layer6_out_V_9_fifo_cap),
    .if_empty_n(layer6_out_V_9_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer6_out_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_10),
    .if_full_n(layer6_out_V_10_full_n),
    .if_write(ap_channel_done_layer6_out_V_10),
    .if_dout(layer6_out_V_10_dout),
    .if_num_data_valid(layer6_out_V_10_num_data_valid),
    .if_fifo_cap(layer6_out_V_10_fifo_cap),
    .if_empty_n(layer6_out_V_10_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer6_out_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_11),
    .if_full_n(layer6_out_V_11_full_n),
    .if_write(ap_channel_done_layer6_out_V_11),
    .if_dout(layer6_out_V_11_dout),
    .if_num_data_valid(layer6_out_V_11_num_data_valid),
    .if_fifo_cap(layer6_out_V_11_fifo_cap),
    .if_empty_n(layer6_out_V_11_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer6_out_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_12),
    .if_full_n(layer6_out_V_12_full_n),
    .if_write(ap_channel_done_layer6_out_V_12),
    .if_dout(layer6_out_V_12_dout),
    .if_num_data_valid(layer6_out_V_12_num_data_valid),
    .if_fifo_cap(layer6_out_V_12_fifo_cap),
    .if_empty_n(layer6_out_V_12_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer6_out_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_13),
    .if_full_n(layer6_out_V_13_full_n),
    .if_write(ap_channel_done_layer6_out_V_13),
    .if_dout(layer6_out_V_13_dout),
    .if_num_data_valid(layer6_out_V_13_num_data_valid),
    .if_fifo_cap(layer6_out_V_13_fifo_cap),
    .if_empty_n(layer6_out_V_13_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer6_out_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_14),
    .if_full_n(layer6_out_V_14_full_n),
    .if_write(ap_channel_done_layer6_out_V_14),
    .if_dout(layer6_out_V_14_dout),
    .if_num_data_valid(layer6_out_V_14_num_data_valid),
    .if_fifo_cap(layer6_out_V_14_fifo_cap),
    .if_empty_n(layer6_out_V_14_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer6_out_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_15),
    .if_full_n(layer6_out_V_15_full_n),
    .if_write(ap_channel_done_layer6_out_V_15),
    .if_dout(layer6_out_V_15_dout),
    .if_num_data_valid(layer6_out_V_15_num_data_valid),
    .if_fifo_cap(layer6_out_V_15_fifo_cap),
    .if_empty_n(layer6_out_V_15_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer6_out_V_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_16),
    .if_full_n(layer6_out_V_16_full_n),
    .if_write(ap_channel_done_layer6_out_V_16),
    .if_dout(layer6_out_V_16_dout),
    .if_num_data_valid(layer6_out_V_16_num_data_valid),
    .if_fifo_cap(layer6_out_V_16_fifo_cap),
    .if_empty_n(layer6_out_V_16_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer6_out_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_17),
    .if_full_n(layer6_out_V_17_full_n),
    .if_write(ap_channel_done_layer6_out_V_17),
    .if_dout(layer6_out_V_17_dout),
    .if_num_data_valid(layer6_out_V_17_num_data_valid),
    .if_fifo_cap(layer6_out_V_17_fifo_cap),
    .if_empty_n(layer6_out_V_17_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer6_out_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_18),
    .if_full_n(layer6_out_V_18_full_n),
    .if_write(ap_channel_done_layer6_out_V_18),
    .if_dout(layer6_out_V_18_dout),
    .if_num_data_valid(layer6_out_V_18_num_data_valid),
    .if_fifo_cap(layer6_out_V_18_fifo_cap),
    .if_empty_n(layer6_out_V_18_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer6_out_V_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_19),
    .if_full_n(layer6_out_V_19_full_n),
    .if_write(ap_channel_done_layer6_out_V_19),
    .if_dout(layer6_out_V_19_dout),
    .if_num_data_valid(layer6_out_V_19_num_data_valid),
    .if_fifo_cap(layer6_out_V_19_fifo_cap),
    .if_empty_n(layer6_out_V_19_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer6_out_V_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_20),
    .if_full_n(layer6_out_V_20_full_n),
    .if_write(ap_channel_done_layer6_out_V_20),
    .if_dout(layer6_out_V_20_dout),
    .if_num_data_valid(layer6_out_V_20_num_data_valid),
    .if_fifo_cap(layer6_out_V_20_fifo_cap),
    .if_empty_n(layer6_out_V_20_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer6_out_V_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_21),
    .if_full_n(layer6_out_V_21_full_n),
    .if_write(ap_channel_done_layer6_out_V_21),
    .if_dout(layer6_out_V_21_dout),
    .if_num_data_valid(layer6_out_V_21_num_data_valid),
    .if_fifo_cap(layer6_out_V_21_fifo_cap),
    .if_empty_n(layer6_out_V_21_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer6_out_V_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_22),
    .if_full_n(layer6_out_V_22_full_n),
    .if_write(ap_channel_done_layer6_out_V_22),
    .if_dout(layer6_out_V_22_dout),
    .if_num_data_valid(layer6_out_V_22_num_data_valid),
    .if_fifo_cap(layer6_out_V_22_fifo_cap),
    .if_empty_n(layer6_out_V_22_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer6_out_V_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_23),
    .if_full_n(layer6_out_V_23_full_n),
    .if_write(ap_channel_done_layer6_out_V_23),
    .if_dout(layer6_out_V_23_dout),
    .if_num_data_valid(layer6_out_V_23_num_data_valid),
    .if_fifo_cap(layer6_out_V_23_fifo_cap),
    .if_empty_n(layer6_out_V_23_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer6_out_V_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_24),
    .if_full_n(layer6_out_V_24_full_n),
    .if_write(ap_channel_done_layer6_out_V_24),
    .if_dout(layer6_out_V_24_dout),
    .if_num_data_valid(layer6_out_V_24_num_data_valid),
    .if_fifo_cap(layer6_out_V_24_fifo_cap),
    .if_empty_n(layer6_out_V_24_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer6_out_V_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_25),
    .if_full_n(layer6_out_V_25_full_n),
    .if_write(ap_channel_done_layer6_out_V_25),
    .if_dout(layer6_out_V_25_dout),
    .if_num_data_valid(layer6_out_V_25_num_data_valid),
    .if_fifo_cap(layer6_out_V_25_fifo_cap),
    .if_empty_n(layer6_out_V_25_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer6_out_V_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_26),
    .if_full_n(layer6_out_V_26_full_n),
    .if_write(ap_channel_done_layer6_out_V_26),
    .if_dout(layer6_out_V_26_dout),
    .if_num_data_valid(layer6_out_V_26_num_data_valid),
    .if_fifo_cap(layer6_out_V_26_fifo_cap),
    .if_empty_n(layer6_out_V_26_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer6_out_V_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_27),
    .if_full_n(layer6_out_V_27_full_n),
    .if_write(ap_channel_done_layer6_out_V_27),
    .if_dout(layer6_out_V_27_dout),
    .if_num_data_valid(layer6_out_V_27_num_data_valid),
    .if_fifo_cap(layer6_out_V_27_fifo_cap),
    .if_empty_n(layer6_out_V_27_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer6_out_V_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_28),
    .if_full_n(layer6_out_V_28_full_n),
    .if_write(ap_channel_done_layer6_out_V_28),
    .if_dout(layer6_out_V_28_dout),
    .if_num_data_valid(layer6_out_V_28_num_data_valid),
    .if_fifo_cap(layer6_out_V_28_fifo_cap),
    .if_empty_n(layer6_out_V_28_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer6_out_V_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_29),
    .if_full_n(layer6_out_V_29_full_n),
    .if_write(ap_channel_done_layer6_out_V_29),
    .if_dout(layer6_out_V_29_dout),
    .if_num_data_valid(layer6_out_V_29_num_data_valid),
    .if_fifo_cap(layer6_out_V_29_fifo_cap),
    .if_empty_n(layer6_out_V_29_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer6_out_V_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_30),
    .if_full_n(layer6_out_V_30_full_n),
    .if_write(ap_channel_done_layer6_out_V_30),
    .if_dout(layer6_out_V_30_dout),
    .if_num_data_valid(layer6_out_V_30_num_data_valid),
    .if_fifo_cap(layer6_out_V_30_fifo_cap),
    .if_empty_n(layer6_out_V_30_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer6_out_V_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_return_31),
    .if_full_n(layer6_out_V_31_full_n),
    .if_write(ap_channel_done_layer6_out_V_31),
    .if_dout(layer6_out_V_31_dout),
    .if_num_data_valid(layer6_out_V_31_num_data_valid),
    .if_fifo_cap(layer6_out_V_31_fifo_cap),
    .if_empty_n(layer6_out_V_31_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer8_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_0),
    .if_full_n(layer8_out_V_full_n),
    .if_write(ap_channel_done_layer8_out_V),
    .if_dout(layer8_out_V_dout),
    .if_num_data_valid(layer8_out_V_num_data_valid),
    .if_fifo_cap(layer8_out_V_fifo_cap),
    .if_empty_n(layer8_out_V_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer8_out_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_1),
    .if_full_n(layer8_out_V_1_full_n),
    .if_write(ap_channel_done_layer8_out_V_1),
    .if_dout(layer8_out_V_1_dout),
    .if_num_data_valid(layer8_out_V_1_num_data_valid),
    .if_fifo_cap(layer8_out_V_1_fifo_cap),
    .if_empty_n(layer8_out_V_1_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer8_out_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_2),
    .if_full_n(layer8_out_V_2_full_n),
    .if_write(ap_channel_done_layer8_out_V_2),
    .if_dout(layer8_out_V_2_dout),
    .if_num_data_valid(layer8_out_V_2_num_data_valid),
    .if_fifo_cap(layer8_out_V_2_fifo_cap),
    .if_empty_n(layer8_out_V_2_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer8_out_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_3),
    .if_full_n(layer8_out_V_3_full_n),
    .if_write(ap_channel_done_layer8_out_V_3),
    .if_dout(layer8_out_V_3_dout),
    .if_num_data_valid(layer8_out_V_3_num_data_valid),
    .if_fifo_cap(layer8_out_V_3_fifo_cap),
    .if_empty_n(layer8_out_V_3_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer8_out_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_4),
    .if_full_n(layer8_out_V_4_full_n),
    .if_write(ap_channel_done_layer8_out_V_4),
    .if_dout(layer8_out_V_4_dout),
    .if_num_data_valid(layer8_out_V_4_num_data_valid),
    .if_fifo_cap(layer8_out_V_4_fifo_cap),
    .if_empty_n(layer8_out_V_4_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer8_out_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_5),
    .if_full_n(layer8_out_V_5_full_n),
    .if_write(ap_channel_done_layer8_out_V_5),
    .if_dout(layer8_out_V_5_dout),
    .if_num_data_valid(layer8_out_V_5_num_data_valid),
    .if_fifo_cap(layer8_out_V_5_fifo_cap),
    .if_empty_n(layer8_out_V_5_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer8_out_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_6),
    .if_full_n(layer8_out_V_6_full_n),
    .if_write(ap_channel_done_layer8_out_V_6),
    .if_dout(layer8_out_V_6_dout),
    .if_num_data_valid(layer8_out_V_6_num_data_valid),
    .if_fifo_cap(layer8_out_V_6_fifo_cap),
    .if_empty_n(layer8_out_V_6_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer8_out_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_7),
    .if_full_n(layer8_out_V_7_full_n),
    .if_write(ap_channel_done_layer8_out_V_7),
    .if_dout(layer8_out_V_7_dout),
    .if_num_data_valid(layer8_out_V_7_num_data_valid),
    .if_fifo_cap(layer8_out_V_7_fifo_cap),
    .if_empty_n(layer8_out_V_7_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer8_out_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_8),
    .if_full_n(layer8_out_V_8_full_n),
    .if_write(ap_channel_done_layer8_out_V_8),
    .if_dout(layer8_out_V_8_dout),
    .if_num_data_valid(layer8_out_V_8_num_data_valid),
    .if_fifo_cap(layer8_out_V_8_fifo_cap),
    .if_empty_n(layer8_out_V_8_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer8_out_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_9),
    .if_full_n(layer8_out_V_9_full_n),
    .if_write(ap_channel_done_layer8_out_V_9),
    .if_dout(layer8_out_V_9_dout),
    .if_num_data_valid(layer8_out_V_9_num_data_valid),
    .if_fifo_cap(layer8_out_V_9_fifo_cap),
    .if_empty_n(layer8_out_V_9_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer8_out_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_10),
    .if_full_n(layer8_out_V_10_full_n),
    .if_write(ap_channel_done_layer8_out_V_10),
    .if_dout(layer8_out_V_10_dout),
    .if_num_data_valid(layer8_out_V_10_num_data_valid),
    .if_fifo_cap(layer8_out_V_10_fifo_cap),
    .if_empty_n(layer8_out_V_10_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer8_out_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_11),
    .if_full_n(layer8_out_V_11_full_n),
    .if_write(ap_channel_done_layer8_out_V_11),
    .if_dout(layer8_out_V_11_dout),
    .if_num_data_valid(layer8_out_V_11_num_data_valid),
    .if_fifo_cap(layer8_out_V_11_fifo_cap),
    .if_empty_n(layer8_out_V_11_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer8_out_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_12),
    .if_full_n(layer8_out_V_12_full_n),
    .if_write(ap_channel_done_layer8_out_V_12),
    .if_dout(layer8_out_V_12_dout),
    .if_num_data_valid(layer8_out_V_12_num_data_valid),
    .if_fifo_cap(layer8_out_V_12_fifo_cap),
    .if_empty_n(layer8_out_V_12_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer8_out_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_13),
    .if_full_n(layer8_out_V_13_full_n),
    .if_write(ap_channel_done_layer8_out_V_13),
    .if_dout(layer8_out_V_13_dout),
    .if_num_data_valid(layer8_out_V_13_num_data_valid),
    .if_fifo_cap(layer8_out_V_13_fifo_cap),
    .if_empty_n(layer8_out_V_13_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer8_out_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_14),
    .if_full_n(layer8_out_V_14_full_n),
    .if_write(ap_channel_done_layer8_out_V_14),
    .if_dout(layer8_out_V_14_dout),
    .if_num_data_valid(layer8_out_V_14_num_data_valid),
    .if_fifo_cap(layer8_out_V_14_fifo_cap),
    .if_empty_n(layer8_out_V_14_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer8_out_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_15),
    .if_full_n(layer8_out_V_15_full_n),
    .if_write(ap_channel_done_layer8_out_V_15),
    .if_dout(layer8_out_V_15_dout),
    .if_num_data_valid(layer8_out_V_15_num_data_valid),
    .if_fifo_cap(layer8_out_V_15_fifo_cap),
    .if_empty_n(layer8_out_V_15_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer8_out_V_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_16),
    .if_full_n(layer8_out_V_16_full_n),
    .if_write(ap_channel_done_layer8_out_V_16),
    .if_dout(layer8_out_V_16_dout),
    .if_num_data_valid(layer8_out_V_16_num_data_valid),
    .if_fifo_cap(layer8_out_V_16_fifo_cap),
    .if_empty_n(layer8_out_V_16_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer8_out_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_17),
    .if_full_n(layer8_out_V_17_full_n),
    .if_write(ap_channel_done_layer8_out_V_17),
    .if_dout(layer8_out_V_17_dout),
    .if_num_data_valid(layer8_out_V_17_num_data_valid),
    .if_fifo_cap(layer8_out_V_17_fifo_cap),
    .if_empty_n(layer8_out_V_17_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer8_out_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_18),
    .if_full_n(layer8_out_V_18_full_n),
    .if_write(ap_channel_done_layer8_out_V_18),
    .if_dout(layer8_out_V_18_dout),
    .if_num_data_valid(layer8_out_V_18_num_data_valid),
    .if_fifo_cap(layer8_out_V_18_fifo_cap),
    .if_empty_n(layer8_out_V_18_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer8_out_V_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_19),
    .if_full_n(layer8_out_V_19_full_n),
    .if_write(ap_channel_done_layer8_out_V_19),
    .if_dout(layer8_out_V_19_dout),
    .if_num_data_valid(layer8_out_V_19_num_data_valid),
    .if_fifo_cap(layer8_out_V_19_fifo_cap),
    .if_empty_n(layer8_out_V_19_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer8_out_V_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_20),
    .if_full_n(layer8_out_V_20_full_n),
    .if_write(ap_channel_done_layer8_out_V_20),
    .if_dout(layer8_out_V_20_dout),
    .if_num_data_valid(layer8_out_V_20_num_data_valid),
    .if_fifo_cap(layer8_out_V_20_fifo_cap),
    .if_empty_n(layer8_out_V_20_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer8_out_V_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_21),
    .if_full_n(layer8_out_V_21_full_n),
    .if_write(ap_channel_done_layer8_out_V_21),
    .if_dout(layer8_out_V_21_dout),
    .if_num_data_valid(layer8_out_V_21_num_data_valid),
    .if_fifo_cap(layer8_out_V_21_fifo_cap),
    .if_empty_n(layer8_out_V_21_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer8_out_V_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_22),
    .if_full_n(layer8_out_V_22_full_n),
    .if_write(ap_channel_done_layer8_out_V_22),
    .if_dout(layer8_out_V_22_dout),
    .if_num_data_valid(layer8_out_V_22_num_data_valid),
    .if_fifo_cap(layer8_out_V_22_fifo_cap),
    .if_empty_n(layer8_out_V_22_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer8_out_V_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_23),
    .if_full_n(layer8_out_V_23_full_n),
    .if_write(ap_channel_done_layer8_out_V_23),
    .if_dout(layer8_out_V_23_dout),
    .if_num_data_valid(layer8_out_V_23_num_data_valid),
    .if_fifo_cap(layer8_out_V_23_fifo_cap),
    .if_empty_n(layer8_out_V_23_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer8_out_V_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_24),
    .if_full_n(layer8_out_V_24_full_n),
    .if_write(ap_channel_done_layer8_out_V_24),
    .if_dout(layer8_out_V_24_dout),
    .if_num_data_valid(layer8_out_V_24_num_data_valid),
    .if_fifo_cap(layer8_out_V_24_fifo_cap),
    .if_empty_n(layer8_out_V_24_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer8_out_V_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_25),
    .if_full_n(layer8_out_V_25_full_n),
    .if_write(ap_channel_done_layer8_out_V_25),
    .if_dout(layer8_out_V_25_dout),
    .if_num_data_valid(layer8_out_V_25_num_data_valid),
    .if_fifo_cap(layer8_out_V_25_fifo_cap),
    .if_empty_n(layer8_out_V_25_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer8_out_V_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_26),
    .if_full_n(layer8_out_V_26_full_n),
    .if_write(ap_channel_done_layer8_out_V_26),
    .if_dout(layer8_out_V_26_dout),
    .if_num_data_valid(layer8_out_V_26_num_data_valid),
    .if_fifo_cap(layer8_out_V_26_fifo_cap),
    .if_empty_n(layer8_out_V_26_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer8_out_V_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_27),
    .if_full_n(layer8_out_V_27_full_n),
    .if_write(ap_channel_done_layer8_out_V_27),
    .if_dout(layer8_out_V_27_dout),
    .if_num_data_valid(layer8_out_V_27_num_data_valid),
    .if_fifo_cap(layer8_out_V_27_fifo_cap),
    .if_empty_n(layer8_out_V_27_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer8_out_V_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_28),
    .if_full_n(layer8_out_V_28_full_n),
    .if_write(ap_channel_done_layer8_out_V_28),
    .if_dout(layer8_out_V_28_dout),
    .if_num_data_valid(layer8_out_V_28_num_data_valid),
    .if_fifo_cap(layer8_out_V_28_fifo_cap),
    .if_empty_n(layer8_out_V_28_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer8_out_V_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_29),
    .if_full_n(layer8_out_V_29_full_n),
    .if_write(ap_channel_done_layer8_out_V_29),
    .if_dout(layer8_out_V_29_dout),
    .if_num_data_valid(layer8_out_V_29_num_data_valid),
    .if_fifo_cap(layer8_out_V_29_fifo_cap),
    .if_empty_n(layer8_out_V_29_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer8_out_V_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_30),
    .if_full_n(layer8_out_V_30_full_n),
    .if_write(ap_channel_done_layer8_out_V_30),
    .if_dout(layer8_out_V_30_dout),
    .if_num_data_valid(layer8_out_V_30_num_data_valid),
    .if_fifo_cap(layer8_out_V_30_fifo_cap),
    .if_empty_n(layer8_out_V_30_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer8_out_V_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_return_31),
    .if_full_n(layer8_out_V_31_full_n),
    .if_write(ap_channel_done_layer8_out_V_31),
    .if_dout(layer8_out_V_31_dout),
    .if_num_data_valid(layer8_out_V_31_num_data_valid),
    .if_fifo_cap(layer8_out_V_31_fifo_cap),
    .if_empty_n(layer8_out_V_31_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer9_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_0),
    .if_full_n(layer9_out_V_full_n),
    .if_write(ap_channel_done_layer9_out_V),
    .if_dout(layer9_out_V_dout),
    .if_num_data_valid(layer9_out_V_num_data_valid),
    .if_fifo_cap(layer9_out_V_fifo_cap),
    .if_empty_n(layer9_out_V_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer9_out_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_1),
    .if_full_n(layer9_out_V_1_full_n),
    .if_write(ap_channel_done_layer9_out_V_1),
    .if_dout(layer9_out_V_1_dout),
    .if_num_data_valid(layer9_out_V_1_num_data_valid),
    .if_fifo_cap(layer9_out_V_1_fifo_cap),
    .if_empty_n(layer9_out_V_1_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer9_out_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_2),
    .if_full_n(layer9_out_V_2_full_n),
    .if_write(ap_channel_done_layer9_out_V_2),
    .if_dout(layer9_out_V_2_dout),
    .if_num_data_valid(layer9_out_V_2_num_data_valid),
    .if_fifo_cap(layer9_out_V_2_fifo_cap),
    .if_empty_n(layer9_out_V_2_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer9_out_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_3),
    .if_full_n(layer9_out_V_3_full_n),
    .if_write(ap_channel_done_layer9_out_V_3),
    .if_dout(layer9_out_V_3_dout),
    .if_num_data_valid(layer9_out_V_3_num_data_valid),
    .if_fifo_cap(layer9_out_V_3_fifo_cap),
    .if_empty_n(layer9_out_V_3_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer9_out_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_4),
    .if_full_n(layer9_out_V_4_full_n),
    .if_write(ap_channel_done_layer9_out_V_4),
    .if_dout(layer9_out_V_4_dout),
    .if_num_data_valid(layer9_out_V_4_num_data_valid),
    .if_fifo_cap(layer9_out_V_4_fifo_cap),
    .if_empty_n(layer9_out_V_4_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer9_out_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_5),
    .if_full_n(layer9_out_V_5_full_n),
    .if_write(ap_channel_done_layer9_out_V_5),
    .if_dout(layer9_out_V_5_dout),
    .if_num_data_valid(layer9_out_V_5_num_data_valid),
    .if_fifo_cap(layer9_out_V_5_fifo_cap),
    .if_empty_n(layer9_out_V_5_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer9_out_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_6),
    .if_full_n(layer9_out_V_6_full_n),
    .if_write(ap_channel_done_layer9_out_V_6),
    .if_dout(layer9_out_V_6_dout),
    .if_num_data_valid(layer9_out_V_6_num_data_valid),
    .if_fifo_cap(layer9_out_V_6_fifo_cap),
    .if_empty_n(layer9_out_V_6_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer9_out_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_7),
    .if_full_n(layer9_out_V_7_full_n),
    .if_write(ap_channel_done_layer9_out_V_7),
    .if_dout(layer9_out_V_7_dout),
    .if_num_data_valid(layer9_out_V_7_num_data_valid),
    .if_fifo_cap(layer9_out_V_7_fifo_cap),
    .if_empty_n(layer9_out_V_7_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer9_out_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_8),
    .if_full_n(layer9_out_V_8_full_n),
    .if_write(ap_channel_done_layer9_out_V_8),
    .if_dout(layer9_out_V_8_dout),
    .if_num_data_valid(layer9_out_V_8_num_data_valid),
    .if_fifo_cap(layer9_out_V_8_fifo_cap),
    .if_empty_n(layer9_out_V_8_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer9_out_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_9),
    .if_full_n(layer9_out_V_9_full_n),
    .if_write(ap_channel_done_layer9_out_V_9),
    .if_dout(layer9_out_V_9_dout),
    .if_num_data_valid(layer9_out_V_9_num_data_valid),
    .if_fifo_cap(layer9_out_V_9_fifo_cap),
    .if_empty_n(layer9_out_V_9_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer9_out_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_10),
    .if_full_n(layer9_out_V_10_full_n),
    .if_write(ap_channel_done_layer9_out_V_10),
    .if_dout(layer9_out_V_10_dout),
    .if_num_data_valid(layer9_out_V_10_num_data_valid),
    .if_fifo_cap(layer9_out_V_10_fifo_cap),
    .if_empty_n(layer9_out_V_10_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer9_out_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_11),
    .if_full_n(layer9_out_V_11_full_n),
    .if_write(ap_channel_done_layer9_out_V_11),
    .if_dout(layer9_out_V_11_dout),
    .if_num_data_valid(layer9_out_V_11_num_data_valid),
    .if_fifo_cap(layer9_out_V_11_fifo_cap),
    .if_empty_n(layer9_out_V_11_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer9_out_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_12),
    .if_full_n(layer9_out_V_12_full_n),
    .if_write(ap_channel_done_layer9_out_V_12),
    .if_dout(layer9_out_V_12_dout),
    .if_num_data_valid(layer9_out_V_12_num_data_valid),
    .if_fifo_cap(layer9_out_V_12_fifo_cap),
    .if_empty_n(layer9_out_V_12_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer9_out_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_13),
    .if_full_n(layer9_out_V_13_full_n),
    .if_write(ap_channel_done_layer9_out_V_13),
    .if_dout(layer9_out_V_13_dout),
    .if_num_data_valid(layer9_out_V_13_num_data_valid),
    .if_fifo_cap(layer9_out_V_13_fifo_cap),
    .if_empty_n(layer9_out_V_13_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer9_out_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_14),
    .if_full_n(layer9_out_V_14_full_n),
    .if_write(ap_channel_done_layer9_out_V_14),
    .if_dout(layer9_out_V_14_dout),
    .if_num_data_valid(layer9_out_V_14_num_data_valid),
    .if_fifo_cap(layer9_out_V_14_fifo_cap),
    .if_empty_n(layer9_out_V_14_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer9_out_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_15),
    .if_full_n(layer9_out_V_15_full_n),
    .if_write(ap_channel_done_layer9_out_V_15),
    .if_dout(layer9_out_V_15_dout),
    .if_num_data_valid(layer9_out_V_15_num_data_valid),
    .if_fifo_cap(layer9_out_V_15_fifo_cap),
    .if_empty_n(layer9_out_V_15_empty_n),
    .if_read(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer10_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_0),
    .if_full_n(layer10_out_V_full_n),
    .if_write(ap_channel_done_layer10_out_V),
    .if_dout(layer10_out_V_dout),
    .if_num_data_valid(layer10_out_V_num_data_valid),
    .if_fifo_cap(layer10_out_V_fifo_cap),
    .if_empty_n(layer10_out_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer10_out_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_1),
    .if_full_n(layer10_out_V_1_full_n),
    .if_write(ap_channel_done_layer10_out_V_1),
    .if_dout(layer10_out_V_1_dout),
    .if_num_data_valid(layer10_out_V_1_num_data_valid),
    .if_fifo_cap(layer10_out_V_1_fifo_cap),
    .if_empty_n(layer10_out_V_1_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer10_out_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_2),
    .if_full_n(layer10_out_V_2_full_n),
    .if_write(ap_channel_done_layer10_out_V_2),
    .if_dout(layer10_out_V_2_dout),
    .if_num_data_valid(layer10_out_V_2_num_data_valid),
    .if_fifo_cap(layer10_out_V_2_fifo_cap),
    .if_empty_n(layer10_out_V_2_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer10_out_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_3),
    .if_full_n(layer10_out_V_3_full_n),
    .if_write(ap_channel_done_layer10_out_V_3),
    .if_dout(layer10_out_V_3_dout),
    .if_num_data_valid(layer10_out_V_3_num_data_valid),
    .if_fifo_cap(layer10_out_V_3_fifo_cap),
    .if_empty_n(layer10_out_V_3_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer10_out_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_4),
    .if_full_n(layer10_out_V_4_full_n),
    .if_write(ap_channel_done_layer10_out_V_4),
    .if_dout(layer10_out_V_4_dout),
    .if_num_data_valid(layer10_out_V_4_num_data_valid),
    .if_fifo_cap(layer10_out_V_4_fifo_cap),
    .if_empty_n(layer10_out_V_4_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer10_out_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_5),
    .if_full_n(layer10_out_V_5_full_n),
    .if_write(ap_channel_done_layer10_out_V_5),
    .if_dout(layer10_out_V_5_dout),
    .if_num_data_valid(layer10_out_V_5_num_data_valid),
    .if_fifo_cap(layer10_out_V_5_fifo_cap),
    .if_empty_n(layer10_out_V_5_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer10_out_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_6),
    .if_full_n(layer10_out_V_6_full_n),
    .if_write(ap_channel_done_layer10_out_V_6),
    .if_dout(layer10_out_V_6_dout),
    .if_num_data_valid(layer10_out_V_6_num_data_valid),
    .if_fifo_cap(layer10_out_V_6_fifo_cap),
    .if_empty_n(layer10_out_V_6_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer10_out_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_7),
    .if_full_n(layer10_out_V_7_full_n),
    .if_write(ap_channel_done_layer10_out_V_7),
    .if_dout(layer10_out_V_7_dout),
    .if_num_data_valid(layer10_out_V_7_num_data_valid),
    .if_fifo_cap(layer10_out_V_7_fifo_cap),
    .if_empty_n(layer10_out_V_7_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer10_out_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_8),
    .if_full_n(layer10_out_V_8_full_n),
    .if_write(ap_channel_done_layer10_out_V_8),
    .if_dout(layer10_out_V_8_dout),
    .if_num_data_valid(layer10_out_V_8_num_data_valid),
    .if_fifo_cap(layer10_out_V_8_fifo_cap),
    .if_empty_n(layer10_out_V_8_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer10_out_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_9),
    .if_full_n(layer10_out_V_9_full_n),
    .if_write(ap_channel_done_layer10_out_V_9),
    .if_dout(layer10_out_V_9_dout),
    .if_num_data_valid(layer10_out_V_9_num_data_valid),
    .if_fifo_cap(layer10_out_V_9_fifo_cap),
    .if_empty_n(layer10_out_V_9_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer10_out_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_10),
    .if_full_n(layer10_out_V_10_full_n),
    .if_write(ap_channel_done_layer10_out_V_10),
    .if_dout(layer10_out_V_10_dout),
    .if_num_data_valid(layer10_out_V_10_num_data_valid),
    .if_fifo_cap(layer10_out_V_10_fifo_cap),
    .if_empty_n(layer10_out_V_10_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer10_out_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_11),
    .if_full_n(layer10_out_V_11_full_n),
    .if_write(ap_channel_done_layer10_out_V_11),
    .if_dout(layer10_out_V_11_dout),
    .if_num_data_valid(layer10_out_V_11_num_data_valid),
    .if_fifo_cap(layer10_out_V_11_fifo_cap),
    .if_empty_n(layer10_out_V_11_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer10_out_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_12),
    .if_full_n(layer10_out_V_12_full_n),
    .if_write(ap_channel_done_layer10_out_V_12),
    .if_dout(layer10_out_V_12_dout),
    .if_num_data_valid(layer10_out_V_12_num_data_valid),
    .if_fifo_cap(layer10_out_V_12_fifo_cap),
    .if_empty_n(layer10_out_V_12_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer10_out_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_13),
    .if_full_n(layer10_out_V_13_full_n),
    .if_write(ap_channel_done_layer10_out_V_13),
    .if_dout(layer10_out_V_13_dout),
    .if_num_data_valid(layer10_out_V_13_num_data_valid),
    .if_fifo_cap(layer10_out_V_13_fifo_cap),
    .if_empty_n(layer10_out_V_13_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer10_out_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_14),
    .if_full_n(layer10_out_V_14_full_n),
    .if_write(ap_channel_done_layer10_out_V_14),
    .if_dout(layer10_out_V_14_dout),
    .if_num_data_valid(layer10_out_V_14_num_data_valid),
    .if_fifo_cap(layer10_out_V_14_fifo_cap),
    .if_empty_n(layer10_out_V_14_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer10_out_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_15),
    .if_full_n(layer10_out_V_15_full_n),
    .if_write(ap_channel_done_layer10_out_V_15),
    .if_dout(layer10_out_V_15_dout),
    .if_num_data_valid(layer10_out_V_15_num_data_valid),
    .if_fifo_cap(layer10_out_V_15_fifo_cap),
    .if_empty_n(layer10_out_V_15_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer10_out_V_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_16),
    .if_full_n(layer10_out_V_16_full_n),
    .if_write(ap_channel_done_layer10_out_V_16),
    .if_dout(layer10_out_V_16_dout),
    .if_num_data_valid(layer10_out_V_16_num_data_valid),
    .if_fifo_cap(layer10_out_V_16_fifo_cap),
    .if_empty_n(layer10_out_V_16_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer10_out_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_17),
    .if_full_n(layer10_out_V_17_full_n),
    .if_write(ap_channel_done_layer10_out_V_17),
    .if_dout(layer10_out_V_17_dout),
    .if_num_data_valid(layer10_out_V_17_num_data_valid),
    .if_fifo_cap(layer10_out_V_17_fifo_cap),
    .if_empty_n(layer10_out_V_17_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer10_out_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_18),
    .if_full_n(layer10_out_V_18_full_n),
    .if_write(ap_channel_done_layer10_out_V_18),
    .if_dout(layer10_out_V_18_dout),
    .if_num_data_valid(layer10_out_V_18_num_data_valid),
    .if_fifo_cap(layer10_out_V_18_fifo_cap),
    .if_empty_n(layer10_out_V_18_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer10_out_V_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_19),
    .if_full_n(layer10_out_V_19_full_n),
    .if_write(ap_channel_done_layer10_out_V_19),
    .if_dout(layer10_out_V_19_dout),
    .if_num_data_valid(layer10_out_V_19_num_data_valid),
    .if_fifo_cap(layer10_out_V_19_fifo_cap),
    .if_empty_n(layer10_out_V_19_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer10_out_V_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_20),
    .if_full_n(layer10_out_V_20_full_n),
    .if_write(ap_channel_done_layer10_out_V_20),
    .if_dout(layer10_out_V_20_dout),
    .if_num_data_valid(layer10_out_V_20_num_data_valid),
    .if_fifo_cap(layer10_out_V_20_fifo_cap),
    .if_empty_n(layer10_out_V_20_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer10_out_V_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_21),
    .if_full_n(layer10_out_V_21_full_n),
    .if_write(ap_channel_done_layer10_out_V_21),
    .if_dout(layer10_out_V_21_dout),
    .if_num_data_valid(layer10_out_V_21_num_data_valid),
    .if_fifo_cap(layer10_out_V_21_fifo_cap),
    .if_empty_n(layer10_out_V_21_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer10_out_V_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_22),
    .if_full_n(layer10_out_V_22_full_n),
    .if_write(ap_channel_done_layer10_out_V_22),
    .if_dout(layer10_out_V_22_dout),
    .if_num_data_valid(layer10_out_V_22_num_data_valid),
    .if_fifo_cap(layer10_out_V_22_fifo_cap),
    .if_empty_n(layer10_out_V_22_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer10_out_V_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_return_23),
    .if_full_n(layer10_out_V_23_full_n),
    .if_write(ap_channel_done_layer10_out_V_23),
    .if_dout(layer10_out_V_23_dout),
    .if_num_data_valid(layer10_out_V_23_num_data_valid),
    .if_fifo_cap(layer10_out_V_23_fifo_cap),
    .if_empty_n(layer10_out_V_23_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer12_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_0),
    .if_full_n(layer12_out_V_full_n),
    .if_write(ap_channel_done_layer12_out_V),
    .if_dout(layer12_out_V_dout),
    .if_num_data_valid(layer12_out_V_num_data_valid),
    .if_fifo_cap(layer12_out_V_fifo_cap),
    .if_empty_n(layer12_out_V_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer12_out_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_1),
    .if_full_n(layer12_out_V_1_full_n),
    .if_write(ap_channel_done_layer12_out_V_1),
    .if_dout(layer12_out_V_1_dout),
    .if_num_data_valid(layer12_out_V_1_num_data_valid),
    .if_fifo_cap(layer12_out_V_1_fifo_cap),
    .if_empty_n(layer12_out_V_1_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer12_out_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_2),
    .if_full_n(layer12_out_V_2_full_n),
    .if_write(ap_channel_done_layer12_out_V_2),
    .if_dout(layer12_out_V_2_dout),
    .if_num_data_valid(layer12_out_V_2_num_data_valid),
    .if_fifo_cap(layer12_out_V_2_fifo_cap),
    .if_empty_n(layer12_out_V_2_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer12_out_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_3),
    .if_full_n(layer12_out_V_3_full_n),
    .if_write(ap_channel_done_layer12_out_V_3),
    .if_dout(layer12_out_V_3_dout),
    .if_num_data_valid(layer12_out_V_3_num_data_valid),
    .if_fifo_cap(layer12_out_V_3_fifo_cap),
    .if_empty_n(layer12_out_V_3_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer12_out_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_4),
    .if_full_n(layer12_out_V_4_full_n),
    .if_write(ap_channel_done_layer12_out_V_4),
    .if_dout(layer12_out_V_4_dout),
    .if_num_data_valid(layer12_out_V_4_num_data_valid),
    .if_fifo_cap(layer12_out_V_4_fifo_cap),
    .if_empty_n(layer12_out_V_4_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer12_out_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_5),
    .if_full_n(layer12_out_V_5_full_n),
    .if_write(ap_channel_done_layer12_out_V_5),
    .if_dout(layer12_out_V_5_dout),
    .if_num_data_valid(layer12_out_V_5_num_data_valid),
    .if_fifo_cap(layer12_out_V_5_fifo_cap),
    .if_empty_n(layer12_out_V_5_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer12_out_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_6),
    .if_full_n(layer12_out_V_6_full_n),
    .if_write(ap_channel_done_layer12_out_V_6),
    .if_dout(layer12_out_V_6_dout),
    .if_num_data_valid(layer12_out_V_6_num_data_valid),
    .if_fifo_cap(layer12_out_V_6_fifo_cap),
    .if_empty_n(layer12_out_V_6_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer12_out_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_7),
    .if_full_n(layer12_out_V_7_full_n),
    .if_write(ap_channel_done_layer12_out_V_7),
    .if_dout(layer12_out_V_7_dout),
    .if_num_data_valid(layer12_out_V_7_num_data_valid),
    .if_fifo_cap(layer12_out_V_7_fifo_cap),
    .if_empty_n(layer12_out_V_7_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer12_out_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_8),
    .if_full_n(layer12_out_V_8_full_n),
    .if_write(ap_channel_done_layer12_out_V_8),
    .if_dout(layer12_out_V_8_dout),
    .if_num_data_valid(layer12_out_V_8_num_data_valid),
    .if_fifo_cap(layer12_out_V_8_fifo_cap),
    .if_empty_n(layer12_out_V_8_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer12_out_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_9),
    .if_full_n(layer12_out_V_9_full_n),
    .if_write(ap_channel_done_layer12_out_V_9),
    .if_dout(layer12_out_V_9_dout),
    .if_num_data_valid(layer12_out_V_9_num_data_valid),
    .if_fifo_cap(layer12_out_V_9_fifo_cap),
    .if_empty_n(layer12_out_V_9_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer12_out_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_10),
    .if_full_n(layer12_out_V_10_full_n),
    .if_write(ap_channel_done_layer12_out_V_10),
    .if_dout(layer12_out_V_10_dout),
    .if_num_data_valid(layer12_out_V_10_num_data_valid),
    .if_fifo_cap(layer12_out_V_10_fifo_cap),
    .if_empty_n(layer12_out_V_10_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer12_out_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_11),
    .if_full_n(layer12_out_V_11_full_n),
    .if_write(ap_channel_done_layer12_out_V_11),
    .if_dout(layer12_out_V_11_dout),
    .if_num_data_valid(layer12_out_V_11_num_data_valid),
    .if_fifo_cap(layer12_out_V_11_fifo_cap),
    .if_empty_n(layer12_out_V_11_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer12_out_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_12),
    .if_full_n(layer12_out_V_12_full_n),
    .if_write(ap_channel_done_layer12_out_V_12),
    .if_dout(layer12_out_V_12_dout),
    .if_num_data_valid(layer12_out_V_12_num_data_valid),
    .if_fifo_cap(layer12_out_V_12_fifo_cap),
    .if_empty_n(layer12_out_V_12_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer12_out_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_13),
    .if_full_n(layer12_out_V_13_full_n),
    .if_write(ap_channel_done_layer12_out_V_13),
    .if_dout(layer12_out_V_13_dout),
    .if_num_data_valid(layer12_out_V_13_num_data_valid),
    .if_fifo_cap(layer12_out_V_13_fifo_cap),
    .if_empty_n(layer12_out_V_13_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer12_out_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_14),
    .if_full_n(layer12_out_V_14_full_n),
    .if_write(ap_channel_done_layer12_out_V_14),
    .if_dout(layer12_out_V_14_dout),
    .if_num_data_valid(layer12_out_V_14_num_data_valid),
    .if_fifo_cap(layer12_out_V_14_fifo_cap),
    .if_empty_n(layer12_out_V_14_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer12_out_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_15),
    .if_full_n(layer12_out_V_15_full_n),
    .if_write(ap_channel_done_layer12_out_V_15),
    .if_dout(layer12_out_V_15_dout),
    .if_num_data_valid(layer12_out_V_15_num_data_valid),
    .if_fifo_cap(layer12_out_V_15_fifo_cap),
    .if_empty_n(layer12_out_V_15_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer12_out_V_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_16),
    .if_full_n(layer12_out_V_16_full_n),
    .if_write(ap_channel_done_layer12_out_V_16),
    .if_dout(layer12_out_V_16_dout),
    .if_num_data_valid(layer12_out_V_16_num_data_valid),
    .if_fifo_cap(layer12_out_V_16_fifo_cap),
    .if_empty_n(layer12_out_V_16_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer12_out_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_17),
    .if_full_n(layer12_out_V_17_full_n),
    .if_write(ap_channel_done_layer12_out_V_17),
    .if_dout(layer12_out_V_17_dout),
    .if_num_data_valid(layer12_out_V_17_num_data_valid),
    .if_fifo_cap(layer12_out_V_17_fifo_cap),
    .if_empty_n(layer12_out_V_17_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer12_out_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_18),
    .if_full_n(layer12_out_V_18_full_n),
    .if_write(ap_channel_done_layer12_out_V_18),
    .if_dout(layer12_out_V_18_dout),
    .if_num_data_valid(layer12_out_V_18_num_data_valid),
    .if_fifo_cap(layer12_out_V_18_fifo_cap),
    .if_empty_n(layer12_out_V_18_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer12_out_V_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_19),
    .if_full_n(layer12_out_V_19_full_n),
    .if_write(ap_channel_done_layer12_out_V_19),
    .if_dout(layer12_out_V_19_dout),
    .if_num_data_valid(layer12_out_V_19_num_data_valid),
    .if_fifo_cap(layer12_out_V_19_fifo_cap),
    .if_empty_n(layer12_out_V_19_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer12_out_V_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_20),
    .if_full_n(layer12_out_V_20_full_n),
    .if_write(ap_channel_done_layer12_out_V_20),
    .if_dout(layer12_out_V_20_dout),
    .if_num_data_valid(layer12_out_V_20_num_data_valid),
    .if_fifo_cap(layer12_out_V_20_fifo_cap),
    .if_empty_n(layer12_out_V_20_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer12_out_V_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_21),
    .if_full_n(layer12_out_V_21_full_n),
    .if_write(ap_channel_done_layer12_out_V_21),
    .if_dout(layer12_out_V_21_dout),
    .if_num_data_valid(layer12_out_V_21_num_data_valid),
    .if_fifo_cap(layer12_out_V_21_fifo_cap),
    .if_empty_n(layer12_out_V_21_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer12_out_V_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_22),
    .if_full_n(layer12_out_V_22_full_n),
    .if_write(ap_channel_done_layer12_out_V_22),
    .if_dout(layer12_out_V_22_dout),
    .if_num_data_valid(layer12_out_V_22_num_data_valid),
    .if_fifo_cap(layer12_out_V_22_fifo_cap),
    .if_empty_n(layer12_out_V_22_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer12_out_V_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_return_23),
    .if_full_n(layer12_out_V_23_full_n),
    .if_write(ap_channel_done_layer12_out_V_23),
    .if_dout(layer12_out_V_23_dout),
    .if_num_data_valid(layer12_out_V_23_num_data_valid),
    .if_fifo_cap(layer12_out_V_23_fifo_cap),
    .if_empty_n(layer12_out_V_23_empty_n),
    .if_read(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer13_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_0),
    .if_full_n(layer13_out_V_full_n),
    .if_write(ap_channel_done_layer13_out_V),
    .if_dout(layer13_out_V_dout),
    .if_num_data_valid(layer13_out_V_num_data_valid),
    .if_fifo_cap(layer13_out_V_fifo_cap),
    .if_empty_n(layer13_out_V_empty_n),
    .if_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer13_out_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_1),
    .if_full_n(layer13_out_V_1_full_n),
    .if_write(ap_channel_done_layer13_out_V_1),
    .if_dout(layer13_out_V_1_dout),
    .if_num_data_valid(layer13_out_V_1_num_data_valid),
    .if_fifo_cap(layer13_out_V_1_fifo_cap),
    .if_empty_n(layer13_out_V_1_empty_n),
    .if_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer13_out_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_2),
    .if_full_n(layer13_out_V_2_full_n),
    .if_write(ap_channel_done_layer13_out_V_2),
    .if_dout(layer13_out_V_2_dout),
    .if_num_data_valid(layer13_out_V_2_num_data_valid),
    .if_fifo_cap(layer13_out_V_2_fifo_cap),
    .if_empty_n(layer13_out_V_2_empty_n),
    .if_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer13_out_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_3),
    .if_full_n(layer13_out_V_3_full_n),
    .if_write(ap_channel_done_layer13_out_V_3),
    .if_dout(layer13_out_V_3_dout),
    .if_num_data_valid(layer13_out_V_3_num_data_valid),
    .if_fifo_cap(layer13_out_V_3_fifo_cap),
    .if_empty_n(layer13_out_V_3_empty_n),
    .if_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer13_out_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_4),
    .if_full_n(layer13_out_V_4_full_n),
    .if_write(ap_channel_done_layer13_out_V_4),
    .if_dout(layer13_out_V_4_dout),
    .if_num_data_valid(layer13_out_V_4_num_data_valid),
    .if_fifo_cap(layer13_out_V_4_fifo_cap),
    .if_empty_n(layer13_out_V_4_empty_n),
    .if_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer13_out_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_5),
    .if_full_n(layer13_out_V_5_full_n),
    .if_write(ap_channel_done_layer13_out_V_5),
    .if_dout(layer13_out_V_5_dout),
    .if_num_data_valid(layer13_out_V_5_num_data_valid),
    .if_fifo_cap(layer13_out_V_5_fifo_cap),
    .if_empty_n(layer13_out_V_5_empty_n),
    .if_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer13_out_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_6),
    .if_full_n(layer13_out_V_6_full_n),
    .if_write(ap_channel_done_layer13_out_V_6),
    .if_dout(layer13_out_V_6_dout),
    .if_num_data_valid(layer13_out_V_6_num_data_valid),
    .if_fifo_cap(layer13_out_V_6_fifo_cap),
    .if_empty_n(layer13_out_V_6_empty_n),
    .if_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer13_out_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_7),
    .if_full_n(layer13_out_V_7_full_n),
    .if_write(ap_channel_done_layer13_out_V_7),
    .if_dout(layer13_out_V_7_dout),
    .if_num_data_valid(layer13_out_V_7_num_data_valid),
    .if_fifo_cap(layer13_out_V_7_fifo_cap),
    .if_empty_n(layer13_out_V_7_empty_n),
    .if_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer13_out_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_8),
    .if_full_n(layer13_out_V_8_full_n),
    .if_write(ap_channel_done_layer13_out_V_8),
    .if_dout(layer13_out_V_8_dout),
    .if_num_data_valid(layer13_out_V_8_num_data_valid),
    .if_fifo_cap(layer13_out_V_8_fifo_cap),
    .if_empty_n(layer13_out_V_8_empty_n),
    .if_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer13_out_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_9),
    .if_full_n(layer13_out_V_9_full_n),
    .if_write(ap_channel_done_layer13_out_V_9),
    .if_dout(layer13_out_V_9_dout),
    .if_num_data_valid(layer13_out_V_9_num_data_valid),
    .if_fifo_cap(layer13_out_V_9_fifo_cap),
    .if_empty_n(layer13_out_V_9_empty_n),
    .if_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer13_out_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_10),
    .if_full_n(layer13_out_V_10_full_n),
    .if_write(ap_channel_done_layer13_out_V_10),
    .if_dout(layer13_out_V_10_dout),
    .if_num_data_valid(layer13_out_V_10_num_data_valid),
    .if_fifo_cap(layer13_out_V_10_fifo_cap),
    .if_empty_n(layer13_out_V_10_empty_n),
    .if_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer13_out_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_return_11),
    .if_full_n(layer13_out_V_11_full_n),
    .if_write(ap_channel_done_layer13_out_V_11),
    .if_dout(layer13_out_V_11_dout),
    .if_num_data_valid(layer13_out_V_11_num_data_valid),
    .if_fifo_cap(layer13_out_V_11_fifo_cap),
    .if_empty_n(layer13_out_V_11_empty_n),
    .if_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer15_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_0),
    .if_full_n(layer15_out_V_full_n),
    .if_write(ap_channel_done_layer15_out_V),
    .if_dout(layer15_out_V_dout),
    .if_num_data_valid(layer15_out_V_num_data_valid),
    .if_fifo_cap(layer15_out_V_fifo_cap),
    .if_empty_n(layer15_out_V_empty_n),
    .if_read(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer15_out_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_1),
    .if_full_n(layer15_out_V_1_full_n),
    .if_write(ap_channel_done_layer15_out_V_1),
    .if_dout(layer15_out_V_1_dout),
    .if_num_data_valid(layer15_out_V_1_num_data_valid),
    .if_fifo_cap(layer15_out_V_1_fifo_cap),
    .if_empty_n(layer15_out_V_1_empty_n),
    .if_read(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer15_out_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_2),
    .if_full_n(layer15_out_V_2_full_n),
    .if_write(ap_channel_done_layer15_out_V_2),
    .if_dout(layer15_out_V_2_dout),
    .if_num_data_valid(layer15_out_V_2_num_data_valid),
    .if_fifo_cap(layer15_out_V_2_fifo_cap),
    .if_empty_n(layer15_out_V_2_empty_n),
    .if_read(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer15_out_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_3),
    .if_full_n(layer15_out_V_3_full_n),
    .if_write(ap_channel_done_layer15_out_V_3),
    .if_dout(layer15_out_V_3_dout),
    .if_num_data_valid(layer15_out_V_3_num_data_valid),
    .if_fifo_cap(layer15_out_V_3_fifo_cap),
    .if_empty_n(layer15_out_V_3_empty_n),
    .if_read(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer15_out_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_4),
    .if_full_n(layer15_out_V_4_full_n),
    .if_write(ap_channel_done_layer15_out_V_4),
    .if_dout(layer15_out_V_4_dout),
    .if_num_data_valid(layer15_out_V_4_num_data_valid),
    .if_fifo_cap(layer15_out_V_4_fifo_cap),
    .if_empty_n(layer15_out_V_4_empty_n),
    .if_read(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer15_out_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_5),
    .if_full_n(layer15_out_V_5_full_n),
    .if_write(ap_channel_done_layer15_out_V_5),
    .if_dout(layer15_out_V_5_dout),
    .if_num_data_valid(layer15_out_V_5_num_data_valid),
    .if_fifo_cap(layer15_out_V_5_fifo_cap),
    .if_empty_n(layer15_out_V_5_empty_n),
    .if_read(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer15_out_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_6),
    .if_full_n(layer15_out_V_6_full_n),
    .if_write(ap_channel_done_layer15_out_V_6),
    .if_dout(layer15_out_V_6_dout),
    .if_num_data_valid(layer15_out_V_6_num_data_valid),
    .if_fifo_cap(layer15_out_V_6_fifo_cap),
    .if_empty_n(layer15_out_V_6_empty_n),
    .if_read(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer15_out_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_7),
    .if_full_n(layer15_out_V_7_full_n),
    .if_write(ap_channel_done_layer15_out_V_7),
    .if_dout(layer15_out_V_7_dout),
    .if_num_data_valid(layer15_out_V_7_num_data_valid),
    .if_fifo_cap(layer15_out_V_7_fifo_cap),
    .if_empty_n(layer15_out_V_7_empty_n),
    .if_read(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer15_out_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_8),
    .if_full_n(layer15_out_V_8_full_n),
    .if_write(ap_channel_done_layer15_out_V_8),
    .if_dout(layer15_out_V_8_dout),
    .if_num_data_valid(layer15_out_V_8_num_data_valid),
    .if_fifo_cap(layer15_out_V_8_fifo_cap),
    .if_empty_n(layer15_out_V_8_empty_n),
    .if_read(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer15_out_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_return_9),
    .if_full_n(layer15_out_V_9_full_n),
    .if_write(ap_channel_done_layer15_out_V_9),
    .if_dout(layer15_out_V_9_dout),
    .if_num_data_valid(layer15_out_V_9_num_data_valid),
    .if_fifo_cap(layer15_out_V_9_fifo_cap),
    .if_empty_n(layer15_out_V_9_empty_n),
    .if_read(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer17_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_0),
    .if_full_n(layer17_out_V_full_n),
    .if_write(ap_channel_done_layer17_out_V),
    .if_dout(layer17_out_V_dout),
    .if_num_data_valid(layer17_out_V_num_data_valid),
    .if_fifo_cap(layer17_out_V_fifo_cap),
    .if_empty_n(layer17_out_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer17_out_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_1),
    .if_full_n(layer17_out_V_1_full_n),
    .if_write(ap_channel_done_layer17_out_V_1),
    .if_dout(layer17_out_V_1_dout),
    .if_num_data_valid(layer17_out_V_1_num_data_valid),
    .if_fifo_cap(layer17_out_V_1_fifo_cap),
    .if_empty_n(layer17_out_V_1_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer17_out_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_2),
    .if_full_n(layer17_out_V_2_full_n),
    .if_write(ap_channel_done_layer17_out_V_2),
    .if_dout(layer17_out_V_2_dout),
    .if_num_data_valid(layer17_out_V_2_num_data_valid),
    .if_fifo_cap(layer17_out_V_2_fifo_cap),
    .if_empty_n(layer17_out_V_2_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer17_out_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_3),
    .if_full_n(layer17_out_V_3_full_n),
    .if_write(ap_channel_done_layer17_out_V_3),
    .if_dout(layer17_out_V_3_dout),
    .if_num_data_valid(layer17_out_V_3_num_data_valid),
    .if_fifo_cap(layer17_out_V_3_fifo_cap),
    .if_empty_n(layer17_out_V_3_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer17_out_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_4),
    .if_full_n(layer17_out_V_4_full_n),
    .if_write(ap_channel_done_layer17_out_V_4),
    .if_dout(layer17_out_V_4_dout),
    .if_num_data_valid(layer17_out_V_4_num_data_valid),
    .if_fifo_cap(layer17_out_V_4_fifo_cap),
    .if_empty_n(layer17_out_V_4_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer17_out_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_5),
    .if_full_n(layer17_out_V_5_full_n),
    .if_write(ap_channel_done_layer17_out_V_5),
    .if_dout(layer17_out_V_5_dout),
    .if_num_data_valid(layer17_out_V_5_num_data_valid),
    .if_fifo_cap(layer17_out_V_5_fifo_cap),
    .if_empty_n(layer17_out_V_5_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer17_out_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_6),
    .if_full_n(layer17_out_V_6_full_n),
    .if_write(ap_channel_done_layer17_out_V_6),
    .if_dout(layer17_out_V_6_dout),
    .if_num_data_valid(layer17_out_V_6_num_data_valid),
    .if_fifo_cap(layer17_out_V_6_fifo_cap),
    .if_empty_n(layer17_out_V_6_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer17_out_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_7),
    .if_full_n(layer17_out_V_7_full_n),
    .if_write(ap_channel_done_layer17_out_V_7),
    .if_dout(layer17_out_V_7_dout),
    .if_num_data_valid(layer17_out_V_7_num_data_valid),
    .if_fifo_cap(layer17_out_V_7_fifo_cap),
    .if_empty_n(layer17_out_V_7_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer17_out_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_8),
    .if_full_n(layer17_out_V_8_full_n),
    .if_write(ap_channel_done_layer17_out_V_8),
    .if_dout(layer17_out_V_8_dout),
    .if_num_data_valid(layer17_out_V_8_num_data_valid),
    .if_fifo_cap(layer17_out_V_8_fifo_cap),
    .if_empty_n(layer17_out_V_8_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer17_out_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_return_9),
    .if_full_n(layer17_out_V_9_full_n),
    .if_write(ap_channel_done_layer17_out_V_9),
    .if_dout(layer17_out_V_9_dout),
    .if_num_data_valid(layer17_out_V_9_num_data_valid),
    .if_fifo_cap(layer17_out_V_9_fifo_cap),
    .if_empty_n(layer17_out_V_9_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer18_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_0),
    .if_full_n(layer18_out_V_full_n),
    .if_write(ap_channel_done_layer18_out_V),
    .if_dout(layer18_out_V_dout),
    .if_num_data_valid(layer18_out_V_num_data_valid),
    .if_fifo_cap(layer18_out_V_fifo_cap),
    .if_empty_n(layer18_out_V_empty_n),
    .if_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer18_out_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_1),
    .if_full_n(layer18_out_V_1_full_n),
    .if_write(ap_channel_done_layer18_out_V_1),
    .if_dout(layer18_out_V_1_dout),
    .if_num_data_valid(layer18_out_V_1_num_data_valid),
    .if_fifo_cap(layer18_out_V_1_fifo_cap),
    .if_empty_n(layer18_out_V_1_empty_n),
    .if_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer18_out_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_2),
    .if_full_n(layer18_out_V_2_full_n),
    .if_write(ap_channel_done_layer18_out_V_2),
    .if_dout(layer18_out_V_2_dout),
    .if_num_data_valid(layer18_out_V_2_num_data_valid),
    .if_fifo_cap(layer18_out_V_2_fifo_cap),
    .if_empty_n(layer18_out_V_2_empty_n),
    .if_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer18_out_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_3),
    .if_full_n(layer18_out_V_3_full_n),
    .if_write(ap_channel_done_layer18_out_V_3),
    .if_dout(layer18_out_V_3_dout),
    .if_num_data_valid(layer18_out_V_3_num_data_valid),
    .if_fifo_cap(layer18_out_V_3_fifo_cap),
    .if_empty_n(layer18_out_V_3_empty_n),
    .if_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer18_out_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_4),
    .if_full_n(layer18_out_V_4_full_n),
    .if_write(ap_channel_done_layer18_out_V_4),
    .if_dout(layer18_out_V_4_dout),
    .if_num_data_valid(layer18_out_V_4_num_data_valid),
    .if_fifo_cap(layer18_out_V_4_fifo_cap),
    .if_empty_n(layer18_out_V_4_empty_n),
    .if_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer18_out_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_5),
    .if_full_n(layer18_out_V_5_full_n),
    .if_write(ap_channel_done_layer18_out_V_5),
    .if_dout(layer18_out_V_5_dout),
    .if_num_data_valid(layer18_out_V_5_num_data_valid),
    .if_fifo_cap(layer18_out_V_5_fifo_cap),
    .if_empty_n(layer18_out_V_5_empty_n),
    .if_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer18_out_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_6),
    .if_full_n(layer18_out_V_6_full_n),
    .if_write(ap_channel_done_layer18_out_V_6),
    .if_dout(layer18_out_V_6_dout),
    .if_num_data_valid(layer18_out_V_6_num_data_valid),
    .if_fifo_cap(layer18_out_V_6_fifo_cap),
    .if_empty_n(layer18_out_V_6_empty_n),
    .if_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer18_out_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_7),
    .if_full_n(layer18_out_V_7_full_n),
    .if_write(ap_channel_done_layer18_out_V_7),
    .if_dout(layer18_out_V_7_dout),
    .if_num_data_valid(layer18_out_V_7_num_data_valid),
    .if_fifo_cap(layer18_out_V_7_fifo_cap),
    .if_empty_n(layer18_out_V_7_empty_n),
    .if_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer18_out_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_8),
    .if_full_n(layer18_out_V_8_full_n),
    .if_write(ap_channel_done_layer18_out_V_8),
    .if_dout(layer18_out_V_8_dout),
    .if_num_data_valid(layer18_out_V_8_num_data_valid),
    .if_fifo_cap(layer18_out_V_8_fifo_cap),
    .if_empty_n(layer18_out_V_8_empty_n),
    .if_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer18_out_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_return_9),
    .if_full_n(layer18_out_V_9_full_n),
    .if_write(ap_channel_done_layer18_out_V_9),
    .if_dout(layer18_out_V_9_dout),
    .if_num_data_valid(layer18_out_V_9_num_data_valid),
    .if_fifo_cap(layer18_out_V_9_fifo_cap),
    .if_empty_n(layer18_out_V_9_empty_n),
    .if_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_ready)
);

alveo_hls4ml_fifo_w15_d2_S layer19_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_0),
    .if_full_n(layer19_out_V_full_n),
    .if_write(ap_channel_done_layer19_out_V),
    .if_dout(layer19_out_V_dout),
    .if_num_data_valid(layer19_out_V_num_data_valid),
    .if_fifo_cap(layer19_out_V_fifo_cap),
    .if_empty_n(layer19_out_V_empty_n),
    .if_read(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready)
);

alveo_hls4ml_fifo_w15_d2_S layer19_out_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_1),
    .if_full_n(layer19_out_V_1_full_n),
    .if_write(ap_channel_done_layer19_out_V_1),
    .if_dout(layer19_out_V_1_dout),
    .if_num_data_valid(layer19_out_V_1_num_data_valid),
    .if_fifo_cap(layer19_out_V_1_fifo_cap),
    .if_empty_n(layer19_out_V_1_empty_n),
    .if_read(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready)
);

alveo_hls4ml_fifo_w15_d2_S layer19_out_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_2),
    .if_full_n(layer19_out_V_2_full_n),
    .if_write(ap_channel_done_layer19_out_V_2),
    .if_dout(layer19_out_V_2_dout),
    .if_num_data_valid(layer19_out_V_2_num_data_valid),
    .if_fifo_cap(layer19_out_V_2_fifo_cap),
    .if_empty_n(layer19_out_V_2_empty_n),
    .if_read(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready)
);

alveo_hls4ml_fifo_w15_d2_S layer19_out_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_3),
    .if_full_n(layer19_out_V_3_full_n),
    .if_write(ap_channel_done_layer19_out_V_3),
    .if_dout(layer19_out_V_3_dout),
    .if_num_data_valid(layer19_out_V_3_num_data_valid),
    .if_fifo_cap(layer19_out_V_3_fifo_cap),
    .if_empty_n(layer19_out_V_3_empty_n),
    .if_read(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready)
);

alveo_hls4ml_fifo_w15_d2_S layer19_out_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_4),
    .if_full_n(layer19_out_V_4_full_n),
    .if_write(ap_channel_done_layer19_out_V_4),
    .if_dout(layer19_out_V_4_dout),
    .if_num_data_valid(layer19_out_V_4_num_data_valid),
    .if_fifo_cap(layer19_out_V_4_fifo_cap),
    .if_empty_n(layer19_out_V_4_empty_n),
    .if_read(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready)
);

alveo_hls4ml_fifo_w15_d2_S layer19_out_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_5),
    .if_full_n(layer19_out_V_5_full_n),
    .if_write(ap_channel_done_layer19_out_V_5),
    .if_dout(layer19_out_V_5_dout),
    .if_num_data_valid(layer19_out_V_5_num_data_valid),
    .if_fifo_cap(layer19_out_V_5_fifo_cap),
    .if_empty_n(layer19_out_V_5_empty_n),
    .if_read(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready)
);

alveo_hls4ml_fifo_w15_d2_S layer19_out_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_6),
    .if_full_n(layer19_out_V_6_full_n),
    .if_write(ap_channel_done_layer19_out_V_6),
    .if_dout(layer19_out_V_6_dout),
    .if_num_data_valid(layer19_out_V_6_num_data_valid),
    .if_fifo_cap(layer19_out_V_6_fifo_cap),
    .if_empty_n(layer19_out_V_6_empty_n),
    .if_read(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready)
);

alveo_hls4ml_fifo_w15_d2_S layer19_out_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_7),
    .if_full_n(layer19_out_V_7_full_n),
    .if_write(ap_channel_done_layer19_out_V_7),
    .if_dout(layer19_out_V_7_dout),
    .if_num_data_valid(layer19_out_V_7_num_data_valid),
    .if_fifo_cap(layer19_out_V_7_fifo_cap),
    .if_empty_n(layer19_out_V_7_empty_n),
    .if_read(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready)
);

alveo_hls4ml_fifo_w15_d2_S layer19_out_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_8),
    .if_full_n(layer19_out_V_8_full_n),
    .if_write(ap_channel_done_layer19_out_V_8),
    .if_dout(layer19_out_V_8_dout),
    .if_num_data_valid(layer19_out_V_8_num_data_valid),
    .if_fifo_cap(layer19_out_V_8_fifo_cap),
    .if_empty_n(layer19_out_V_8_empty_n),
    .if_read(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready)
);

alveo_hls4ml_fifo_w15_d2_S layer19_out_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_9),
    .if_full_n(layer19_out_V_9_full_n),
    .if_write(ap_channel_done_layer19_out_V_9),
    .if_dout(layer19_out_V_9_dout),
    .if_num_data_valid(layer19_out_V_9_num_data_valid),
    .if_fifo_cap(layer19_out_V_9_fifo_cap),
    .if_empty_n(layer19_out_V_9_empty_n),
    .if_read(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready)
);

alveo_hls4ml_fifo_w15_d2_S layer19_out_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_10),
    .if_full_n(layer19_out_V_10_full_n),
    .if_write(ap_channel_done_layer19_out_V_10),
    .if_dout(layer19_out_V_10_dout),
    .if_num_data_valid(layer19_out_V_10_num_data_valid),
    .if_fifo_cap(layer19_out_V_10_fifo_cap),
    .if_empty_n(layer19_out_V_10_empty_n),
    .if_read(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready)
);

alveo_hls4ml_fifo_w15_d2_S layer19_out_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_11),
    .if_full_n(layer19_out_V_11_full_n),
    .if_write(ap_channel_done_layer19_out_V_11),
    .if_dout(layer19_out_V_11_dout),
    .if_num_data_valid(layer19_out_V_11_num_data_valid),
    .if_fifo_cap(layer19_out_V_11_fifo_cap),
    .if_empty_n(layer19_out_V_11_empty_n),
    .if_read(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready)
);

alveo_hls4ml_fifo_w15_d2_S layer19_out_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_12),
    .if_full_n(layer19_out_V_12_full_n),
    .if_write(ap_channel_done_layer19_out_V_12),
    .if_dout(layer19_out_V_12_dout),
    .if_num_data_valid(layer19_out_V_12_num_data_valid),
    .if_fifo_cap(layer19_out_V_12_fifo_cap),
    .if_empty_n(layer19_out_V_12_empty_n),
    .if_read(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready)
);

alveo_hls4ml_fifo_w15_d2_S layer19_out_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_13),
    .if_full_n(layer19_out_V_13_full_n),
    .if_write(ap_channel_done_layer19_out_V_13),
    .if_dout(layer19_out_V_13_dout),
    .if_num_data_valid(layer19_out_V_13_num_data_valid),
    .if_fifo_cap(layer19_out_V_13_fifo_cap),
    .if_empty_n(layer19_out_V_13_empty_n),
    .if_read(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready)
);

alveo_hls4ml_fifo_w15_d2_S layer19_out_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_14),
    .if_full_n(layer19_out_V_14_full_n),
    .if_write(ap_channel_done_layer19_out_V_14),
    .if_dout(layer19_out_V_14_dout),
    .if_num_data_valid(layer19_out_V_14_num_data_valid),
    .if_fifo_cap(layer19_out_V_14_fifo_cap),
    .if_empty_n(layer19_out_V_14_empty_n),
    .if_read(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready)
);

alveo_hls4ml_fifo_w15_d2_S layer19_out_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_return_15),
    .if_full_n(layer19_out_V_15_full_n),
    .if_write(ap_channel_done_layer19_out_V_15),
    .if_dout(layer19_out_V_15_dout),
    .if_num_data_valid(layer19_out_V_15_num_data_valid),
    .if_fifo_cap(layer19_out_V_15_fifo_cap),
    .if_empty_n(layer19_out_V_15_empty_n),
    .if_read(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer21_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_0),
    .if_full_n(layer21_out_V_full_n),
    .if_write(ap_channel_done_layer21_out_V),
    .if_dout(layer21_out_V_dout),
    .if_num_data_valid(layer21_out_V_num_data_valid),
    .if_fifo_cap(layer21_out_V_fifo_cap),
    .if_empty_n(layer21_out_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer21_out_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_1),
    .if_full_n(layer21_out_V_1_full_n),
    .if_write(ap_channel_done_layer21_out_V_1),
    .if_dout(layer21_out_V_1_dout),
    .if_num_data_valid(layer21_out_V_1_num_data_valid),
    .if_fifo_cap(layer21_out_V_1_fifo_cap),
    .if_empty_n(layer21_out_V_1_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer21_out_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_2),
    .if_full_n(layer21_out_V_2_full_n),
    .if_write(ap_channel_done_layer21_out_V_2),
    .if_dout(layer21_out_V_2_dout),
    .if_num_data_valid(layer21_out_V_2_num_data_valid),
    .if_fifo_cap(layer21_out_V_2_fifo_cap),
    .if_empty_n(layer21_out_V_2_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer21_out_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_3),
    .if_full_n(layer21_out_V_3_full_n),
    .if_write(ap_channel_done_layer21_out_V_3),
    .if_dout(layer21_out_V_3_dout),
    .if_num_data_valid(layer21_out_V_3_num_data_valid),
    .if_fifo_cap(layer21_out_V_3_fifo_cap),
    .if_empty_n(layer21_out_V_3_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer21_out_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_4),
    .if_full_n(layer21_out_V_4_full_n),
    .if_write(ap_channel_done_layer21_out_V_4),
    .if_dout(layer21_out_V_4_dout),
    .if_num_data_valid(layer21_out_V_4_num_data_valid),
    .if_fifo_cap(layer21_out_V_4_fifo_cap),
    .if_empty_n(layer21_out_V_4_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer21_out_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_5),
    .if_full_n(layer21_out_V_5_full_n),
    .if_write(ap_channel_done_layer21_out_V_5),
    .if_dout(layer21_out_V_5_dout),
    .if_num_data_valid(layer21_out_V_5_num_data_valid),
    .if_fifo_cap(layer21_out_V_5_fifo_cap),
    .if_empty_n(layer21_out_V_5_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer21_out_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_6),
    .if_full_n(layer21_out_V_6_full_n),
    .if_write(ap_channel_done_layer21_out_V_6),
    .if_dout(layer21_out_V_6_dout),
    .if_num_data_valid(layer21_out_V_6_num_data_valid),
    .if_fifo_cap(layer21_out_V_6_fifo_cap),
    .if_empty_n(layer21_out_V_6_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer21_out_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_7),
    .if_full_n(layer21_out_V_7_full_n),
    .if_write(ap_channel_done_layer21_out_V_7),
    .if_dout(layer21_out_V_7_dout),
    .if_num_data_valid(layer21_out_V_7_num_data_valid),
    .if_fifo_cap(layer21_out_V_7_fifo_cap),
    .if_empty_n(layer21_out_V_7_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer21_out_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_8),
    .if_full_n(layer21_out_V_8_full_n),
    .if_write(ap_channel_done_layer21_out_V_8),
    .if_dout(layer21_out_V_8_dout),
    .if_num_data_valid(layer21_out_V_8_num_data_valid),
    .if_fifo_cap(layer21_out_V_8_fifo_cap),
    .if_empty_n(layer21_out_V_8_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer21_out_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_9),
    .if_full_n(layer21_out_V_9_full_n),
    .if_write(ap_channel_done_layer21_out_V_9),
    .if_dout(layer21_out_V_9_dout),
    .if_num_data_valid(layer21_out_V_9_num_data_valid),
    .if_fifo_cap(layer21_out_V_9_fifo_cap),
    .if_empty_n(layer21_out_V_9_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer21_out_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_10),
    .if_full_n(layer21_out_V_10_full_n),
    .if_write(ap_channel_done_layer21_out_V_10),
    .if_dout(layer21_out_V_10_dout),
    .if_num_data_valid(layer21_out_V_10_num_data_valid),
    .if_fifo_cap(layer21_out_V_10_fifo_cap),
    .if_empty_n(layer21_out_V_10_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer21_out_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_11),
    .if_full_n(layer21_out_V_11_full_n),
    .if_write(ap_channel_done_layer21_out_V_11),
    .if_dout(layer21_out_V_11_dout),
    .if_num_data_valid(layer21_out_V_11_num_data_valid),
    .if_fifo_cap(layer21_out_V_11_fifo_cap),
    .if_empty_n(layer21_out_V_11_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer21_out_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_12),
    .if_full_n(layer21_out_V_12_full_n),
    .if_write(ap_channel_done_layer21_out_V_12),
    .if_dout(layer21_out_V_12_dout),
    .if_num_data_valid(layer21_out_V_12_num_data_valid),
    .if_fifo_cap(layer21_out_V_12_fifo_cap),
    .if_empty_n(layer21_out_V_12_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer21_out_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_13),
    .if_full_n(layer21_out_V_13_full_n),
    .if_write(ap_channel_done_layer21_out_V_13),
    .if_dout(layer21_out_V_13_dout),
    .if_num_data_valid(layer21_out_V_13_num_data_valid),
    .if_fifo_cap(layer21_out_V_13_fifo_cap),
    .if_empty_n(layer21_out_V_13_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer21_out_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_14),
    .if_full_n(layer21_out_V_14_full_n),
    .if_write(ap_channel_done_layer21_out_V_14),
    .if_dout(layer21_out_V_14_dout),
    .if_num_data_valid(layer21_out_V_14_num_data_valid),
    .if_fifo_cap(layer21_out_V_14_fifo_cap),
    .if_empty_n(layer21_out_V_14_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer21_out_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_return_15),
    .if_full_n(layer21_out_V_15_full_n),
    .if_write(ap_channel_done_layer21_out_V_15),
    .if_dout(layer21_out_V_15_dout),
    .if_num_data_valid(layer21_out_V_15_num_data_valid),
    .if_fifo_cap(layer21_out_V_15_fifo_cap),
    .if_empty_n(layer21_out_V_15_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer22_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_0),
    .if_full_n(layer22_out_V_full_n),
    .if_write(ap_channel_done_layer22_out_V),
    .if_dout(layer22_out_V_dout),
    .if_num_data_valid(layer22_out_V_num_data_valid),
    .if_fifo_cap(layer22_out_V_fifo_cap),
    .if_empty_n(layer22_out_V_empty_n),
    .if_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer22_out_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_1),
    .if_full_n(layer22_out_V_1_full_n),
    .if_write(ap_channel_done_layer22_out_V_1),
    .if_dout(layer22_out_V_1_dout),
    .if_num_data_valid(layer22_out_V_1_num_data_valid),
    .if_fifo_cap(layer22_out_V_1_fifo_cap),
    .if_empty_n(layer22_out_V_1_empty_n),
    .if_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer22_out_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_2),
    .if_full_n(layer22_out_V_2_full_n),
    .if_write(ap_channel_done_layer22_out_V_2),
    .if_dout(layer22_out_V_2_dout),
    .if_num_data_valid(layer22_out_V_2_num_data_valid),
    .if_fifo_cap(layer22_out_V_2_fifo_cap),
    .if_empty_n(layer22_out_V_2_empty_n),
    .if_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer22_out_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_3),
    .if_full_n(layer22_out_V_3_full_n),
    .if_write(ap_channel_done_layer22_out_V_3),
    .if_dout(layer22_out_V_3_dout),
    .if_num_data_valid(layer22_out_V_3_num_data_valid),
    .if_fifo_cap(layer22_out_V_3_fifo_cap),
    .if_empty_n(layer22_out_V_3_empty_n),
    .if_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer22_out_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_4),
    .if_full_n(layer22_out_V_4_full_n),
    .if_write(ap_channel_done_layer22_out_V_4),
    .if_dout(layer22_out_V_4_dout),
    .if_num_data_valid(layer22_out_V_4_num_data_valid),
    .if_fifo_cap(layer22_out_V_4_fifo_cap),
    .if_empty_n(layer22_out_V_4_empty_n),
    .if_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer22_out_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_5),
    .if_full_n(layer22_out_V_5_full_n),
    .if_write(ap_channel_done_layer22_out_V_5),
    .if_dout(layer22_out_V_5_dout),
    .if_num_data_valid(layer22_out_V_5_num_data_valid),
    .if_fifo_cap(layer22_out_V_5_fifo_cap),
    .if_empty_n(layer22_out_V_5_empty_n),
    .if_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer22_out_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_6),
    .if_full_n(layer22_out_V_6_full_n),
    .if_write(ap_channel_done_layer22_out_V_6),
    .if_dout(layer22_out_V_6_dout),
    .if_num_data_valid(layer22_out_V_6_num_data_valid),
    .if_fifo_cap(layer22_out_V_6_fifo_cap),
    .if_empty_n(layer22_out_V_6_empty_n),
    .if_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer22_out_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_7),
    .if_full_n(layer22_out_V_7_full_n),
    .if_write(ap_channel_done_layer22_out_V_7),
    .if_dout(layer22_out_V_7_dout),
    .if_num_data_valid(layer22_out_V_7_num_data_valid),
    .if_fifo_cap(layer22_out_V_7_fifo_cap),
    .if_empty_n(layer22_out_V_7_empty_n),
    .if_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer22_out_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_8),
    .if_full_n(layer22_out_V_8_full_n),
    .if_write(ap_channel_done_layer22_out_V_8),
    .if_dout(layer22_out_V_8_dout),
    .if_num_data_valid(layer22_out_V_8_num_data_valid),
    .if_fifo_cap(layer22_out_V_8_fifo_cap),
    .if_empty_n(layer22_out_V_8_empty_n),
    .if_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer22_out_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_9),
    .if_full_n(layer22_out_V_9_full_n),
    .if_write(ap_channel_done_layer22_out_V_9),
    .if_dout(layer22_out_V_9_dout),
    .if_num_data_valid(layer22_out_V_9_num_data_valid),
    .if_fifo_cap(layer22_out_V_9_fifo_cap),
    .if_empty_n(layer22_out_V_9_empty_n),
    .if_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer22_out_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_10),
    .if_full_n(layer22_out_V_10_full_n),
    .if_write(ap_channel_done_layer22_out_V_10),
    .if_dout(layer22_out_V_10_dout),
    .if_num_data_valid(layer22_out_V_10_num_data_valid),
    .if_fifo_cap(layer22_out_V_10_fifo_cap),
    .if_empty_n(layer22_out_V_10_empty_n),
    .if_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer22_out_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_11),
    .if_full_n(layer22_out_V_11_full_n),
    .if_write(ap_channel_done_layer22_out_V_11),
    .if_dout(layer22_out_V_11_dout),
    .if_num_data_valid(layer22_out_V_11_num_data_valid),
    .if_fifo_cap(layer22_out_V_11_fifo_cap),
    .if_empty_n(layer22_out_V_11_empty_n),
    .if_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer22_out_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_12),
    .if_full_n(layer22_out_V_12_full_n),
    .if_write(ap_channel_done_layer22_out_V_12),
    .if_dout(layer22_out_V_12_dout),
    .if_num_data_valid(layer22_out_V_12_num_data_valid),
    .if_fifo_cap(layer22_out_V_12_fifo_cap),
    .if_empty_n(layer22_out_V_12_empty_n),
    .if_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer22_out_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_13),
    .if_full_n(layer22_out_V_13_full_n),
    .if_write(ap_channel_done_layer22_out_V_13),
    .if_dout(layer22_out_V_13_dout),
    .if_num_data_valid(layer22_out_V_13_num_data_valid),
    .if_fifo_cap(layer22_out_V_13_fifo_cap),
    .if_empty_n(layer22_out_V_13_empty_n),
    .if_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer22_out_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_14),
    .if_full_n(layer22_out_V_14_full_n),
    .if_write(ap_channel_done_layer22_out_V_14),
    .if_dout(layer22_out_V_14_dout),
    .if_num_data_valid(layer22_out_V_14_num_data_valid),
    .if_fifo_cap(layer22_out_V_14_fifo_cap),
    .if_empty_n(layer22_out_V_14_empty_n),
    .if_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer22_out_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_return_15),
    .if_full_n(layer22_out_V_15_full_n),
    .if_write(ap_channel_done_layer22_out_V_15),
    .if_dout(layer22_out_V_15_dout),
    .if_num_data_valid(layer22_out_V_15_num_data_valid),
    .if_fifo_cap(layer22_out_V_15_fifo_cap),
    .if_empty_n(layer22_out_V_15_empty_n),
    .if_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_V <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_V <= ap_sync_channel_write_layer10_out_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_V_1 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_V_1 <= ap_sync_channel_write_layer10_out_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_V_10 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_V_10 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_V_10 <= ap_sync_channel_write_layer10_out_V_10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_V_11 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_V_11 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_V_11 <= ap_sync_channel_write_layer10_out_V_11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_V_12 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_V_12 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_V_12 <= ap_sync_channel_write_layer10_out_V_12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_V_13 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_V_13 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_V_13 <= ap_sync_channel_write_layer10_out_V_13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_V_14 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_V_14 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_V_14 <= ap_sync_channel_write_layer10_out_V_14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_V_15 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_V_15 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_V_15 <= ap_sync_channel_write_layer10_out_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_V_16 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_V_16 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_V_16 <= ap_sync_channel_write_layer10_out_V_16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_V_17 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_V_17 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_V_17 <= ap_sync_channel_write_layer10_out_V_17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_V_18 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_V_18 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_V_18 <= ap_sync_channel_write_layer10_out_V_18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_V_19 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_V_19 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_V_19 <= ap_sync_channel_write_layer10_out_V_19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_V_2 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_V_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_V_2 <= ap_sync_channel_write_layer10_out_V_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_V_20 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_V_20 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_V_20 <= ap_sync_channel_write_layer10_out_V_20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_V_21 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_V_21 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_V_21 <= ap_sync_channel_write_layer10_out_V_21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_V_22 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_V_22 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_V_22 <= ap_sync_channel_write_layer10_out_V_22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_V_23 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_V_23 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_V_23 <= ap_sync_channel_write_layer10_out_V_23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_V_3 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_V_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_V_3 <= ap_sync_channel_write_layer10_out_V_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_V_4 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_V_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_V_4 <= ap_sync_channel_write_layer10_out_V_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_V_5 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_V_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_V_5 <= ap_sync_channel_write_layer10_out_V_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_V_6 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_V_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_V_6 <= ap_sync_channel_write_layer10_out_V_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_V_7 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_V_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_V_7 <= ap_sync_channel_write_layer10_out_V_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_V_8 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_V_8 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_V_8 <= ap_sync_channel_write_layer10_out_V_8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_V_9 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_V_9 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_V_9 <= ap_sync_channel_write_layer10_out_V_9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer12_out_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer12_out_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer12_out_V <= ap_sync_channel_write_layer12_out_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer12_out_V_1 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer12_out_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer12_out_V_1 <= ap_sync_channel_write_layer12_out_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer12_out_V_10 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer12_out_V_10 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer12_out_V_10 <= ap_sync_channel_write_layer12_out_V_10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer12_out_V_11 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer12_out_V_11 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer12_out_V_11 <= ap_sync_channel_write_layer12_out_V_11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer12_out_V_12 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer12_out_V_12 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer12_out_V_12 <= ap_sync_channel_write_layer12_out_V_12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer12_out_V_13 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer12_out_V_13 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer12_out_V_13 <= ap_sync_channel_write_layer12_out_V_13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer12_out_V_14 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer12_out_V_14 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer12_out_V_14 <= ap_sync_channel_write_layer12_out_V_14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer12_out_V_15 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer12_out_V_15 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer12_out_V_15 <= ap_sync_channel_write_layer12_out_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer12_out_V_16 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer12_out_V_16 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer12_out_V_16 <= ap_sync_channel_write_layer12_out_V_16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer12_out_V_17 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer12_out_V_17 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer12_out_V_17 <= ap_sync_channel_write_layer12_out_V_17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer12_out_V_18 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer12_out_V_18 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer12_out_V_18 <= ap_sync_channel_write_layer12_out_V_18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer12_out_V_19 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer12_out_V_19 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer12_out_V_19 <= ap_sync_channel_write_layer12_out_V_19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer12_out_V_2 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer12_out_V_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer12_out_V_2 <= ap_sync_channel_write_layer12_out_V_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer12_out_V_20 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer12_out_V_20 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer12_out_V_20 <= ap_sync_channel_write_layer12_out_V_20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer12_out_V_21 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer12_out_V_21 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer12_out_V_21 <= ap_sync_channel_write_layer12_out_V_21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer12_out_V_22 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer12_out_V_22 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer12_out_V_22 <= ap_sync_channel_write_layer12_out_V_22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer12_out_V_23 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer12_out_V_23 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer12_out_V_23 <= ap_sync_channel_write_layer12_out_V_23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer12_out_V_3 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer12_out_V_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer12_out_V_3 <= ap_sync_channel_write_layer12_out_V_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer12_out_V_4 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer12_out_V_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer12_out_V_4 <= ap_sync_channel_write_layer12_out_V_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer12_out_V_5 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer12_out_V_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer12_out_V_5 <= ap_sync_channel_write_layer12_out_V_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer12_out_V_6 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer12_out_V_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer12_out_V_6 <= ap_sync_channel_write_layer12_out_V_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer12_out_V_7 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer12_out_V_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer12_out_V_7 <= ap_sync_channel_write_layer12_out_V_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer12_out_V_8 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer12_out_V_8 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer12_out_V_8 <= ap_sync_channel_write_layer12_out_V_8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer12_out_V_9 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer12_out_V_9 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer12_out_V_9 <= ap_sync_channel_write_layer12_out_V_9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer13_out_V <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer13_out_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer13_out_V <= ap_sync_channel_write_layer13_out_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer13_out_V_1 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer13_out_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer13_out_V_1 <= ap_sync_channel_write_layer13_out_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer13_out_V_10 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer13_out_V_10 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer13_out_V_10 <= ap_sync_channel_write_layer13_out_V_10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer13_out_V_11 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer13_out_V_11 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer13_out_V_11 <= ap_sync_channel_write_layer13_out_V_11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer13_out_V_2 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer13_out_V_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer13_out_V_2 <= ap_sync_channel_write_layer13_out_V_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer13_out_V_3 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer13_out_V_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer13_out_V_3 <= ap_sync_channel_write_layer13_out_V_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer13_out_V_4 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer13_out_V_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer13_out_V_4 <= ap_sync_channel_write_layer13_out_V_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer13_out_V_5 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer13_out_V_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer13_out_V_5 <= ap_sync_channel_write_layer13_out_V_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer13_out_V_6 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer13_out_V_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer13_out_V_6 <= ap_sync_channel_write_layer13_out_V_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer13_out_V_7 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer13_out_V_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer13_out_V_7 <= ap_sync_channel_write_layer13_out_V_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer13_out_V_8 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer13_out_V_8 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer13_out_V_8 <= ap_sync_channel_write_layer13_out_V_8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer13_out_V_9 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer13_out_V_9 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer13_out_V_9 <= ap_sync_channel_write_layer13_out_V_9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_V <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_V <= ap_sync_channel_write_layer15_out_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_V_1 <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_V_1 <= ap_sync_channel_write_layer15_out_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_V_2 <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_V_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_V_2 <= ap_sync_channel_write_layer15_out_V_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_V_3 <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_V_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_V_3 <= ap_sync_channel_write_layer15_out_V_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_V_4 <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_V_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_V_4 <= ap_sync_channel_write_layer15_out_V_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_V_5 <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_V_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_V_5 <= ap_sync_channel_write_layer15_out_V_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_V_6 <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_V_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_V_6 <= ap_sync_channel_write_layer15_out_V_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_V_7 <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_V_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_V_7 <= ap_sync_channel_write_layer15_out_V_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_V_8 <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_V_8 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_V_8 <= ap_sync_channel_write_layer15_out_V_8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer15_out_V_9 <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer15_out_V_9 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer15_out_V_9 <= ap_sync_channel_write_layer15_out_V_9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer17_out_V <= 1'b0;
    end else begin
        if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done & normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer17_out_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer17_out_V <= ap_sync_channel_write_layer17_out_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer17_out_V_1 <= 1'b0;
    end else begin
        if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done & normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer17_out_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer17_out_V_1 <= ap_sync_channel_write_layer17_out_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer17_out_V_2 <= 1'b0;
    end else begin
        if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done & normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer17_out_V_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer17_out_V_2 <= ap_sync_channel_write_layer17_out_V_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer17_out_V_3 <= 1'b0;
    end else begin
        if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done & normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer17_out_V_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer17_out_V_3 <= ap_sync_channel_write_layer17_out_V_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer17_out_V_4 <= 1'b0;
    end else begin
        if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done & normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer17_out_V_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer17_out_V_4 <= ap_sync_channel_write_layer17_out_V_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer17_out_V_5 <= 1'b0;
    end else begin
        if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done & normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer17_out_V_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer17_out_V_5 <= ap_sync_channel_write_layer17_out_V_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer17_out_V_6 <= 1'b0;
    end else begin
        if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done & normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer17_out_V_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer17_out_V_6 <= ap_sync_channel_write_layer17_out_V_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer17_out_V_7 <= 1'b0;
    end else begin
        if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done & normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer17_out_V_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer17_out_V_7 <= ap_sync_channel_write_layer17_out_V_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer17_out_V_8 <= 1'b0;
    end else begin
        if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done & normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer17_out_V_8 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer17_out_V_8 <= ap_sync_channel_write_layer17_out_V_8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer17_out_V_9 <= 1'b0;
    end else begin
        if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done & normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer17_out_V_9 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer17_out_V_9 <= ap_sync_channel_write_layer17_out_V_9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer18_out_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer18_out_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer18_out_V <= ap_sync_channel_write_layer18_out_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer18_out_V_1 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer18_out_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer18_out_V_1 <= ap_sync_channel_write_layer18_out_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer18_out_V_2 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer18_out_V_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer18_out_V_2 <= ap_sync_channel_write_layer18_out_V_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer18_out_V_3 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer18_out_V_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer18_out_V_3 <= ap_sync_channel_write_layer18_out_V_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer18_out_V_4 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer18_out_V_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer18_out_V_4 <= ap_sync_channel_write_layer18_out_V_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer18_out_V_5 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer18_out_V_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer18_out_V_5 <= ap_sync_channel_write_layer18_out_V_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer18_out_V_6 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer18_out_V_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer18_out_V_6 <= ap_sync_channel_write_layer18_out_V_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer18_out_V_7 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer18_out_V_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer18_out_V_7 <= ap_sync_channel_write_layer18_out_V_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer18_out_V_8 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer18_out_V_8 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer18_out_V_8 <= ap_sync_channel_write_layer18_out_V_8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer18_out_V_9 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer18_out_V_9 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer18_out_V_9 <= ap_sync_channel_write_layer18_out_V_9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer19_out_V <= 1'b0;
    end else begin
        if (((dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer19_out_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer19_out_V <= ap_sync_channel_write_layer19_out_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer19_out_V_1 <= 1'b0;
    end else begin
        if (((dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer19_out_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer19_out_V_1 <= ap_sync_channel_write_layer19_out_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer19_out_V_10 <= 1'b0;
    end else begin
        if (((dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer19_out_V_10 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer19_out_V_10 <= ap_sync_channel_write_layer19_out_V_10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer19_out_V_11 <= 1'b0;
    end else begin
        if (((dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer19_out_V_11 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer19_out_V_11 <= ap_sync_channel_write_layer19_out_V_11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer19_out_V_12 <= 1'b0;
    end else begin
        if (((dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer19_out_V_12 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer19_out_V_12 <= ap_sync_channel_write_layer19_out_V_12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer19_out_V_13 <= 1'b0;
    end else begin
        if (((dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer19_out_V_13 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer19_out_V_13 <= ap_sync_channel_write_layer19_out_V_13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer19_out_V_14 <= 1'b0;
    end else begin
        if (((dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer19_out_V_14 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer19_out_V_14 <= ap_sync_channel_write_layer19_out_V_14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer19_out_V_15 <= 1'b0;
    end else begin
        if (((dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer19_out_V_15 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer19_out_V_15 <= ap_sync_channel_write_layer19_out_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer19_out_V_2 <= 1'b0;
    end else begin
        if (((dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer19_out_V_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer19_out_V_2 <= ap_sync_channel_write_layer19_out_V_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer19_out_V_3 <= 1'b0;
    end else begin
        if (((dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer19_out_V_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer19_out_V_3 <= ap_sync_channel_write_layer19_out_V_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer19_out_V_4 <= 1'b0;
    end else begin
        if (((dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer19_out_V_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer19_out_V_4 <= ap_sync_channel_write_layer19_out_V_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer19_out_V_5 <= 1'b0;
    end else begin
        if (((dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer19_out_V_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer19_out_V_5 <= ap_sync_channel_write_layer19_out_V_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer19_out_V_6 <= 1'b0;
    end else begin
        if (((dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer19_out_V_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer19_out_V_6 <= ap_sync_channel_write_layer19_out_V_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer19_out_V_7 <= 1'b0;
    end else begin
        if (((dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer19_out_V_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer19_out_V_7 <= ap_sync_channel_write_layer19_out_V_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer19_out_V_8 <= 1'b0;
    end else begin
        if (((dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer19_out_V_8 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer19_out_V_8 <= ap_sync_channel_write_layer19_out_V_8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer19_out_V_9 <= 1'b0;
    end else begin
        if (((dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer19_out_V_9 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer19_out_V_9 <= ap_sync_channel_write_layer19_out_V_9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer21_out_V <= 1'b0;
    end else begin
        if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done & normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer21_out_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer21_out_V <= ap_sync_channel_write_layer21_out_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer21_out_V_1 <= 1'b0;
    end else begin
        if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done & normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer21_out_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer21_out_V_1 <= ap_sync_channel_write_layer21_out_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer21_out_V_10 <= 1'b0;
    end else begin
        if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done & normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer21_out_V_10 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer21_out_V_10 <= ap_sync_channel_write_layer21_out_V_10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer21_out_V_11 <= 1'b0;
    end else begin
        if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done & normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer21_out_V_11 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer21_out_V_11 <= ap_sync_channel_write_layer21_out_V_11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer21_out_V_12 <= 1'b0;
    end else begin
        if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done & normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer21_out_V_12 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer21_out_V_12 <= ap_sync_channel_write_layer21_out_V_12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer21_out_V_13 <= 1'b0;
    end else begin
        if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done & normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer21_out_V_13 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer21_out_V_13 <= ap_sync_channel_write_layer21_out_V_13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer21_out_V_14 <= 1'b0;
    end else begin
        if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done & normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer21_out_V_14 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer21_out_V_14 <= ap_sync_channel_write_layer21_out_V_14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer21_out_V_15 <= 1'b0;
    end else begin
        if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done & normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer21_out_V_15 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer21_out_V_15 <= ap_sync_channel_write_layer21_out_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer21_out_V_2 <= 1'b0;
    end else begin
        if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done & normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer21_out_V_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer21_out_V_2 <= ap_sync_channel_write_layer21_out_V_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer21_out_V_3 <= 1'b0;
    end else begin
        if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done & normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer21_out_V_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer21_out_V_3 <= ap_sync_channel_write_layer21_out_V_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer21_out_V_4 <= 1'b0;
    end else begin
        if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done & normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer21_out_V_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer21_out_V_4 <= ap_sync_channel_write_layer21_out_V_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer21_out_V_5 <= 1'b0;
    end else begin
        if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done & normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer21_out_V_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer21_out_V_5 <= ap_sync_channel_write_layer21_out_V_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer21_out_V_6 <= 1'b0;
    end else begin
        if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done & normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer21_out_V_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer21_out_V_6 <= ap_sync_channel_write_layer21_out_V_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer21_out_V_7 <= 1'b0;
    end else begin
        if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done & normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer21_out_V_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer21_out_V_7 <= ap_sync_channel_write_layer21_out_V_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer21_out_V_8 <= 1'b0;
    end else begin
        if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done & normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer21_out_V_8 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer21_out_V_8 <= ap_sync_channel_write_layer21_out_V_8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer21_out_V_9 <= 1'b0;
    end else begin
        if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done & normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer21_out_V_9 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer21_out_V_9 <= ap_sync_channel_write_layer21_out_V_9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer22_out_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer22_out_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer22_out_V <= ap_sync_channel_write_layer22_out_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer22_out_V_1 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer22_out_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer22_out_V_1 <= ap_sync_channel_write_layer22_out_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer22_out_V_10 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer22_out_V_10 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer22_out_V_10 <= ap_sync_channel_write_layer22_out_V_10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer22_out_V_11 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer22_out_V_11 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer22_out_V_11 <= ap_sync_channel_write_layer22_out_V_11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer22_out_V_12 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer22_out_V_12 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer22_out_V_12 <= ap_sync_channel_write_layer22_out_V_12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer22_out_V_13 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer22_out_V_13 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer22_out_V_13 <= ap_sync_channel_write_layer22_out_V_13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer22_out_V_14 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer22_out_V_14 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer22_out_V_14 <= ap_sync_channel_write_layer22_out_V_14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer22_out_V_15 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer22_out_V_15 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer22_out_V_15 <= ap_sync_channel_write_layer22_out_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer22_out_V_2 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer22_out_V_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer22_out_V_2 <= ap_sync_channel_write_layer22_out_V_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer22_out_V_3 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer22_out_V_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer22_out_V_3 <= ap_sync_channel_write_layer22_out_V_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer22_out_V_4 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer22_out_V_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer22_out_V_4 <= ap_sync_channel_write_layer22_out_V_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer22_out_V_5 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer22_out_V_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer22_out_V_5 <= ap_sync_channel_write_layer22_out_V_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer22_out_V_6 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer22_out_V_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer22_out_V_6 <= ap_sync_channel_write_layer22_out_V_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer22_out_V_7 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer22_out_V_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer22_out_V_7 <= ap_sync_channel_write_layer22_out_V_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer22_out_V_8 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer22_out_V_8 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer22_out_V_8 <= ap_sync_channel_write_layer22_out_V_8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer22_out_V_9 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer22_out_V_9 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer22_out_V_9 <= ap_sync_channel_write_layer22_out_V_9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V <= ap_sync_channel_write_layer2_out_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_1 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_1 <= ap_sync_channel_write_layer2_out_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_10 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_10 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_10 <= ap_sync_channel_write_layer2_out_V_10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_11 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_11 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_11 <= ap_sync_channel_write_layer2_out_V_11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_12 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_12 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_12 <= ap_sync_channel_write_layer2_out_V_12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_13 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_13 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_13 <= ap_sync_channel_write_layer2_out_V_13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_14 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_14 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_14 <= ap_sync_channel_write_layer2_out_V_14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_15 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_15 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_15 <= ap_sync_channel_write_layer2_out_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_16 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_16 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_16 <= ap_sync_channel_write_layer2_out_V_16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_17 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_17 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_17 <= ap_sync_channel_write_layer2_out_V_17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_18 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_18 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_18 <= ap_sync_channel_write_layer2_out_V_18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_19 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_19 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_19 <= ap_sync_channel_write_layer2_out_V_19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_2 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_2 <= ap_sync_channel_write_layer2_out_V_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_20 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_20 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_20 <= ap_sync_channel_write_layer2_out_V_20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_21 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_21 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_21 <= ap_sync_channel_write_layer2_out_V_21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_22 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_22 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_22 <= ap_sync_channel_write_layer2_out_V_22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_23 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_23 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_23 <= ap_sync_channel_write_layer2_out_V_23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_24 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_24 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_24 <= ap_sync_channel_write_layer2_out_V_24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_25 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_25 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_25 <= ap_sync_channel_write_layer2_out_V_25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_26 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_26 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_26 <= ap_sync_channel_write_layer2_out_V_26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_27 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_27 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_27 <= ap_sync_channel_write_layer2_out_V_27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_28 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_28 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_28 <= ap_sync_channel_write_layer2_out_V_28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_29 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_29 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_29 <= ap_sync_channel_write_layer2_out_V_29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_3 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_3 <= ap_sync_channel_write_layer2_out_V_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_30 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_30 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_30 <= ap_sync_channel_write_layer2_out_V_30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_31 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_31 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_31 <= ap_sync_channel_write_layer2_out_V_31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_32 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_32 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_32 <= ap_sync_channel_write_layer2_out_V_32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_33 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_33 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_33 <= ap_sync_channel_write_layer2_out_V_33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_34 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_34 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_34 <= ap_sync_channel_write_layer2_out_V_34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_35 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_35 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_35 <= ap_sync_channel_write_layer2_out_V_35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_36 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_36 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_36 <= ap_sync_channel_write_layer2_out_V_36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_37 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_37 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_37 <= ap_sync_channel_write_layer2_out_V_37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_38 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_38 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_38 <= ap_sync_channel_write_layer2_out_V_38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_39 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_39 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_39 <= ap_sync_channel_write_layer2_out_V_39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_4 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_4 <= ap_sync_channel_write_layer2_out_V_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_40 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_40 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_40 <= ap_sync_channel_write_layer2_out_V_40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_41 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_41 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_41 <= ap_sync_channel_write_layer2_out_V_41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_42 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_42 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_42 <= ap_sync_channel_write_layer2_out_V_42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_43 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_43 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_43 <= ap_sync_channel_write_layer2_out_V_43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_44 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_44 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_44 <= ap_sync_channel_write_layer2_out_V_44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_45 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_45 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_45 <= ap_sync_channel_write_layer2_out_V_45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_46 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_46 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_46 <= ap_sync_channel_write_layer2_out_V_46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_47 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_47 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_47 <= ap_sync_channel_write_layer2_out_V_47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_48 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_48 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_48 <= ap_sync_channel_write_layer2_out_V_48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_49 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_49 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_49 <= ap_sync_channel_write_layer2_out_V_49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_5 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_5 <= ap_sync_channel_write_layer2_out_V_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_50 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_50 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_50 <= ap_sync_channel_write_layer2_out_V_50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_51 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_51 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_51 <= ap_sync_channel_write_layer2_out_V_51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_52 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_52 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_52 <= ap_sync_channel_write_layer2_out_V_52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_53 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_53 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_53 <= ap_sync_channel_write_layer2_out_V_53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_54 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_54 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_54 <= ap_sync_channel_write_layer2_out_V_54;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_55 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_55 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_55 <= ap_sync_channel_write_layer2_out_V_55;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_56 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_56 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_56 <= ap_sync_channel_write_layer2_out_V_56;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_57 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_57 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_57 <= ap_sync_channel_write_layer2_out_V_57;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_58 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_58 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_58 <= ap_sync_channel_write_layer2_out_V_58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_59 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_59 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_59 <= ap_sync_channel_write_layer2_out_V_59;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_6 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_6 <= ap_sync_channel_write_layer2_out_V_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_60 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_60 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_60 <= ap_sync_channel_write_layer2_out_V_60;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_61 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_61 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_61 <= ap_sync_channel_write_layer2_out_V_61;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_62 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_62 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_62 <= ap_sync_channel_write_layer2_out_V_62;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_63 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_63 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_63 <= ap_sync_channel_write_layer2_out_V_63;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_7 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_7 <= ap_sync_channel_write_layer2_out_V_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_8 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_8 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_8 <= ap_sync_channel_write_layer2_out_V_8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_9 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_9 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_9 <= ap_sync_channel_write_layer2_out_V_9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V <= ap_sync_channel_write_layer4_out_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_1 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_1 <= ap_sync_channel_write_layer4_out_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_10 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_10 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_10 <= ap_sync_channel_write_layer4_out_V_10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_11 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_11 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_11 <= ap_sync_channel_write_layer4_out_V_11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_12 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_12 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_12 <= ap_sync_channel_write_layer4_out_V_12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_13 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_13 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_13 <= ap_sync_channel_write_layer4_out_V_13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_14 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_14 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_14 <= ap_sync_channel_write_layer4_out_V_14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_15 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_15 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_15 <= ap_sync_channel_write_layer4_out_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_16 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_16 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_16 <= ap_sync_channel_write_layer4_out_V_16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_17 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_17 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_17 <= ap_sync_channel_write_layer4_out_V_17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_18 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_18 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_18 <= ap_sync_channel_write_layer4_out_V_18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_19 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_19 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_19 <= ap_sync_channel_write_layer4_out_V_19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_2 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_2 <= ap_sync_channel_write_layer4_out_V_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_20 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_20 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_20 <= ap_sync_channel_write_layer4_out_V_20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_21 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_21 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_21 <= ap_sync_channel_write_layer4_out_V_21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_22 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_22 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_22 <= ap_sync_channel_write_layer4_out_V_22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_23 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_23 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_23 <= ap_sync_channel_write_layer4_out_V_23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_24 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_24 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_24 <= ap_sync_channel_write_layer4_out_V_24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_25 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_25 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_25 <= ap_sync_channel_write_layer4_out_V_25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_26 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_26 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_26 <= ap_sync_channel_write_layer4_out_V_26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_27 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_27 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_27 <= ap_sync_channel_write_layer4_out_V_27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_28 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_28 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_28 <= ap_sync_channel_write_layer4_out_V_28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_29 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_29 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_29 <= ap_sync_channel_write_layer4_out_V_29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_3 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_3 <= ap_sync_channel_write_layer4_out_V_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_30 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_30 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_30 <= ap_sync_channel_write_layer4_out_V_30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_31 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_31 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_31 <= ap_sync_channel_write_layer4_out_V_31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_32 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_32 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_32 <= ap_sync_channel_write_layer4_out_V_32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_33 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_33 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_33 <= ap_sync_channel_write_layer4_out_V_33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_34 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_34 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_34 <= ap_sync_channel_write_layer4_out_V_34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_35 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_35 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_35 <= ap_sync_channel_write_layer4_out_V_35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_36 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_36 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_36 <= ap_sync_channel_write_layer4_out_V_36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_37 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_37 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_37 <= ap_sync_channel_write_layer4_out_V_37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_38 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_38 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_38 <= ap_sync_channel_write_layer4_out_V_38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_39 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_39 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_39 <= ap_sync_channel_write_layer4_out_V_39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_4 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_4 <= ap_sync_channel_write_layer4_out_V_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_40 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_40 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_40 <= ap_sync_channel_write_layer4_out_V_40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_41 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_41 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_41 <= ap_sync_channel_write_layer4_out_V_41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_42 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_42 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_42 <= ap_sync_channel_write_layer4_out_V_42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_43 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_43 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_43 <= ap_sync_channel_write_layer4_out_V_43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_44 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_44 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_44 <= ap_sync_channel_write_layer4_out_V_44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_45 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_45 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_45 <= ap_sync_channel_write_layer4_out_V_45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_46 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_46 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_46 <= ap_sync_channel_write_layer4_out_V_46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_47 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_47 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_47 <= ap_sync_channel_write_layer4_out_V_47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_48 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_48 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_48 <= ap_sync_channel_write_layer4_out_V_48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_49 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_49 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_49 <= ap_sync_channel_write_layer4_out_V_49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_5 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_5 <= ap_sync_channel_write_layer4_out_V_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_50 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_50 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_50 <= ap_sync_channel_write_layer4_out_V_50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_51 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_51 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_51 <= ap_sync_channel_write_layer4_out_V_51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_52 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_52 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_52 <= ap_sync_channel_write_layer4_out_V_52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_53 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_53 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_53 <= ap_sync_channel_write_layer4_out_V_53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_54 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_54 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_54 <= ap_sync_channel_write_layer4_out_V_54;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_55 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_55 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_55 <= ap_sync_channel_write_layer4_out_V_55;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_56 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_56 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_56 <= ap_sync_channel_write_layer4_out_V_56;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_57 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_57 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_57 <= ap_sync_channel_write_layer4_out_V_57;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_58 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_58 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_58 <= ap_sync_channel_write_layer4_out_V_58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_59 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_59 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_59 <= ap_sync_channel_write_layer4_out_V_59;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_6 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_6 <= ap_sync_channel_write_layer4_out_V_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_60 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_60 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_60 <= ap_sync_channel_write_layer4_out_V_60;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_61 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_61 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_61 <= ap_sync_channel_write_layer4_out_V_61;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_62 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_62 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_62 <= ap_sync_channel_write_layer4_out_V_62;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_63 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_63 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_63 <= ap_sync_channel_write_layer4_out_V_63;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_7 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_7 <= ap_sync_channel_write_layer4_out_V_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_8 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_8 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_8 <= ap_sync_channel_write_layer4_out_V_8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_9 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_9 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_9 <= ap_sync_channel_write_layer4_out_V_9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V <= ap_sync_channel_write_layer5_out_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_1 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_1 <= ap_sync_channel_write_layer5_out_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_10 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_10 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_10 <= ap_sync_channel_write_layer5_out_V_10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_11 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_11 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_11 <= ap_sync_channel_write_layer5_out_V_11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_12 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_12 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_12 <= ap_sync_channel_write_layer5_out_V_12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_13 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_13 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_13 <= ap_sync_channel_write_layer5_out_V_13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_14 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_14 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_14 <= ap_sync_channel_write_layer5_out_V_14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_15 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_15 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_15 <= ap_sync_channel_write_layer5_out_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_16 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_16 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_16 <= ap_sync_channel_write_layer5_out_V_16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_17 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_17 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_17 <= ap_sync_channel_write_layer5_out_V_17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_18 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_18 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_18 <= ap_sync_channel_write_layer5_out_V_18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_19 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_19 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_19 <= ap_sync_channel_write_layer5_out_V_19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_2 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_2 <= ap_sync_channel_write_layer5_out_V_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_20 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_20 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_20 <= ap_sync_channel_write_layer5_out_V_20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_21 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_21 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_21 <= ap_sync_channel_write_layer5_out_V_21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_22 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_22 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_22 <= ap_sync_channel_write_layer5_out_V_22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_23 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_23 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_23 <= ap_sync_channel_write_layer5_out_V_23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_24 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_24 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_24 <= ap_sync_channel_write_layer5_out_V_24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_25 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_25 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_25 <= ap_sync_channel_write_layer5_out_V_25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_26 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_26 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_26 <= ap_sync_channel_write_layer5_out_V_26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_27 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_27 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_27 <= ap_sync_channel_write_layer5_out_V_27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_28 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_28 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_28 <= ap_sync_channel_write_layer5_out_V_28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_29 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_29 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_29 <= ap_sync_channel_write_layer5_out_V_29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_3 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_3 <= ap_sync_channel_write_layer5_out_V_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_30 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_30 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_30 <= ap_sync_channel_write_layer5_out_V_30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_31 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_31 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_31 <= ap_sync_channel_write_layer5_out_V_31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_4 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_4 <= ap_sync_channel_write_layer5_out_V_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_5 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_5 <= ap_sync_channel_write_layer5_out_V_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_6 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_6 <= ap_sync_channel_write_layer5_out_V_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_7 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_7 <= ap_sync_channel_write_layer5_out_V_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_8 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_8 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_8 <= ap_sync_channel_write_layer5_out_V_8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_9 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_9 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_9 <= ap_sync_channel_write_layer5_out_V_9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_V <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_V <= ap_sync_channel_write_layer6_out_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_V_1 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_V_1 <= ap_sync_channel_write_layer6_out_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_V_10 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_V_10 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_V_10 <= ap_sync_channel_write_layer6_out_V_10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_V_11 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_V_11 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_V_11 <= ap_sync_channel_write_layer6_out_V_11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_V_12 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_V_12 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_V_12 <= ap_sync_channel_write_layer6_out_V_12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_V_13 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_V_13 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_V_13 <= ap_sync_channel_write_layer6_out_V_13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_V_14 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_V_14 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_V_14 <= ap_sync_channel_write_layer6_out_V_14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_V_15 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_V_15 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_V_15 <= ap_sync_channel_write_layer6_out_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_V_16 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_V_16 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_V_16 <= ap_sync_channel_write_layer6_out_V_16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_V_17 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_V_17 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_V_17 <= ap_sync_channel_write_layer6_out_V_17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_V_18 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_V_18 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_V_18 <= ap_sync_channel_write_layer6_out_V_18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_V_19 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_V_19 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_V_19 <= ap_sync_channel_write_layer6_out_V_19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_V_2 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_V_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_V_2 <= ap_sync_channel_write_layer6_out_V_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_V_20 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_V_20 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_V_20 <= ap_sync_channel_write_layer6_out_V_20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_V_21 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_V_21 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_V_21 <= ap_sync_channel_write_layer6_out_V_21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_V_22 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_V_22 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_V_22 <= ap_sync_channel_write_layer6_out_V_22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_V_23 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_V_23 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_V_23 <= ap_sync_channel_write_layer6_out_V_23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_V_24 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_V_24 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_V_24 <= ap_sync_channel_write_layer6_out_V_24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_V_25 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_V_25 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_V_25 <= ap_sync_channel_write_layer6_out_V_25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_V_26 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_V_26 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_V_26 <= ap_sync_channel_write_layer6_out_V_26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_V_27 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_V_27 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_V_27 <= ap_sync_channel_write_layer6_out_V_27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_V_28 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_V_28 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_V_28 <= ap_sync_channel_write_layer6_out_V_28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_V_29 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_V_29 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_V_29 <= ap_sync_channel_write_layer6_out_V_29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_V_3 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_V_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_V_3 <= ap_sync_channel_write_layer6_out_V_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_V_30 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_V_30 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_V_30 <= ap_sync_channel_write_layer6_out_V_30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_V_31 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_V_31 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_V_31 <= ap_sync_channel_write_layer6_out_V_31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_V_4 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_V_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_V_4 <= ap_sync_channel_write_layer6_out_V_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_V_5 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_V_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_V_5 <= ap_sync_channel_write_layer6_out_V_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_V_6 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_V_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_V_6 <= ap_sync_channel_write_layer6_out_V_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_V_7 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_V_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_V_7 <= ap_sync_channel_write_layer6_out_V_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_V_8 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_V_8 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_V_8 <= ap_sync_channel_write_layer6_out_V_8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer6_out_V_9 <= 1'b0;
    end else begin
        if (((conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer6_out_V_9 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer6_out_V_9 <= ap_sync_channel_write_layer6_out_V_9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_V <= ap_sync_channel_write_layer8_out_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_V_1 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_V_1 <= ap_sync_channel_write_layer8_out_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_V_10 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_V_10 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_V_10 <= ap_sync_channel_write_layer8_out_V_10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_V_11 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_V_11 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_V_11 <= ap_sync_channel_write_layer8_out_V_11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_V_12 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_V_12 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_V_12 <= ap_sync_channel_write_layer8_out_V_12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_V_13 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_V_13 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_V_13 <= ap_sync_channel_write_layer8_out_V_13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_V_14 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_V_14 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_V_14 <= ap_sync_channel_write_layer8_out_V_14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_V_15 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_V_15 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_V_15 <= ap_sync_channel_write_layer8_out_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_V_16 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_V_16 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_V_16 <= ap_sync_channel_write_layer8_out_V_16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_V_17 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_V_17 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_V_17 <= ap_sync_channel_write_layer8_out_V_17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_V_18 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_V_18 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_V_18 <= ap_sync_channel_write_layer8_out_V_18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_V_19 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_V_19 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_V_19 <= ap_sync_channel_write_layer8_out_V_19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_V_2 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_V_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_V_2 <= ap_sync_channel_write_layer8_out_V_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_V_20 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_V_20 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_V_20 <= ap_sync_channel_write_layer8_out_V_20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_V_21 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_V_21 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_V_21 <= ap_sync_channel_write_layer8_out_V_21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_V_22 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_V_22 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_V_22 <= ap_sync_channel_write_layer8_out_V_22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_V_23 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_V_23 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_V_23 <= ap_sync_channel_write_layer8_out_V_23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_V_24 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_V_24 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_V_24 <= ap_sync_channel_write_layer8_out_V_24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_V_25 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_V_25 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_V_25 <= ap_sync_channel_write_layer8_out_V_25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_V_26 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_V_26 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_V_26 <= ap_sync_channel_write_layer8_out_V_26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_V_27 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_V_27 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_V_27 <= ap_sync_channel_write_layer8_out_V_27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_V_28 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_V_28 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_V_28 <= ap_sync_channel_write_layer8_out_V_28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_V_29 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_V_29 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_V_29 <= ap_sync_channel_write_layer8_out_V_29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_V_3 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_V_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_V_3 <= ap_sync_channel_write_layer8_out_V_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_V_30 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_V_30 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_V_30 <= ap_sync_channel_write_layer8_out_V_30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_V_31 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_V_31 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_V_31 <= ap_sync_channel_write_layer8_out_V_31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_V_4 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_V_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_V_4 <= ap_sync_channel_write_layer8_out_V_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_V_5 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_V_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_V_5 <= ap_sync_channel_write_layer8_out_V_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_V_6 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_V_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_V_6 <= ap_sync_channel_write_layer8_out_V_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_V_7 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_V_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_V_7 <= ap_sync_channel_write_layer8_out_V_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_V_8 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_V_8 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_V_8 <= ap_sync_channel_write_layer8_out_V_8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_V_9 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_V_9 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_V_9 <= ap_sync_channel_write_layer8_out_V_9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer9_out_V <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer9_out_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer9_out_V <= ap_sync_channel_write_layer9_out_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer9_out_V_1 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer9_out_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer9_out_V_1 <= ap_sync_channel_write_layer9_out_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer9_out_V_10 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer9_out_V_10 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer9_out_V_10 <= ap_sync_channel_write_layer9_out_V_10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer9_out_V_11 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer9_out_V_11 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer9_out_V_11 <= ap_sync_channel_write_layer9_out_V_11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer9_out_V_12 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer9_out_V_12 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer9_out_V_12 <= ap_sync_channel_write_layer9_out_V_12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer9_out_V_13 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer9_out_V_13 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer9_out_V_13 <= ap_sync_channel_write_layer9_out_V_13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer9_out_V_14 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer9_out_V_14 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer9_out_V_14 <= ap_sync_channel_write_layer9_out_V_14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer9_out_V_15 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer9_out_V_15 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer9_out_V_15 <= ap_sync_channel_write_layer9_out_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer9_out_V_2 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer9_out_V_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer9_out_V_2 <= ap_sync_channel_write_layer9_out_V_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer9_out_V_3 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer9_out_V_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer9_out_V_3 <= ap_sync_channel_write_layer9_out_V_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer9_out_V_4 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer9_out_V_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer9_out_V_4 <= ap_sync_channel_write_layer9_out_V_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer9_out_V_5 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer9_out_V_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer9_out_V_5 <= ap_sync_channel_write_layer9_out_V_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer9_out_V_6 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer9_out_V_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer9_out_V_6 <= ap_sync_channel_write_layer9_out_V_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer9_out_V_7 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer9_out_V_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer9_out_V_7 <= ap_sync_channel_write_layer9_out_V_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer9_out_V_8 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer9_out_V_8 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer9_out_V_8 <= ap_sync_channel_write_layer9_out_V_8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer9_out_V_9 <= 1'b0;
    end else begin
        if (((pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer9_out_V_9 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer9_out_V_9 <= ap_sync_channel_write_layer9_out_V_9;
        end
    end
end

assign ap_channel_done_layer10_out_V = ((ap_sync_reg_channel_write_layer10_out_V ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);

assign ap_channel_done_layer10_out_V_1 = ((ap_sync_reg_channel_write_layer10_out_V_1 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);

assign ap_channel_done_layer10_out_V_10 = ((ap_sync_reg_channel_write_layer10_out_V_10 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);

assign ap_channel_done_layer10_out_V_11 = ((ap_sync_reg_channel_write_layer10_out_V_11 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);

assign ap_channel_done_layer10_out_V_12 = ((ap_sync_reg_channel_write_layer10_out_V_12 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);

assign ap_channel_done_layer10_out_V_13 = ((ap_sync_reg_channel_write_layer10_out_V_13 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);

assign ap_channel_done_layer10_out_V_14 = ((ap_sync_reg_channel_write_layer10_out_V_14 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);

assign ap_channel_done_layer10_out_V_15 = ((ap_sync_reg_channel_write_layer10_out_V_15 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);

assign ap_channel_done_layer10_out_V_16 = ((ap_sync_reg_channel_write_layer10_out_V_16 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);

assign ap_channel_done_layer10_out_V_17 = ((ap_sync_reg_channel_write_layer10_out_V_17 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);

assign ap_channel_done_layer10_out_V_18 = ((ap_sync_reg_channel_write_layer10_out_V_18 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);

assign ap_channel_done_layer10_out_V_19 = ((ap_sync_reg_channel_write_layer10_out_V_19 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);

assign ap_channel_done_layer10_out_V_2 = ((ap_sync_reg_channel_write_layer10_out_V_2 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);

assign ap_channel_done_layer10_out_V_20 = ((ap_sync_reg_channel_write_layer10_out_V_20 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);

assign ap_channel_done_layer10_out_V_21 = ((ap_sync_reg_channel_write_layer10_out_V_21 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);

assign ap_channel_done_layer10_out_V_22 = ((ap_sync_reg_channel_write_layer10_out_V_22 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);

assign ap_channel_done_layer10_out_V_23 = ((ap_sync_reg_channel_write_layer10_out_V_23 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);

assign ap_channel_done_layer10_out_V_3 = ((ap_sync_reg_channel_write_layer10_out_V_3 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);

assign ap_channel_done_layer10_out_V_4 = ((ap_sync_reg_channel_write_layer10_out_V_4 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);

assign ap_channel_done_layer10_out_V_5 = ((ap_sync_reg_channel_write_layer10_out_V_5 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);

assign ap_channel_done_layer10_out_V_6 = ((ap_sync_reg_channel_write_layer10_out_V_6 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);

assign ap_channel_done_layer10_out_V_7 = ((ap_sync_reg_channel_write_layer10_out_V_7 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);

assign ap_channel_done_layer10_out_V_8 = ((ap_sync_reg_channel_write_layer10_out_V_8 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);

assign ap_channel_done_layer10_out_V_9 = ((ap_sync_reg_channel_write_layer10_out_V_9 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done);

assign ap_channel_done_layer12_out_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & (ap_sync_reg_channel_write_layer12_out_V ^ 1'b1));

assign ap_channel_done_layer12_out_V_1 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & (ap_sync_reg_channel_write_layer12_out_V_1 ^ 1'b1));

assign ap_channel_done_layer12_out_V_10 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & (ap_sync_reg_channel_write_layer12_out_V_10 ^ 1'b1));

assign ap_channel_done_layer12_out_V_11 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & (ap_sync_reg_channel_write_layer12_out_V_11 ^ 1'b1));

assign ap_channel_done_layer12_out_V_12 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & (ap_sync_reg_channel_write_layer12_out_V_12 ^ 1'b1));

assign ap_channel_done_layer12_out_V_13 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & (ap_sync_reg_channel_write_layer12_out_V_13 ^ 1'b1));

assign ap_channel_done_layer12_out_V_14 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & (ap_sync_reg_channel_write_layer12_out_V_14 ^ 1'b1));

assign ap_channel_done_layer12_out_V_15 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & (ap_sync_reg_channel_write_layer12_out_V_15 ^ 1'b1));

assign ap_channel_done_layer12_out_V_16 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & (ap_sync_reg_channel_write_layer12_out_V_16 ^ 1'b1));

assign ap_channel_done_layer12_out_V_17 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & (ap_sync_reg_channel_write_layer12_out_V_17 ^ 1'b1));

assign ap_channel_done_layer12_out_V_18 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & (ap_sync_reg_channel_write_layer12_out_V_18 ^ 1'b1));

assign ap_channel_done_layer12_out_V_19 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & (ap_sync_reg_channel_write_layer12_out_V_19 ^ 1'b1));

assign ap_channel_done_layer12_out_V_2 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & (ap_sync_reg_channel_write_layer12_out_V_2 ^ 1'b1));

assign ap_channel_done_layer12_out_V_20 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & (ap_sync_reg_channel_write_layer12_out_V_20 ^ 1'b1));

assign ap_channel_done_layer12_out_V_21 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & (ap_sync_reg_channel_write_layer12_out_V_21 ^ 1'b1));

assign ap_channel_done_layer12_out_V_22 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & (ap_sync_reg_channel_write_layer12_out_V_22 ^ 1'b1));

assign ap_channel_done_layer12_out_V_23 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & (ap_sync_reg_channel_write_layer12_out_V_23 ^ 1'b1));

assign ap_channel_done_layer12_out_V_3 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & (ap_sync_reg_channel_write_layer12_out_V_3 ^ 1'b1));

assign ap_channel_done_layer12_out_V_4 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & (ap_sync_reg_channel_write_layer12_out_V_4 ^ 1'b1));

assign ap_channel_done_layer12_out_V_5 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & (ap_sync_reg_channel_write_layer12_out_V_5 ^ 1'b1));

assign ap_channel_done_layer12_out_V_6 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & (ap_sync_reg_channel_write_layer12_out_V_6 ^ 1'b1));

assign ap_channel_done_layer12_out_V_7 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & (ap_sync_reg_channel_write_layer12_out_V_7 ^ 1'b1));

assign ap_channel_done_layer12_out_V_8 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & (ap_sync_reg_channel_write_layer12_out_V_8 ^ 1'b1));

assign ap_channel_done_layer12_out_V_9 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_done & (ap_sync_reg_channel_write_layer12_out_V_9 ^ 1'b1));

assign ap_channel_done_layer13_out_V = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done & (ap_sync_reg_channel_write_layer13_out_V ^ 1'b1));

assign ap_channel_done_layer13_out_V_1 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done & (ap_sync_reg_channel_write_layer13_out_V_1 ^ 1'b1));

assign ap_channel_done_layer13_out_V_10 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done & (ap_sync_reg_channel_write_layer13_out_V_10 ^ 1'b1));

assign ap_channel_done_layer13_out_V_11 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done & (ap_sync_reg_channel_write_layer13_out_V_11 ^ 1'b1));

assign ap_channel_done_layer13_out_V_2 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done & (ap_sync_reg_channel_write_layer13_out_V_2 ^ 1'b1));

assign ap_channel_done_layer13_out_V_3 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done & (ap_sync_reg_channel_write_layer13_out_V_3 ^ 1'b1));

assign ap_channel_done_layer13_out_V_4 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done & (ap_sync_reg_channel_write_layer13_out_V_4 ^ 1'b1));

assign ap_channel_done_layer13_out_V_5 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done & (ap_sync_reg_channel_write_layer13_out_V_5 ^ 1'b1));

assign ap_channel_done_layer13_out_V_6 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done & (ap_sync_reg_channel_write_layer13_out_V_6 ^ 1'b1));

assign ap_channel_done_layer13_out_V_7 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done & (ap_sync_reg_channel_write_layer13_out_V_7 ^ 1'b1));

assign ap_channel_done_layer13_out_V_8 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done & (ap_sync_reg_channel_write_layer13_out_V_8 ^ 1'b1));

assign ap_channel_done_layer13_out_V_9 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_done & (ap_sync_reg_channel_write_layer13_out_V_9 ^ 1'b1));

assign ap_channel_done_layer15_out_V = ((ap_sync_reg_channel_write_layer15_out_V ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done);

assign ap_channel_done_layer15_out_V_1 = ((ap_sync_reg_channel_write_layer15_out_V_1 ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done);

assign ap_channel_done_layer15_out_V_2 = ((ap_sync_reg_channel_write_layer15_out_V_2 ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done);

assign ap_channel_done_layer15_out_V_3 = ((ap_sync_reg_channel_write_layer15_out_V_3 ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done);

assign ap_channel_done_layer15_out_V_4 = ((ap_sync_reg_channel_write_layer15_out_V_4 ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done);

assign ap_channel_done_layer15_out_V_5 = ((ap_sync_reg_channel_write_layer15_out_V_5 ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done);

assign ap_channel_done_layer15_out_V_6 = ((ap_sync_reg_channel_write_layer15_out_V_6 ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done);

assign ap_channel_done_layer15_out_V_7 = ((ap_sync_reg_channel_write_layer15_out_V_7 ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done);

assign ap_channel_done_layer15_out_V_8 = ((ap_sync_reg_channel_write_layer15_out_V_8 ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done);

assign ap_channel_done_layer15_out_V_9 = ((ap_sync_reg_channel_write_layer15_out_V_9 ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_done);

assign ap_channel_done_layer17_out_V = (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done & (ap_sync_reg_channel_write_layer17_out_V ^ 1'b1));

assign ap_channel_done_layer17_out_V_1 = (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done & (ap_sync_reg_channel_write_layer17_out_V_1 ^ 1'b1));

assign ap_channel_done_layer17_out_V_2 = (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done & (ap_sync_reg_channel_write_layer17_out_V_2 ^ 1'b1));

assign ap_channel_done_layer17_out_V_3 = (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done & (ap_sync_reg_channel_write_layer17_out_V_3 ^ 1'b1));

assign ap_channel_done_layer17_out_V_4 = (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done & (ap_sync_reg_channel_write_layer17_out_V_4 ^ 1'b1));

assign ap_channel_done_layer17_out_V_5 = (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done & (ap_sync_reg_channel_write_layer17_out_V_5 ^ 1'b1));

assign ap_channel_done_layer17_out_V_6 = (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done & (ap_sync_reg_channel_write_layer17_out_V_6 ^ 1'b1));

assign ap_channel_done_layer17_out_V_7 = (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done & (ap_sync_reg_channel_write_layer17_out_V_7 ^ 1'b1));

assign ap_channel_done_layer17_out_V_8 = (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done & (ap_sync_reg_channel_write_layer17_out_V_8 ^ 1'b1));

assign ap_channel_done_layer17_out_V_9 = (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_done & (ap_sync_reg_channel_write_layer17_out_V_9 ^ 1'b1));

assign ap_channel_done_layer18_out_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done & (ap_sync_reg_channel_write_layer18_out_V ^ 1'b1));

assign ap_channel_done_layer18_out_V_1 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done & (ap_sync_reg_channel_write_layer18_out_V_1 ^ 1'b1));

assign ap_channel_done_layer18_out_V_2 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done & (ap_sync_reg_channel_write_layer18_out_V_2 ^ 1'b1));

assign ap_channel_done_layer18_out_V_3 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done & (ap_sync_reg_channel_write_layer18_out_V_3 ^ 1'b1));

assign ap_channel_done_layer18_out_V_4 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done & (ap_sync_reg_channel_write_layer18_out_V_4 ^ 1'b1));

assign ap_channel_done_layer18_out_V_5 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done & (ap_sync_reg_channel_write_layer18_out_V_5 ^ 1'b1));

assign ap_channel_done_layer18_out_V_6 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done & (ap_sync_reg_channel_write_layer18_out_V_6 ^ 1'b1));

assign ap_channel_done_layer18_out_V_7 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done & (ap_sync_reg_channel_write_layer18_out_V_7 ^ 1'b1));

assign ap_channel_done_layer18_out_V_8 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done & (ap_sync_reg_channel_write_layer18_out_V_8 ^ 1'b1));

assign ap_channel_done_layer18_out_V_9 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_done & (ap_sync_reg_channel_write_layer18_out_V_9 ^ 1'b1));

assign ap_channel_done_layer19_out_V = ((ap_sync_reg_channel_write_layer19_out_V ^ 1'b1) & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done);

assign ap_channel_done_layer19_out_V_1 = ((ap_sync_reg_channel_write_layer19_out_V_1 ^ 1'b1) & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done);

assign ap_channel_done_layer19_out_V_10 = ((ap_sync_reg_channel_write_layer19_out_V_10 ^ 1'b1) & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done);

assign ap_channel_done_layer19_out_V_11 = ((ap_sync_reg_channel_write_layer19_out_V_11 ^ 1'b1) & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done);

assign ap_channel_done_layer19_out_V_12 = ((ap_sync_reg_channel_write_layer19_out_V_12 ^ 1'b1) & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done);

assign ap_channel_done_layer19_out_V_13 = ((ap_sync_reg_channel_write_layer19_out_V_13 ^ 1'b1) & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done);

assign ap_channel_done_layer19_out_V_14 = ((ap_sync_reg_channel_write_layer19_out_V_14 ^ 1'b1) & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done);

assign ap_channel_done_layer19_out_V_15 = ((ap_sync_reg_channel_write_layer19_out_V_15 ^ 1'b1) & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done);

assign ap_channel_done_layer19_out_V_2 = ((ap_sync_reg_channel_write_layer19_out_V_2 ^ 1'b1) & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done);

assign ap_channel_done_layer19_out_V_3 = ((ap_sync_reg_channel_write_layer19_out_V_3 ^ 1'b1) & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done);

assign ap_channel_done_layer19_out_V_4 = ((ap_sync_reg_channel_write_layer19_out_V_4 ^ 1'b1) & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done);

assign ap_channel_done_layer19_out_V_5 = ((ap_sync_reg_channel_write_layer19_out_V_5 ^ 1'b1) & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done);

assign ap_channel_done_layer19_out_V_6 = ((ap_sync_reg_channel_write_layer19_out_V_6 ^ 1'b1) & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done);

assign ap_channel_done_layer19_out_V_7 = ((ap_sync_reg_channel_write_layer19_out_V_7 ^ 1'b1) & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done);

assign ap_channel_done_layer19_out_V_8 = ((ap_sync_reg_channel_write_layer19_out_V_8 ^ 1'b1) & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done);

assign ap_channel_done_layer19_out_V_9 = ((ap_sync_reg_channel_write_layer19_out_V_9 ^ 1'b1) & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_done);

assign ap_channel_done_layer21_out_V = (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done & (ap_sync_reg_channel_write_layer21_out_V ^ 1'b1));

assign ap_channel_done_layer21_out_V_1 = (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done & (ap_sync_reg_channel_write_layer21_out_V_1 ^ 1'b1));

assign ap_channel_done_layer21_out_V_10 = (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done & (ap_sync_reg_channel_write_layer21_out_V_10 ^ 1'b1));

assign ap_channel_done_layer21_out_V_11 = (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done & (ap_sync_reg_channel_write_layer21_out_V_11 ^ 1'b1));

assign ap_channel_done_layer21_out_V_12 = (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done & (ap_sync_reg_channel_write_layer21_out_V_12 ^ 1'b1));

assign ap_channel_done_layer21_out_V_13 = (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done & (ap_sync_reg_channel_write_layer21_out_V_13 ^ 1'b1));

assign ap_channel_done_layer21_out_V_14 = (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done & (ap_sync_reg_channel_write_layer21_out_V_14 ^ 1'b1));

assign ap_channel_done_layer21_out_V_15 = (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done & (ap_sync_reg_channel_write_layer21_out_V_15 ^ 1'b1));

assign ap_channel_done_layer21_out_V_2 = (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done & (ap_sync_reg_channel_write_layer21_out_V_2 ^ 1'b1));

assign ap_channel_done_layer21_out_V_3 = (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done & (ap_sync_reg_channel_write_layer21_out_V_3 ^ 1'b1));

assign ap_channel_done_layer21_out_V_4 = (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done & (ap_sync_reg_channel_write_layer21_out_V_4 ^ 1'b1));

assign ap_channel_done_layer21_out_V_5 = (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done & (ap_sync_reg_channel_write_layer21_out_V_5 ^ 1'b1));

assign ap_channel_done_layer21_out_V_6 = (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done & (ap_sync_reg_channel_write_layer21_out_V_6 ^ 1'b1));

assign ap_channel_done_layer21_out_V_7 = (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done & (ap_sync_reg_channel_write_layer21_out_V_7 ^ 1'b1));

assign ap_channel_done_layer21_out_V_8 = (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done & (ap_sync_reg_channel_write_layer21_out_V_8 ^ 1'b1));

assign ap_channel_done_layer21_out_V_9 = (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_done & (ap_sync_reg_channel_write_layer21_out_V_9 ^ 1'b1));

assign ap_channel_done_layer22_out_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done & (ap_sync_reg_channel_write_layer22_out_V ^ 1'b1));

assign ap_channel_done_layer22_out_V_1 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done & (ap_sync_reg_channel_write_layer22_out_V_1 ^ 1'b1));

assign ap_channel_done_layer22_out_V_10 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done & (ap_sync_reg_channel_write_layer22_out_V_10 ^ 1'b1));

assign ap_channel_done_layer22_out_V_11 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done & (ap_sync_reg_channel_write_layer22_out_V_11 ^ 1'b1));

assign ap_channel_done_layer22_out_V_12 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done & (ap_sync_reg_channel_write_layer22_out_V_12 ^ 1'b1));

assign ap_channel_done_layer22_out_V_13 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done & (ap_sync_reg_channel_write_layer22_out_V_13 ^ 1'b1));

assign ap_channel_done_layer22_out_V_14 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done & (ap_sync_reg_channel_write_layer22_out_V_14 ^ 1'b1));

assign ap_channel_done_layer22_out_V_15 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done & (ap_sync_reg_channel_write_layer22_out_V_15 ^ 1'b1));

assign ap_channel_done_layer22_out_V_2 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done & (ap_sync_reg_channel_write_layer22_out_V_2 ^ 1'b1));

assign ap_channel_done_layer22_out_V_3 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done & (ap_sync_reg_channel_write_layer22_out_V_3 ^ 1'b1));

assign ap_channel_done_layer22_out_V_4 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done & (ap_sync_reg_channel_write_layer22_out_V_4 ^ 1'b1));

assign ap_channel_done_layer22_out_V_5 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done & (ap_sync_reg_channel_write_layer22_out_V_5 ^ 1'b1));

assign ap_channel_done_layer22_out_V_6 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done & (ap_sync_reg_channel_write_layer22_out_V_6 ^ 1'b1));

assign ap_channel_done_layer22_out_V_7 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done & (ap_sync_reg_channel_write_layer22_out_V_7 ^ 1'b1));

assign ap_channel_done_layer22_out_V_8 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done & (ap_sync_reg_channel_write_layer22_out_V_8 ^ 1'b1));

assign ap_channel_done_layer22_out_V_9 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_done & (ap_sync_reg_channel_write_layer22_out_V_9 ^ 1'b1));

assign ap_channel_done_layer2_out_V = ((ap_sync_reg_channel_write_layer2_out_V ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_1 = ((ap_sync_reg_channel_write_layer2_out_V_1 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_10 = ((ap_sync_reg_channel_write_layer2_out_V_10 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_11 = ((ap_sync_reg_channel_write_layer2_out_V_11 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_12 = ((ap_sync_reg_channel_write_layer2_out_V_12 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_13 = ((ap_sync_reg_channel_write_layer2_out_V_13 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_14 = ((ap_sync_reg_channel_write_layer2_out_V_14 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_15 = ((ap_sync_reg_channel_write_layer2_out_V_15 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_16 = ((ap_sync_reg_channel_write_layer2_out_V_16 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_17 = ((ap_sync_reg_channel_write_layer2_out_V_17 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_18 = ((ap_sync_reg_channel_write_layer2_out_V_18 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_19 = ((ap_sync_reg_channel_write_layer2_out_V_19 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_2 = ((ap_sync_reg_channel_write_layer2_out_V_2 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_20 = ((ap_sync_reg_channel_write_layer2_out_V_20 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_21 = ((ap_sync_reg_channel_write_layer2_out_V_21 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_22 = ((ap_sync_reg_channel_write_layer2_out_V_22 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_23 = ((ap_sync_reg_channel_write_layer2_out_V_23 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_24 = ((ap_sync_reg_channel_write_layer2_out_V_24 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_25 = ((ap_sync_reg_channel_write_layer2_out_V_25 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_26 = ((ap_sync_reg_channel_write_layer2_out_V_26 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_27 = ((ap_sync_reg_channel_write_layer2_out_V_27 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_28 = ((ap_sync_reg_channel_write_layer2_out_V_28 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_29 = ((ap_sync_reg_channel_write_layer2_out_V_29 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_3 = ((ap_sync_reg_channel_write_layer2_out_V_3 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_30 = ((ap_sync_reg_channel_write_layer2_out_V_30 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_31 = ((ap_sync_reg_channel_write_layer2_out_V_31 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_32 = ((ap_sync_reg_channel_write_layer2_out_V_32 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_33 = ((ap_sync_reg_channel_write_layer2_out_V_33 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_34 = ((ap_sync_reg_channel_write_layer2_out_V_34 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_35 = ((ap_sync_reg_channel_write_layer2_out_V_35 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_36 = ((ap_sync_reg_channel_write_layer2_out_V_36 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_37 = ((ap_sync_reg_channel_write_layer2_out_V_37 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_38 = ((ap_sync_reg_channel_write_layer2_out_V_38 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_39 = ((ap_sync_reg_channel_write_layer2_out_V_39 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_4 = ((ap_sync_reg_channel_write_layer2_out_V_4 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_40 = ((ap_sync_reg_channel_write_layer2_out_V_40 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_41 = ((ap_sync_reg_channel_write_layer2_out_V_41 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_42 = ((ap_sync_reg_channel_write_layer2_out_V_42 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_43 = ((ap_sync_reg_channel_write_layer2_out_V_43 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_44 = ((ap_sync_reg_channel_write_layer2_out_V_44 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_45 = ((ap_sync_reg_channel_write_layer2_out_V_45 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_46 = ((ap_sync_reg_channel_write_layer2_out_V_46 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_47 = ((ap_sync_reg_channel_write_layer2_out_V_47 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_48 = ((ap_sync_reg_channel_write_layer2_out_V_48 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_49 = ((ap_sync_reg_channel_write_layer2_out_V_49 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_5 = ((ap_sync_reg_channel_write_layer2_out_V_5 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_50 = ((ap_sync_reg_channel_write_layer2_out_V_50 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_51 = ((ap_sync_reg_channel_write_layer2_out_V_51 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_52 = ((ap_sync_reg_channel_write_layer2_out_V_52 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_53 = ((ap_sync_reg_channel_write_layer2_out_V_53 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_54 = ((ap_sync_reg_channel_write_layer2_out_V_54 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_55 = ((ap_sync_reg_channel_write_layer2_out_V_55 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_56 = ((ap_sync_reg_channel_write_layer2_out_V_56 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_57 = ((ap_sync_reg_channel_write_layer2_out_V_57 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_58 = ((ap_sync_reg_channel_write_layer2_out_V_58 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_59 = ((ap_sync_reg_channel_write_layer2_out_V_59 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_6 = ((ap_sync_reg_channel_write_layer2_out_V_6 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_60 = ((ap_sync_reg_channel_write_layer2_out_V_60 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_61 = ((ap_sync_reg_channel_write_layer2_out_V_61 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_62 = ((ap_sync_reg_channel_write_layer2_out_V_62 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_63 = ((ap_sync_reg_channel_write_layer2_out_V_63 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_7 = ((ap_sync_reg_channel_write_layer2_out_V_7 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_8 = ((ap_sync_reg_channel_write_layer2_out_V_8 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_9 = ((ap_sync_reg_channel_write_layer2_out_V_9 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer4_out_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V ^ 1'b1));

assign ap_channel_done_layer4_out_V_1 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_V_10 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_10 ^ 1'b1));

assign ap_channel_done_layer4_out_V_11 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_11 ^ 1'b1));

assign ap_channel_done_layer4_out_V_12 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_12 ^ 1'b1));

assign ap_channel_done_layer4_out_V_13 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_13 ^ 1'b1));

assign ap_channel_done_layer4_out_V_14 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_14 ^ 1'b1));

assign ap_channel_done_layer4_out_V_15 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_15 ^ 1'b1));

assign ap_channel_done_layer4_out_V_16 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_16 ^ 1'b1));

assign ap_channel_done_layer4_out_V_17 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_17 ^ 1'b1));

assign ap_channel_done_layer4_out_V_18 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_18 ^ 1'b1));

assign ap_channel_done_layer4_out_V_19 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_19 ^ 1'b1));

assign ap_channel_done_layer4_out_V_2 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_2 ^ 1'b1));

assign ap_channel_done_layer4_out_V_20 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_20 ^ 1'b1));

assign ap_channel_done_layer4_out_V_21 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_21 ^ 1'b1));

assign ap_channel_done_layer4_out_V_22 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_22 ^ 1'b1));

assign ap_channel_done_layer4_out_V_23 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_23 ^ 1'b1));

assign ap_channel_done_layer4_out_V_24 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_24 ^ 1'b1));

assign ap_channel_done_layer4_out_V_25 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_25 ^ 1'b1));

assign ap_channel_done_layer4_out_V_26 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_26 ^ 1'b1));

assign ap_channel_done_layer4_out_V_27 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_27 ^ 1'b1));

assign ap_channel_done_layer4_out_V_28 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_28 ^ 1'b1));

assign ap_channel_done_layer4_out_V_29 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_29 ^ 1'b1));

assign ap_channel_done_layer4_out_V_3 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_3 ^ 1'b1));

assign ap_channel_done_layer4_out_V_30 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_30 ^ 1'b1));

assign ap_channel_done_layer4_out_V_31 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_31 ^ 1'b1));

assign ap_channel_done_layer4_out_V_32 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_32 ^ 1'b1));

assign ap_channel_done_layer4_out_V_33 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_33 ^ 1'b1));

assign ap_channel_done_layer4_out_V_34 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_34 ^ 1'b1));

assign ap_channel_done_layer4_out_V_35 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_35 ^ 1'b1));

assign ap_channel_done_layer4_out_V_36 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_36 ^ 1'b1));

assign ap_channel_done_layer4_out_V_37 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_37 ^ 1'b1));

assign ap_channel_done_layer4_out_V_38 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_38 ^ 1'b1));

assign ap_channel_done_layer4_out_V_39 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_39 ^ 1'b1));

assign ap_channel_done_layer4_out_V_4 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_4 ^ 1'b1));

assign ap_channel_done_layer4_out_V_40 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_40 ^ 1'b1));

assign ap_channel_done_layer4_out_V_41 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_41 ^ 1'b1));

assign ap_channel_done_layer4_out_V_42 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_42 ^ 1'b1));

assign ap_channel_done_layer4_out_V_43 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_43 ^ 1'b1));

assign ap_channel_done_layer4_out_V_44 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_44 ^ 1'b1));

assign ap_channel_done_layer4_out_V_45 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_45 ^ 1'b1));

assign ap_channel_done_layer4_out_V_46 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_46 ^ 1'b1));

assign ap_channel_done_layer4_out_V_47 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_47 ^ 1'b1));

assign ap_channel_done_layer4_out_V_48 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_48 ^ 1'b1));

assign ap_channel_done_layer4_out_V_49 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_49 ^ 1'b1));

assign ap_channel_done_layer4_out_V_5 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_5 ^ 1'b1));

assign ap_channel_done_layer4_out_V_50 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_50 ^ 1'b1));

assign ap_channel_done_layer4_out_V_51 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_51 ^ 1'b1));

assign ap_channel_done_layer4_out_V_52 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_52 ^ 1'b1));

assign ap_channel_done_layer4_out_V_53 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_53 ^ 1'b1));

assign ap_channel_done_layer4_out_V_54 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_54 ^ 1'b1));

assign ap_channel_done_layer4_out_V_55 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_55 ^ 1'b1));

assign ap_channel_done_layer4_out_V_56 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_56 ^ 1'b1));

assign ap_channel_done_layer4_out_V_57 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_57 ^ 1'b1));

assign ap_channel_done_layer4_out_V_58 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_58 ^ 1'b1));

assign ap_channel_done_layer4_out_V_59 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_59 ^ 1'b1));

assign ap_channel_done_layer4_out_V_6 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_6 ^ 1'b1));

assign ap_channel_done_layer4_out_V_60 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_60 ^ 1'b1));

assign ap_channel_done_layer4_out_V_61 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_61 ^ 1'b1));

assign ap_channel_done_layer4_out_V_62 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_62 ^ 1'b1));

assign ap_channel_done_layer4_out_V_63 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_63 ^ 1'b1));

assign ap_channel_done_layer4_out_V_7 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_7 ^ 1'b1));

assign ap_channel_done_layer4_out_V_8 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_8 ^ 1'b1));

assign ap_channel_done_layer4_out_V_9 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_9 ^ 1'b1));

assign ap_channel_done_layer5_out_V = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & (ap_sync_reg_channel_write_layer5_out_V ^ 1'b1));

assign ap_channel_done_layer5_out_V_1 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & (ap_sync_reg_channel_write_layer5_out_V_1 ^ 1'b1));

assign ap_channel_done_layer5_out_V_10 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & (ap_sync_reg_channel_write_layer5_out_V_10 ^ 1'b1));

assign ap_channel_done_layer5_out_V_11 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & (ap_sync_reg_channel_write_layer5_out_V_11 ^ 1'b1));

assign ap_channel_done_layer5_out_V_12 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & (ap_sync_reg_channel_write_layer5_out_V_12 ^ 1'b1));

assign ap_channel_done_layer5_out_V_13 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & (ap_sync_reg_channel_write_layer5_out_V_13 ^ 1'b1));

assign ap_channel_done_layer5_out_V_14 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & (ap_sync_reg_channel_write_layer5_out_V_14 ^ 1'b1));

assign ap_channel_done_layer5_out_V_15 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & (ap_sync_reg_channel_write_layer5_out_V_15 ^ 1'b1));

assign ap_channel_done_layer5_out_V_16 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & (ap_sync_reg_channel_write_layer5_out_V_16 ^ 1'b1));

assign ap_channel_done_layer5_out_V_17 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & (ap_sync_reg_channel_write_layer5_out_V_17 ^ 1'b1));

assign ap_channel_done_layer5_out_V_18 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & (ap_sync_reg_channel_write_layer5_out_V_18 ^ 1'b1));

assign ap_channel_done_layer5_out_V_19 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & (ap_sync_reg_channel_write_layer5_out_V_19 ^ 1'b1));

assign ap_channel_done_layer5_out_V_2 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & (ap_sync_reg_channel_write_layer5_out_V_2 ^ 1'b1));

assign ap_channel_done_layer5_out_V_20 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & (ap_sync_reg_channel_write_layer5_out_V_20 ^ 1'b1));

assign ap_channel_done_layer5_out_V_21 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & (ap_sync_reg_channel_write_layer5_out_V_21 ^ 1'b1));

assign ap_channel_done_layer5_out_V_22 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & (ap_sync_reg_channel_write_layer5_out_V_22 ^ 1'b1));

assign ap_channel_done_layer5_out_V_23 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & (ap_sync_reg_channel_write_layer5_out_V_23 ^ 1'b1));

assign ap_channel_done_layer5_out_V_24 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & (ap_sync_reg_channel_write_layer5_out_V_24 ^ 1'b1));

assign ap_channel_done_layer5_out_V_25 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & (ap_sync_reg_channel_write_layer5_out_V_25 ^ 1'b1));

assign ap_channel_done_layer5_out_V_26 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & (ap_sync_reg_channel_write_layer5_out_V_26 ^ 1'b1));

assign ap_channel_done_layer5_out_V_27 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & (ap_sync_reg_channel_write_layer5_out_V_27 ^ 1'b1));

assign ap_channel_done_layer5_out_V_28 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & (ap_sync_reg_channel_write_layer5_out_V_28 ^ 1'b1));

assign ap_channel_done_layer5_out_V_29 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & (ap_sync_reg_channel_write_layer5_out_V_29 ^ 1'b1));

assign ap_channel_done_layer5_out_V_3 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & (ap_sync_reg_channel_write_layer5_out_V_3 ^ 1'b1));

assign ap_channel_done_layer5_out_V_30 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & (ap_sync_reg_channel_write_layer5_out_V_30 ^ 1'b1));

assign ap_channel_done_layer5_out_V_31 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & (ap_sync_reg_channel_write_layer5_out_V_31 ^ 1'b1));

assign ap_channel_done_layer5_out_V_4 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & (ap_sync_reg_channel_write_layer5_out_V_4 ^ 1'b1));

assign ap_channel_done_layer5_out_V_5 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & (ap_sync_reg_channel_write_layer5_out_V_5 ^ 1'b1));

assign ap_channel_done_layer5_out_V_6 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & (ap_sync_reg_channel_write_layer5_out_V_6 ^ 1'b1));

assign ap_channel_done_layer5_out_V_7 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & (ap_sync_reg_channel_write_layer5_out_V_7 ^ 1'b1));

assign ap_channel_done_layer5_out_V_8 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & (ap_sync_reg_channel_write_layer5_out_V_8 ^ 1'b1));

assign ap_channel_done_layer5_out_V_9 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done & (ap_sync_reg_channel_write_layer5_out_V_9 ^ 1'b1));

assign ap_channel_done_layer6_out_V = ((ap_sync_reg_channel_write_layer6_out_V ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_V_1 = ((ap_sync_reg_channel_write_layer6_out_V_1 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_V_10 = ((ap_sync_reg_channel_write_layer6_out_V_10 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_V_11 = ((ap_sync_reg_channel_write_layer6_out_V_11 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_V_12 = ((ap_sync_reg_channel_write_layer6_out_V_12 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_V_13 = ((ap_sync_reg_channel_write_layer6_out_V_13 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_V_14 = ((ap_sync_reg_channel_write_layer6_out_V_14 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_V_15 = ((ap_sync_reg_channel_write_layer6_out_V_15 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_V_16 = ((ap_sync_reg_channel_write_layer6_out_V_16 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_V_17 = ((ap_sync_reg_channel_write_layer6_out_V_17 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_V_18 = ((ap_sync_reg_channel_write_layer6_out_V_18 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_V_19 = ((ap_sync_reg_channel_write_layer6_out_V_19 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_V_2 = ((ap_sync_reg_channel_write_layer6_out_V_2 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_V_20 = ((ap_sync_reg_channel_write_layer6_out_V_20 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_V_21 = ((ap_sync_reg_channel_write_layer6_out_V_21 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_V_22 = ((ap_sync_reg_channel_write_layer6_out_V_22 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_V_23 = ((ap_sync_reg_channel_write_layer6_out_V_23 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_V_24 = ((ap_sync_reg_channel_write_layer6_out_V_24 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_V_25 = ((ap_sync_reg_channel_write_layer6_out_V_25 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_V_26 = ((ap_sync_reg_channel_write_layer6_out_V_26 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_V_27 = ((ap_sync_reg_channel_write_layer6_out_V_27 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_V_28 = ((ap_sync_reg_channel_write_layer6_out_V_28 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_V_29 = ((ap_sync_reg_channel_write_layer6_out_V_29 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_V_3 = ((ap_sync_reg_channel_write_layer6_out_V_3 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_V_30 = ((ap_sync_reg_channel_write_layer6_out_V_30 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_V_31 = ((ap_sync_reg_channel_write_layer6_out_V_31 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_V_4 = ((ap_sync_reg_channel_write_layer6_out_V_4 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_V_5 = ((ap_sync_reg_channel_write_layer6_out_V_5 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_V_6 = ((ap_sync_reg_channel_write_layer6_out_V_6 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_V_7 = ((ap_sync_reg_channel_write_layer6_out_V_7 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_V_8 = ((ap_sync_reg_channel_write_layer6_out_V_8 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer6_out_V_9 = ((ap_sync_reg_channel_write_layer6_out_V_9 ^ 1'b1) & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done);

assign ap_channel_done_layer8_out_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_V ^ 1'b1));

assign ap_channel_done_layer8_out_V_1 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_V_1 ^ 1'b1));

assign ap_channel_done_layer8_out_V_10 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_V_10 ^ 1'b1));

assign ap_channel_done_layer8_out_V_11 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_V_11 ^ 1'b1));

assign ap_channel_done_layer8_out_V_12 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_V_12 ^ 1'b1));

assign ap_channel_done_layer8_out_V_13 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_V_13 ^ 1'b1));

assign ap_channel_done_layer8_out_V_14 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_V_14 ^ 1'b1));

assign ap_channel_done_layer8_out_V_15 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_V_15 ^ 1'b1));

assign ap_channel_done_layer8_out_V_16 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_V_16 ^ 1'b1));

assign ap_channel_done_layer8_out_V_17 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_V_17 ^ 1'b1));

assign ap_channel_done_layer8_out_V_18 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_V_18 ^ 1'b1));

assign ap_channel_done_layer8_out_V_19 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_V_19 ^ 1'b1));

assign ap_channel_done_layer8_out_V_2 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_V_2 ^ 1'b1));

assign ap_channel_done_layer8_out_V_20 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_V_20 ^ 1'b1));

assign ap_channel_done_layer8_out_V_21 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_V_21 ^ 1'b1));

assign ap_channel_done_layer8_out_V_22 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_V_22 ^ 1'b1));

assign ap_channel_done_layer8_out_V_23 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_V_23 ^ 1'b1));

assign ap_channel_done_layer8_out_V_24 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_V_24 ^ 1'b1));

assign ap_channel_done_layer8_out_V_25 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_V_25 ^ 1'b1));

assign ap_channel_done_layer8_out_V_26 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_V_26 ^ 1'b1));

assign ap_channel_done_layer8_out_V_27 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_V_27 ^ 1'b1));

assign ap_channel_done_layer8_out_V_28 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_V_28 ^ 1'b1));

assign ap_channel_done_layer8_out_V_29 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_V_29 ^ 1'b1));

assign ap_channel_done_layer8_out_V_3 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_V_3 ^ 1'b1));

assign ap_channel_done_layer8_out_V_30 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_V_30 ^ 1'b1));

assign ap_channel_done_layer8_out_V_31 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_V_31 ^ 1'b1));

assign ap_channel_done_layer8_out_V_4 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_V_4 ^ 1'b1));

assign ap_channel_done_layer8_out_V_5 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_V_5 ^ 1'b1));

assign ap_channel_done_layer8_out_V_6 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_V_6 ^ 1'b1));

assign ap_channel_done_layer8_out_V_7 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_V_7 ^ 1'b1));

assign ap_channel_done_layer8_out_V_8 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_V_8 ^ 1'b1));

assign ap_channel_done_layer8_out_V_9 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_done & (ap_sync_reg_channel_write_layer8_out_V_9 ^ 1'b1));

assign ap_channel_done_layer9_out_V = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & (ap_sync_reg_channel_write_layer9_out_V ^ 1'b1));

assign ap_channel_done_layer9_out_V_1 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & (ap_sync_reg_channel_write_layer9_out_V_1 ^ 1'b1));

assign ap_channel_done_layer9_out_V_10 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & (ap_sync_reg_channel_write_layer9_out_V_10 ^ 1'b1));

assign ap_channel_done_layer9_out_V_11 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & (ap_sync_reg_channel_write_layer9_out_V_11 ^ 1'b1));

assign ap_channel_done_layer9_out_V_12 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & (ap_sync_reg_channel_write_layer9_out_V_12 ^ 1'b1));

assign ap_channel_done_layer9_out_V_13 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & (ap_sync_reg_channel_write_layer9_out_V_13 ^ 1'b1));

assign ap_channel_done_layer9_out_V_14 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & (ap_sync_reg_channel_write_layer9_out_V_14 ^ 1'b1));

assign ap_channel_done_layer9_out_V_15 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & (ap_sync_reg_channel_write_layer9_out_V_15 ^ 1'b1));

assign ap_channel_done_layer9_out_V_2 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & (ap_sync_reg_channel_write_layer9_out_V_2 ^ 1'b1));

assign ap_channel_done_layer9_out_V_3 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & (ap_sync_reg_channel_write_layer9_out_V_3 ^ 1'b1));

assign ap_channel_done_layer9_out_V_4 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & (ap_sync_reg_channel_write_layer9_out_V_4 ^ 1'b1));

assign ap_channel_done_layer9_out_V_5 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & (ap_sync_reg_channel_write_layer9_out_V_5 ^ 1'b1));

assign ap_channel_done_layer9_out_V_6 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & (ap_sync_reg_channel_write_layer9_out_V_6 ^ 1'b1));

assign ap_channel_done_layer9_out_V_7 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & (ap_sync_reg_channel_write_layer9_out_V_7 ^ 1'b1));

assign ap_channel_done_layer9_out_V_8 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & (ap_sync_reg_channel_write_layer9_out_V_8 ^ 1'b1));

assign ap_channel_done_layer9_out_V_9 = (pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & (ap_sync_reg_channel_write_layer9_out_V_9 ^ 1'b1));

assign ap_done = dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_done;

assign ap_idle = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_idle & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_idle & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_idle & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_idle & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_idle & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_idle & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_idle & pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_idle & normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_idle & normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_idle & (layer22_out_V_15_empty_n ^ 1'b1) & (layer22_out_V_14_empty_n ^ 1'b1) & (layer22_out_V_13_empty_n ^ 1'b1) & (layer22_out_V_12_empty_n ^ 1'b1) & (layer22_out_V_11_empty_n ^ 1'b1) & (layer22_out_V_10_empty_n ^ 1'b1) & (layer22_out_V_9_empty_n ^ 1'b1) & (layer22_out_V_8_empty_n ^ 1'b1) & (layer22_out_V_7_empty_n ^ 1'b1) & (layer22_out_V_6_empty_n ^ 1'b1) & (layer22_out_V_5_empty_n ^ 1'b1) & (layer22_out_V_4_empty_n ^ 1'b1) & (layer22_out_V_3_empty_n ^ 1'b1) & (layer22_out_V_2_empty_n ^ 1'b1) & (layer22_out_V_1_empty_n ^ 1'b1) & (layer22_out_V_empty_n ^ 1'b1) & (layer21_out_V_15_empty_n ^ 1'b1) & (layer21_out_V_14_empty_n ^ 1'b1) & (layer21_out_V_13_empty_n ^ 1'b1) & (layer21_out_V_12_empty_n ^ 1'b1) & (layer21_out_V_11_empty_n ^ 1'b1) & (layer21_out_V_10_empty_n ^ 1'b1) & (layer21_out_V_9_empty_n ^ 1'b1) & (layer21_out_V_8_empty_n ^ 1'b1) & (layer21_out_V_7_empty_n ^ 1'b1) & (layer21_out_V_6_empty_n ^ 1'b1) & (layer21_out_V_5_empty_n ^ 1'b1) & (layer21_out_V_4_empty_n ^ 1'b1) & (layer21_out_V_3_empty_n ^ 1'b1) & (layer21_out_V_2_empty_n ^ 1'b1) & (layer21_out_V_1_empty_n ^ 1'b1) & (layer21_out_V_empty_n ^ 1'b1) & (layer19_out_V_15_empty_n ^ 1'b1) & (layer19_out_V_14_empty_n ^ 1'b1) & (layer19_out_V_13_empty_n ^ 1'b1) & (layer19_out_V_12_empty_n ^ 1'b1) & (layer19_out_V_11_empty_n ^ 1'b1) & (layer19_out_V_10_empty_n ^ 1'b1) & (layer19_out_V_9_empty_n ^ 1'b1) & (layer19_out_V_8_empty_n ^ 1'b1) & (layer19_out_V_7_empty_n ^ 1'b1) & (layer19_out_V_6_empty_n ^ 1'b1) & (layer19_out_V_5_empty_n ^ 1'b1) & (layer19_out_V_4_empty_n ^ 1'b1) & (layer19_out_V_3_empty_n ^ 1'b1) & (layer19_out_V_2_empty_n ^ 1'b1) & (layer19_out_V_1_empty_n ^ 1'b1) & (layer19_out_V_empty_n ^ 1'b1) & (layer18_out_V_9_empty_n ^ 1'b1) & (layer18_out_V_8_empty_n ^ 1'b1) & (layer18_out_V_7_empty_n ^ 1'b1) & (layer18_out_V_6_empty_n ^ 1'b1) & (layer18_out_V_5_empty_n ^ 1'b1) & (layer18_out_V_4_empty_n ^ 1'b1) & (layer18_out_V_3_empty_n ^ 1'b1) & (layer18_out_V_2_empty_n ^ 1'b1) & (layer18_out_V_1_empty_n ^ 1'b1) & (layer18_out_V_empty_n ^ 1'b1) & (layer17_out_V_9_empty_n ^ 1'b1) & (layer17_out_V_8_empty_n ^ 1'b1) & (layer17_out_V_7_empty_n ^ 1'b1) & (layer17_out_V_6_empty_n ^ 1'b1) & (layer17_out_V_5_empty_n ^ 1'b1) & (layer17_out_V_4_empty_n ^ 1'b1) & (layer17_out_V_3_empty_n ^ 1'b1) & (layer17_out_V_2_empty_n ^ 1'b1) & (layer17_out_V_1_empty_n ^ 1'b1) & (layer17_out_V_empty_n ^ 1'b1) & (layer15_out_V_9_empty_n ^ 1'b1) & (layer15_out_V_8_empty_n ^ 1'b1) & (layer15_out_V_7_empty_n ^ 1'b1) & (layer15_out_V_6_empty_n ^ 1'b1) & (layer15_out_V_5_empty_n ^ 1'b1) & (layer15_out_V_4_empty_n ^ 1'b1) & (layer15_out_V_3_empty_n ^ 1'b1) & (layer15_out_V_2_empty_n ^ 1'b1) & (layer15_out_V_1_empty_n ^ 1'b1) & (layer15_out_V_empty_n ^ 1'b1) & (layer13_out_V_11_empty_n ^ 1'b1) & (layer13_out_V_10_empty_n ^ 1'b1) & (layer13_out_V_9_empty_n ^ 1'b1) & (layer13_out_V_8_empty_n ^ 1'b1) & (layer13_out_V_7_empty_n ^ 1'b1) & (layer13_out_V_6_empty_n ^ 1'b1) & (layer13_out_V_5_empty_n ^ 1'b1) & (layer13_out_V_4_empty_n ^ 1'b1) & (layer13_out_V_3_empty_n ^ 1'b1) & (layer13_out_V_2_empty_n ^ 1'b1) & (layer13_out_V_1_empty_n ^ 1'b1) & (layer13_out_V_empty_n ^ 1'b1) & (layer12_out_V_23_empty_n ^ 1'b1) & (layer12_out_V_22_empty_n ^ 1'b1) & (layer12_out_V_21_empty_n ^ 1'b1) & (layer12_out_V_20_empty_n ^ 1'b1) & (layer12_out_V_19_empty_n ^ 1'b1) & (layer12_out_V_18_empty_n ^ 1'b1) & (layer12_out_V_17_empty_n ^ 1'b1) & (layer12_out_V_16_empty_n ^ 1'b1) & (layer12_out_V_15_empty_n ^ 1'b1) & (layer12_out_V_14_empty_n ^ 1'b1) & (layer12_out_V_13_empty_n ^ 1'b1) & (layer12_out_V_12_empty_n ^ 1'b1) & (layer12_out_V_11_empty_n ^ 1'b1) & (layer12_out_V_10_empty_n ^ 1'b1) & (layer12_out_V_9_empty_n ^ 1'b1) & (layer12_out_V_8_empty_n ^ 1'b1) & (layer12_out_V_7_empty_n ^ 1'b1) & (layer12_out_V_6_empty_n ^ 1'b1) & (layer12_out_V_5_empty_n ^ 1'b1) & (layer12_out_V_4_empty_n ^ 1'b1) & (layer12_out_V_3_empty_n ^ 1'b1) & (layer12_out_V_2_empty_n ^ 1'b1) & (layer12_out_V_1_empty_n ^ 1'b1) & (layer12_out_V_empty_n ^ 1'b1) & (layer10_out_V_23_empty_n ^ 1'b1) & (layer10_out_V_22_empty_n ^ 1'b1) & (layer10_out_V_21_empty_n ^ 1'b1) & (layer10_out_V_20_empty_n ^ 1'b1) & (layer10_out_V_19_empty_n ^ 1'b1) & (layer10_out_V_18_empty_n ^ 1'b1) & (layer10_out_V_17_empty_n ^ 1'b1) & (layer10_out_V_16_empty_n ^ 1'b1) & (layer10_out_V_15_empty_n ^ 1'b1) & (layer10_out_V_14_empty_n ^ 1'b1) & (layer10_out_V_13_empty_n ^ 1'b1) & (layer10_out_V_12_empty_n ^ 1'b1) & (layer10_out_V_11_empty_n ^ 1'b1) & (layer10_out_V_10_empty_n ^ 1'b1) & (layer10_out_V_9_empty_n ^ 1'b1) & (layer10_out_V_8_empty_n ^ 1'b1) & (layer10_out_V_7_empty_n ^ 1'b1) & (layer10_out_V_6_empty_n ^ 1'b1) & (layer10_out_V_5_empty_n ^ 1'b1) & (layer10_out_V_4_empty_n ^ 1'b1) & (layer10_out_V_3_empty_n ^ 1'b1) & (layer10_out_V_2_empty_n ^ 1'b1) & (layer10_out_V_1_empty_n ^ 1'b1) & (layer10_out_V_empty_n ^ 1'b1) & (layer9_out_V_15_empty_n ^ 1'b1) & (layer9_out_V_14_empty_n ^ 1'b1) & (layer9_out_V_13_empty_n ^ 1'b1) & (layer9_out_V_12_empty_n ^ 1'b1) & (layer9_out_V_11_empty_n ^ 1'b1) & (layer9_out_V_10_empty_n ^ 1'b1) & (layer9_out_V_9_empty_n ^ 1'b1) & (layer9_out_V_8_empty_n ^ 1'b1) & (layer9_out_V_7_empty_n ^ 1'b1) & (layer9_out_V_6_empty_n ^ 1'b1) & (layer9_out_V_5_empty_n ^ 1'b1) & (layer9_out_V_4_empty_n ^ 1'b1) & (layer9_out_V_3_empty_n ^ 1'b1) & (layer9_out_V_2_empty_n ^ 1'b1) & (layer9_out_V_1_empty_n ^ 1'b1) & (layer9_out_V_empty_n ^ 1'b1) & (layer8_out_V_31_empty_n ^ 1'b1) & (layer8_out_V_30_empty_n ^ 1'b1) & (layer8_out_V_29_empty_n ^ 1'b1) & (layer8_out_V_28_empty_n ^ 1'b1) & (layer8_out_V_27_empty_n ^ 1'b1) & (layer8_out_V_26_empty_n ^ 1'b1) & (layer8_out_V_25_empty_n ^ 1'b1) & (layer8_out_V_24_empty_n ^ 1'b1) & (layer8_out_V_23_empty_n ^ 1'b1) & (layer8_out_V_22_empty_n ^ 1'b1) & (layer8_out_V_21_empty_n ^ 1'b1) & (layer8_out_V_20_empty_n ^ 1'b1) & (layer8_out_V_19_empty_n ^ 1'b1) & (layer8_out_V_18_empty_n ^ 1'b1) & (layer8_out_V_17_empty_n ^ 1'b1) & (layer8_out_V_16_empty_n ^ 1'b1) & (layer8_out_V_15_empty_n ^ 1'b1) & (layer8_out_V_14_empty_n ^ 1'b1) & (layer8_out_V_13_empty_n ^ 1'b1) & (layer8_out_V_12_empty_n ^ 1'b1) & (layer8_out_V_11_empty_n ^ 1'b1) & (layer8_out_V_10_empty_n ^ 1'b1) & (layer8_out_V_9_empty_n ^ 1'b1) & (layer8_out_V_8_empty_n ^ 1'b1) & (layer8_out_V_7_empty_n ^ 1'b1) & (layer8_out_V_6_empty_n ^ 1'b1) & (layer8_out_V_5_empty_n ^ 1'b1) & (layer8_out_V_4_empty_n ^ 1'b1) & (layer8_out_V_3_empty_n ^ 1'b1) & (layer8_out_V_2_empty_n ^ 1'b1) & (layer8_out_V_1_empty_n ^ 1'b1) & (layer8_out_V_empty_n ^ 1'b1) & (layer6_out_V_31_empty_n ^ 1'b1) & (layer6_out_V_30_empty_n ^ 1'b1) & (layer6_out_V_29_empty_n ^ 1'b1) & (layer6_out_V_28_empty_n ^ 1'b1) & (layer6_out_V_27_empty_n ^ 1'b1) & (layer6_out_V_26_empty_n ^ 1'b1) & (layer6_out_V_25_empty_n ^ 1'b1) & (layer6_out_V_24_empty_n ^ 1'b1) & (layer6_out_V_23_empty_n ^ 1'b1) & (layer6_out_V_22_empty_n ^ 1'b1) & (layer6_out_V_21_empty_n ^ 1'b1) & (layer6_out_V_20_empty_n ^ 1'b1) & (layer6_out_V_19_empty_n ^ 1'b1) & (layer6_out_V_18_empty_n ^ 1'b1) & (layer6_out_V_17_empty_n ^ 1'b1) & (layer6_out_V_16_empty_n ^ 1'b1) & (layer6_out_V_15_empty_n ^ 1'b1) & (layer6_out_V_14_empty_n ^ 1'b1) & (layer6_out_V_13_empty_n ^ 1'b1) & (layer6_out_V_12_empty_n ^ 1'b1) & (layer6_out_V_11_empty_n ^ 1'b1) & (layer6_out_V_10_empty_n ^ 1'b1) & (layer6_out_V_9_empty_n ^ 1'b1) & (layer6_out_V_8_empty_n ^ 1'b1) & (layer6_out_V_7_empty_n ^ 1'b1) & (layer6_out_V_6_empty_n ^ 1'b1) & (layer6_out_V_5_empty_n ^ 1'b1) & (layer6_out_V_4_empty_n ^ 1'b1) & (layer6_out_V_3_empty_n ^ 1'b1) & (layer6_out_V_2_empty_n ^ 1'b1) & (layer6_out_V_1_empty_n ^ 1'b1) & (layer6_out_V_empty_n ^ 1'b1) & (layer5_out_V_31_empty_n ^ 1'b1) & (layer5_out_V_30_empty_n ^ 1'b1) & (layer5_out_V_29_empty_n ^ 1'b1) & (layer5_out_V_28_empty_n ^ 1'b1) & (layer5_out_V_27_empty_n ^ 1'b1) & (layer5_out_V_26_empty_n ^ 1'b1) & (layer5_out_V_25_empty_n ^ 1'b1) & (layer5_out_V_24_empty_n ^ 1'b1) & (layer5_out_V_23_empty_n ^ 1'b1) & (layer5_out_V_22_empty_n ^ 1'b1) & (layer5_out_V_21_empty_n ^ 1'b1) & (layer5_out_V_20_empty_n ^ 1'b1) & (layer5_out_V_19_empty_n ^ 1'b1) & (layer5_out_V_18_empty_n ^ 1'b1) & (layer5_out_V_17_empty_n ^ 1'b1) & (layer5_out_V_16_empty_n ^ 1'b1) & (layer5_out_V_15_empty_n ^ 1'b1) & (layer5_out_V_14_empty_n ^ 1'b1) & (layer5_out_V_13_empty_n ^ 1'b1) & (layer5_out_V_12_empty_n ^ 1'b1) & (layer5_out_V_11_empty_n ^ 1'b1) & (layer5_out_V_10_empty_n ^ 1'b1) & (layer5_out_V_9_empty_n ^ 1'b1) & (layer5_out_V_8_empty_n ^ 1'b1) & (layer5_out_V_7_empty_n ^ 1'b1) & (layer5_out_V_6_empty_n ^ 1'b1) & (layer5_out_V_5_empty_n ^ 1'b1) & (layer5_out_V_4_empty_n ^ 1'b1) & (layer5_out_V_3_empty_n ^ 1'b1) & (layer5_out_V_2_empty_n ^ 1'b1) & (layer5_out_V_1_empty_n ^ 1'b1) & (layer5_out_V_empty_n ^ 1'b1) & (layer4_out_V_63_empty_n ^ 1'b1) & (layer4_out_V_62_empty_n ^ 1'b1) & (layer4_out_V_61_empty_n ^ 1'b1) & (layer4_out_V_60_empty_n ^ 1'b1) & (layer4_out_V_59_empty_n ^ 1'b1) & (layer4_out_V_58_empty_n ^ 1'b1) & (layer4_out_V_57_empty_n ^ 1'b1) & (layer4_out_V_56_empty_n ^ 1'b1) & (layer4_out_V_55_empty_n ^ 1'b1) & (layer4_out_V_54_empty_n ^ 1'b1) & (layer4_out_V_53_empty_n ^ 1'b1) & (layer4_out_V_52_empty_n ^ 1'b1) & (layer4_out_V_51_empty_n ^ 1'b1) & (layer4_out_V_50_empty_n ^ 1'b1) & (layer4_out_V_49_empty_n ^ 1'b1) & (layer4_out_V_48_empty_n ^ 1'b1) & (layer4_out_V_47_empty_n ^ 1'b1) & (layer4_out_V_46_empty_n ^ 1'b1) & (layer4_out_V_45_empty_n ^ 1'b1) & (layer4_out_V_44_empty_n ^ 1'b1) & (layer4_out_V_43_empty_n ^ 1'b1) & (layer4_out_V_42_empty_n ^ 1'b1) & (layer4_out_V_41_empty_n ^ 1'b1) & (layer4_out_V_40_empty_n ^ 1'b1) & (layer4_out_V_39_empty_n ^ 1'b1) & (layer4_out_V_38_empty_n ^ 1'b1) & (layer4_out_V_37_empty_n ^ 1'b1) & (layer4_out_V_36_empty_n ^ 1'b1) & (layer4_out_V_35_empty_n ^ 1'b1) & (layer4_out_V_34_empty_n ^ 1'b1) & (layer4_out_V_33_empty_n ^ 1'b1) & (layer4_out_V_32_empty_n ^ 1'b1) & (layer4_out_V_31_empty_n ^ 1'b1) & (layer4_out_V_30_empty_n ^ 1'b1) & (layer4_out_V_29_empty_n ^ 1'b1) & (layer4_out_V_28_empty_n ^ 1'b1) & (layer4_out_V_27_empty_n ^ 1'b1) & (layer4_out_V_26_empty_n ^ 1'b1) & (layer4_out_V_25_empty_n ^ 1'b1) & (layer4_out_V_24_empty_n ^ 1'b1) & (layer4_out_V_23_empty_n ^ 1'b1) & (layer4_out_V_22_empty_n ^ 1'b1) & (layer4_out_V_21_empty_n ^ 1'b1) & (layer4_out_V_20_empty_n ^ 1'b1) & (layer4_out_V_19_empty_n ^ 1'b1) & (layer4_out_V_18_empty_n ^ 1'b1) & (layer4_out_V_17_empty_n ^ 1'b1) & (layer4_out_V_16_empty_n ^ 1'b1) & (layer4_out_V_15_empty_n ^ 1'b1) & (layer4_out_V_14_empty_n ^ 1'b1) & (layer4_out_V_13_empty_n ^ 1'b1) & (layer4_out_V_12_empty_n ^ 1'b1) & (layer4_out_V_11_empty_n ^ 1'b1) & (layer4_out_V_10_empty_n ^ 1'b1) & (layer4_out_V_9_empty_n ^ 1'b1) & (layer4_out_V_8_empty_n ^ 1'b1) & (layer4_out_V_7_empty_n ^ 1'b1) & (layer4_out_V_6_empty_n ^ 1'b1) & (layer4_out_V_5_empty_n ^ 1'b1) & (layer4_out_V_4_empty_n ^ 1'b1) & (layer4_out_V_3_empty_n ^ 1'b1) & (layer4_out_V_2_empty_n ^ 1'b1) & (layer4_out_V_1_empty_n ^ 1'b1) & (layer4_out_V_empty_n ^ 1'b1) & (layer2_out_V_63_empty_n ^ 1'b1) & (layer2_out_V_62_empty_n ^ 1'b1) & (layer2_out_V_61_empty_n ^ 1'b1) & (layer2_out_V_60_empty_n ^ 1'b1) & (layer2_out_V_59_empty_n ^ 1'b1) & (layer2_out_V_58_empty_n ^ 1'b1) & (layer2_out_V_57_empty_n ^ 1'b1) & (layer2_out_V_56_empty_n ^ 1'b1) & (layer2_out_V_55_empty_n ^ 1'b1) & (layer2_out_V_54_empty_n ^ 1'b1) & (layer2_out_V_53_empty_n ^ 1'b1) & (layer2_out_V_52_empty_n ^ 1'b1) & (layer2_out_V_51_empty_n ^ 1'b1) & (layer2_out_V_50_empty_n ^ 1'b1) & (layer2_out_V_49_empty_n ^ 1'b1) & (layer2_out_V_48_empty_n ^ 1'b1) & (layer2_out_V_47_empty_n ^ 1'b1) & (layer2_out_V_46_empty_n ^ 1'b1) & (layer2_out_V_45_empty_n ^ 1'b1) & (layer2_out_V_44_empty_n ^ 1'b1) & (layer2_out_V_43_empty_n ^ 1'b1) & (layer2_out_V_42_empty_n ^ 1'b1) & (layer2_out_V_41_empty_n ^ 1'b1) & (layer2_out_V_40_empty_n ^ 1'b1) & (layer2_out_V_39_empty_n ^ 1'b1) & (layer2_out_V_38_empty_n ^ 1'b1) & (layer2_out_V_37_empty_n ^ 1'b1) & (layer2_out_V_36_empty_n ^ 1'b1) & (layer2_out_V_35_empty_n ^ 1'b1) & (layer2_out_V_34_empty_n ^ 1'b1) & (layer2_out_V_33_empty_n ^ 1'b1) & (layer2_out_V_32_empty_n ^ 1'b1) & (layer2_out_V_31_empty_n ^ 1'b1) & (layer2_out_V_30_empty_n ^ 1'b1) & (layer2_out_V_29_empty_n ^ 1'b1) & (layer2_out_V_28_empty_n ^ 1'b1) & (layer2_out_V_27_empty_n ^ 1'b1) & (layer2_out_V_26_empty_n ^ 1'b1) & (layer2_out_V_25_empty_n ^ 1'b1) & (layer2_out_V_24_empty_n ^ 1'b1) & (layer2_out_V_23_empty_n ^ 1'b1) & (layer2_out_V_22_empty_n ^ 1'b1) & (layer2_out_V_21_empty_n ^ 1'b1) & (layer2_out_V_20_empty_n ^ 1'b1) & (layer2_out_V_19_empty_n ^ 1'b1) & (layer2_out_V_18_empty_n ^ 1'b1) & (layer2_out_V_17_empty_n ^ 1'b1) & (layer2_out_V_16_empty_n ^ 1'b1) & (layer2_out_V_15_empty_n ^ 1'b1) & (layer2_out_V_14_empty_n ^ 1'b1) & (layer2_out_V_13_empty_n ^ 1'b1) & (layer2_out_V_12_empty_n ^ 1'b1) & (layer2_out_V_11_empty_n ^ 1'b1) & (layer2_out_V_10_empty_n ^ 1'b1) & (layer2_out_V_9_empty_n ^ 1'b1) & (layer2_out_V_8_empty_n ^ 1'b1) & (layer2_out_V_7_empty_n ^ 1'b1) & (layer2_out_V_6_empty_n ^ 1'b1) & (layer2_out_V_5_empty_n ^ 1'b1) & (layer2_out_V_4_empty_n ^ 1'b1) & (layer2_out_V_3_empty_n ^ 1'b1) & (layer2_out_V_2_empty_n ^ 1'b1) & (layer2_out_V_1_empty_n ^ 1'b1) & (layer2_out_V_empty_n ^ 1'b1) & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_idle & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_idle & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_idle & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_idle & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_idle & conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_idle);

assign ap_ready = conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_ready;

assign ap_sync_channel_write_layer10_out_V = ((layer10_out_V_full_n & ap_channel_done_layer10_out_V) | ap_sync_reg_channel_write_layer10_out_V);

assign ap_sync_channel_write_layer10_out_V_1 = ((layer10_out_V_1_full_n & ap_channel_done_layer10_out_V_1) | ap_sync_reg_channel_write_layer10_out_V_1);

assign ap_sync_channel_write_layer10_out_V_10 = ((layer10_out_V_10_full_n & ap_channel_done_layer10_out_V_10) | ap_sync_reg_channel_write_layer10_out_V_10);

assign ap_sync_channel_write_layer10_out_V_11 = ((layer10_out_V_11_full_n & ap_channel_done_layer10_out_V_11) | ap_sync_reg_channel_write_layer10_out_V_11);

assign ap_sync_channel_write_layer10_out_V_12 = ((layer10_out_V_12_full_n & ap_channel_done_layer10_out_V_12) | ap_sync_reg_channel_write_layer10_out_V_12);

assign ap_sync_channel_write_layer10_out_V_13 = ((layer10_out_V_13_full_n & ap_channel_done_layer10_out_V_13) | ap_sync_reg_channel_write_layer10_out_V_13);

assign ap_sync_channel_write_layer10_out_V_14 = ((layer10_out_V_14_full_n & ap_channel_done_layer10_out_V_14) | ap_sync_reg_channel_write_layer10_out_V_14);

assign ap_sync_channel_write_layer10_out_V_15 = ((layer10_out_V_15_full_n & ap_channel_done_layer10_out_V_15) | ap_sync_reg_channel_write_layer10_out_V_15);

assign ap_sync_channel_write_layer10_out_V_16 = ((layer10_out_V_16_full_n & ap_channel_done_layer10_out_V_16) | ap_sync_reg_channel_write_layer10_out_V_16);

assign ap_sync_channel_write_layer10_out_V_17 = ((layer10_out_V_17_full_n & ap_channel_done_layer10_out_V_17) | ap_sync_reg_channel_write_layer10_out_V_17);

assign ap_sync_channel_write_layer10_out_V_18 = ((layer10_out_V_18_full_n & ap_channel_done_layer10_out_V_18) | ap_sync_reg_channel_write_layer10_out_V_18);

assign ap_sync_channel_write_layer10_out_V_19 = ((layer10_out_V_19_full_n & ap_channel_done_layer10_out_V_19) | ap_sync_reg_channel_write_layer10_out_V_19);

assign ap_sync_channel_write_layer10_out_V_2 = ((layer10_out_V_2_full_n & ap_channel_done_layer10_out_V_2) | ap_sync_reg_channel_write_layer10_out_V_2);

assign ap_sync_channel_write_layer10_out_V_20 = ((layer10_out_V_20_full_n & ap_channel_done_layer10_out_V_20) | ap_sync_reg_channel_write_layer10_out_V_20);

assign ap_sync_channel_write_layer10_out_V_21 = ((layer10_out_V_21_full_n & ap_channel_done_layer10_out_V_21) | ap_sync_reg_channel_write_layer10_out_V_21);

assign ap_sync_channel_write_layer10_out_V_22 = ((layer10_out_V_22_full_n & ap_channel_done_layer10_out_V_22) | ap_sync_reg_channel_write_layer10_out_V_22);

assign ap_sync_channel_write_layer10_out_V_23 = ((layer10_out_V_23_full_n & ap_channel_done_layer10_out_V_23) | ap_sync_reg_channel_write_layer10_out_V_23);

assign ap_sync_channel_write_layer10_out_V_3 = ((layer10_out_V_3_full_n & ap_channel_done_layer10_out_V_3) | ap_sync_reg_channel_write_layer10_out_V_3);

assign ap_sync_channel_write_layer10_out_V_4 = ((layer10_out_V_4_full_n & ap_channel_done_layer10_out_V_4) | ap_sync_reg_channel_write_layer10_out_V_4);

assign ap_sync_channel_write_layer10_out_V_5 = ((layer10_out_V_5_full_n & ap_channel_done_layer10_out_V_5) | ap_sync_reg_channel_write_layer10_out_V_5);

assign ap_sync_channel_write_layer10_out_V_6 = ((layer10_out_V_6_full_n & ap_channel_done_layer10_out_V_6) | ap_sync_reg_channel_write_layer10_out_V_6);

assign ap_sync_channel_write_layer10_out_V_7 = ((layer10_out_V_7_full_n & ap_channel_done_layer10_out_V_7) | ap_sync_reg_channel_write_layer10_out_V_7);

assign ap_sync_channel_write_layer10_out_V_8 = ((layer10_out_V_8_full_n & ap_channel_done_layer10_out_V_8) | ap_sync_reg_channel_write_layer10_out_V_8);

assign ap_sync_channel_write_layer10_out_V_9 = ((layer10_out_V_9_full_n & ap_channel_done_layer10_out_V_9) | ap_sync_reg_channel_write_layer10_out_V_9);

assign ap_sync_channel_write_layer12_out_V = ((layer12_out_V_full_n & ap_channel_done_layer12_out_V) | ap_sync_reg_channel_write_layer12_out_V);

assign ap_sync_channel_write_layer12_out_V_1 = ((layer12_out_V_1_full_n & ap_channel_done_layer12_out_V_1) | ap_sync_reg_channel_write_layer12_out_V_1);

assign ap_sync_channel_write_layer12_out_V_10 = ((layer12_out_V_10_full_n & ap_channel_done_layer12_out_V_10) | ap_sync_reg_channel_write_layer12_out_V_10);

assign ap_sync_channel_write_layer12_out_V_11 = ((layer12_out_V_11_full_n & ap_channel_done_layer12_out_V_11) | ap_sync_reg_channel_write_layer12_out_V_11);

assign ap_sync_channel_write_layer12_out_V_12 = ((layer12_out_V_12_full_n & ap_channel_done_layer12_out_V_12) | ap_sync_reg_channel_write_layer12_out_V_12);

assign ap_sync_channel_write_layer12_out_V_13 = ((layer12_out_V_13_full_n & ap_channel_done_layer12_out_V_13) | ap_sync_reg_channel_write_layer12_out_V_13);

assign ap_sync_channel_write_layer12_out_V_14 = ((layer12_out_V_14_full_n & ap_channel_done_layer12_out_V_14) | ap_sync_reg_channel_write_layer12_out_V_14);

assign ap_sync_channel_write_layer12_out_V_15 = ((layer12_out_V_15_full_n & ap_channel_done_layer12_out_V_15) | ap_sync_reg_channel_write_layer12_out_V_15);

assign ap_sync_channel_write_layer12_out_V_16 = ((layer12_out_V_16_full_n & ap_channel_done_layer12_out_V_16) | ap_sync_reg_channel_write_layer12_out_V_16);

assign ap_sync_channel_write_layer12_out_V_17 = ((layer12_out_V_17_full_n & ap_channel_done_layer12_out_V_17) | ap_sync_reg_channel_write_layer12_out_V_17);

assign ap_sync_channel_write_layer12_out_V_18 = ((layer12_out_V_18_full_n & ap_channel_done_layer12_out_V_18) | ap_sync_reg_channel_write_layer12_out_V_18);

assign ap_sync_channel_write_layer12_out_V_19 = ((layer12_out_V_19_full_n & ap_channel_done_layer12_out_V_19) | ap_sync_reg_channel_write_layer12_out_V_19);

assign ap_sync_channel_write_layer12_out_V_2 = ((layer12_out_V_2_full_n & ap_channel_done_layer12_out_V_2) | ap_sync_reg_channel_write_layer12_out_V_2);

assign ap_sync_channel_write_layer12_out_V_20 = ((layer12_out_V_20_full_n & ap_channel_done_layer12_out_V_20) | ap_sync_reg_channel_write_layer12_out_V_20);

assign ap_sync_channel_write_layer12_out_V_21 = ((layer12_out_V_21_full_n & ap_channel_done_layer12_out_V_21) | ap_sync_reg_channel_write_layer12_out_V_21);

assign ap_sync_channel_write_layer12_out_V_22 = ((layer12_out_V_22_full_n & ap_channel_done_layer12_out_V_22) | ap_sync_reg_channel_write_layer12_out_V_22);

assign ap_sync_channel_write_layer12_out_V_23 = ((layer12_out_V_23_full_n & ap_channel_done_layer12_out_V_23) | ap_sync_reg_channel_write_layer12_out_V_23);

assign ap_sync_channel_write_layer12_out_V_3 = ((layer12_out_V_3_full_n & ap_channel_done_layer12_out_V_3) | ap_sync_reg_channel_write_layer12_out_V_3);

assign ap_sync_channel_write_layer12_out_V_4 = ((layer12_out_V_4_full_n & ap_channel_done_layer12_out_V_4) | ap_sync_reg_channel_write_layer12_out_V_4);

assign ap_sync_channel_write_layer12_out_V_5 = ((layer12_out_V_5_full_n & ap_channel_done_layer12_out_V_5) | ap_sync_reg_channel_write_layer12_out_V_5);

assign ap_sync_channel_write_layer12_out_V_6 = ((layer12_out_V_6_full_n & ap_channel_done_layer12_out_V_6) | ap_sync_reg_channel_write_layer12_out_V_6);

assign ap_sync_channel_write_layer12_out_V_7 = ((layer12_out_V_7_full_n & ap_channel_done_layer12_out_V_7) | ap_sync_reg_channel_write_layer12_out_V_7);

assign ap_sync_channel_write_layer12_out_V_8 = ((layer12_out_V_8_full_n & ap_channel_done_layer12_out_V_8) | ap_sync_reg_channel_write_layer12_out_V_8);

assign ap_sync_channel_write_layer12_out_V_9 = ((layer12_out_V_9_full_n & ap_channel_done_layer12_out_V_9) | ap_sync_reg_channel_write_layer12_out_V_9);

assign ap_sync_channel_write_layer13_out_V = ((layer13_out_V_full_n & ap_channel_done_layer13_out_V) | ap_sync_reg_channel_write_layer13_out_V);

assign ap_sync_channel_write_layer13_out_V_1 = ((layer13_out_V_1_full_n & ap_channel_done_layer13_out_V_1) | ap_sync_reg_channel_write_layer13_out_V_1);

assign ap_sync_channel_write_layer13_out_V_10 = ((layer13_out_V_10_full_n & ap_channel_done_layer13_out_V_10) | ap_sync_reg_channel_write_layer13_out_V_10);

assign ap_sync_channel_write_layer13_out_V_11 = ((layer13_out_V_11_full_n & ap_channel_done_layer13_out_V_11) | ap_sync_reg_channel_write_layer13_out_V_11);

assign ap_sync_channel_write_layer13_out_V_2 = ((layer13_out_V_2_full_n & ap_channel_done_layer13_out_V_2) | ap_sync_reg_channel_write_layer13_out_V_2);

assign ap_sync_channel_write_layer13_out_V_3 = ((layer13_out_V_3_full_n & ap_channel_done_layer13_out_V_3) | ap_sync_reg_channel_write_layer13_out_V_3);

assign ap_sync_channel_write_layer13_out_V_4 = ((layer13_out_V_4_full_n & ap_channel_done_layer13_out_V_4) | ap_sync_reg_channel_write_layer13_out_V_4);

assign ap_sync_channel_write_layer13_out_V_5 = ((layer13_out_V_5_full_n & ap_channel_done_layer13_out_V_5) | ap_sync_reg_channel_write_layer13_out_V_5);

assign ap_sync_channel_write_layer13_out_V_6 = ((layer13_out_V_6_full_n & ap_channel_done_layer13_out_V_6) | ap_sync_reg_channel_write_layer13_out_V_6);

assign ap_sync_channel_write_layer13_out_V_7 = ((layer13_out_V_7_full_n & ap_channel_done_layer13_out_V_7) | ap_sync_reg_channel_write_layer13_out_V_7);

assign ap_sync_channel_write_layer13_out_V_8 = ((layer13_out_V_8_full_n & ap_channel_done_layer13_out_V_8) | ap_sync_reg_channel_write_layer13_out_V_8);

assign ap_sync_channel_write_layer13_out_V_9 = ((layer13_out_V_9_full_n & ap_channel_done_layer13_out_V_9) | ap_sync_reg_channel_write_layer13_out_V_9);

assign ap_sync_channel_write_layer15_out_V = ((layer15_out_V_full_n & ap_channel_done_layer15_out_V) | ap_sync_reg_channel_write_layer15_out_V);

assign ap_sync_channel_write_layer15_out_V_1 = ((layer15_out_V_1_full_n & ap_channel_done_layer15_out_V_1) | ap_sync_reg_channel_write_layer15_out_V_1);

assign ap_sync_channel_write_layer15_out_V_2 = ((layer15_out_V_2_full_n & ap_channel_done_layer15_out_V_2) | ap_sync_reg_channel_write_layer15_out_V_2);

assign ap_sync_channel_write_layer15_out_V_3 = ((layer15_out_V_3_full_n & ap_channel_done_layer15_out_V_3) | ap_sync_reg_channel_write_layer15_out_V_3);

assign ap_sync_channel_write_layer15_out_V_4 = ((layer15_out_V_4_full_n & ap_channel_done_layer15_out_V_4) | ap_sync_reg_channel_write_layer15_out_V_4);

assign ap_sync_channel_write_layer15_out_V_5 = ((layer15_out_V_5_full_n & ap_channel_done_layer15_out_V_5) | ap_sync_reg_channel_write_layer15_out_V_5);

assign ap_sync_channel_write_layer15_out_V_6 = ((layer15_out_V_6_full_n & ap_channel_done_layer15_out_V_6) | ap_sync_reg_channel_write_layer15_out_V_6);

assign ap_sync_channel_write_layer15_out_V_7 = ((layer15_out_V_7_full_n & ap_channel_done_layer15_out_V_7) | ap_sync_reg_channel_write_layer15_out_V_7);

assign ap_sync_channel_write_layer15_out_V_8 = ((layer15_out_V_8_full_n & ap_channel_done_layer15_out_V_8) | ap_sync_reg_channel_write_layer15_out_V_8);

assign ap_sync_channel_write_layer15_out_V_9 = ((layer15_out_V_9_full_n & ap_channel_done_layer15_out_V_9) | ap_sync_reg_channel_write_layer15_out_V_9);

assign ap_sync_channel_write_layer17_out_V = ((layer17_out_V_full_n & ap_channel_done_layer17_out_V) | ap_sync_reg_channel_write_layer17_out_V);

assign ap_sync_channel_write_layer17_out_V_1 = ((layer17_out_V_1_full_n & ap_channel_done_layer17_out_V_1) | ap_sync_reg_channel_write_layer17_out_V_1);

assign ap_sync_channel_write_layer17_out_V_2 = ((layer17_out_V_2_full_n & ap_channel_done_layer17_out_V_2) | ap_sync_reg_channel_write_layer17_out_V_2);

assign ap_sync_channel_write_layer17_out_V_3 = ((layer17_out_V_3_full_n & ap_channel_done_layer17_out_V_3) | ap_sync_reg_channel_write_layer17_out_V_3);

assign ap_sync_channel_write_layer17_out_V_4 = ((layer17_out_V_4_full_n & ap_channel_done_layer17_out_V_4) | ap_sync_reg_channel_write_layer17_out_V_4);

assign ap_sync_channel_write_layer17_out_V_5 = ((layer17_out_V_5_full_n & ap_channel_done_layer17_out_V_5) | ap_sync_reg_channel_write_layer17_out_V_5);

assign ap_sync_channel_write_layer17_out_V_6 = ((layer17_out_V_6_full_n & ap_channel_done_layer17_out_V_6) | ap_sync_reg_channel_write_layer17_out_V_6);

assign ap_sync_channel_write_layer17_out_V_7 = ((layer17_out_V_7_full_n & ap_channel_done_layer17_out_V_7) | ap_sync_reg_channel_write_layer17_out_V_7);

assign ap_sync_channel_write_layer17_out_V_8 = ((layer17_out_V_8_full_n & ap_channel_done_layer17_out_V_8) | ap_sync_reg_channel_write_layer17_out_V_8);

assign ap_sync_channel_write_layer17_out_V_9 = ((layer17_out_V_9_full_n & ap_channel_done_layer17_out_V_9) | ap_sync_reg_channel_write_layer17_out_V_9);

assign ap_sync_channel_write_layer18_out_V = ((layer18_out_V_full_n & ap_channel_done_layer18_out_V) | ap_sync_reg_channel_write_layer18_out_V);

assign ap_sync_channel_write_layer18_out_V_1 = ((layer18_out_V_1_full_n & ap_channel_done_layer18_out_V_1) | ap_sync_reg_channel_write_layer18_out_V_1);

assign ap_sync_channel_write_layer18_out_V_2 = ((layer18_out_V_2_full_n & ap_channel_done_layer18_out_V_2) | ap_sync_reg_channel_write_layer18_out_V_2);

assign ap_sync_channel_write_layer18_out_V_3 = ((layer18_out_V_3_full_n & ap_channel_done_layer18_out_V_3) | ap_sync_reg_channel_write_layer18_out_V_3);

assign ap_sync_channel_write_layer18_out_V_4 = ((layer18_out_V_4_full_n & ap_channel_done_layer18_out_V_4) | ap_sync_reg_channel_write_layer18_out_V_4);

assign ap_sync_channel_write_layer18_out_V_5 = ((layer18_out_V_5_full_n & ap_channel_done_layer18_out_V_5) | ap_sync_reg_channel_write_layer18_out_V_5);

assign ap_sync_channel_write_layer18_out_V_6 = ((layer18_out_V_6_full_n & ap_channel_done_layer18_out_V_6) | ap_sync_reg_channel_write_layer18_out_V_6);

assign ap_sync_channel_write_layer18_out_V_7 = ((layer18_out_V_7_full_n & ap_channel_done_layer18_out_V_7) | ap_sync_reg_channel_write_layer18_out_V_7);

assign ap_sync_channel_write_layer18_out_V_8 = ((layer18_out_V_8_full_n & ap_channel_done_layer18_out_V_8) | ap_sync_reg_channel_write_layer18_out_V_8);

assign ap_sync_channel_write_layer18_out_V_9 = ((layer18_out_V_9_full_n & ap_channel_done_layer18_out_V_9) | ap_sync_reg_channel_write_layer18_out_V_9);

assign ap_sync_channel_write_layer19_out_V = ((layer19_out_V_full_n & ap_channel_done_layer19_out_V) | ap_sync_reg_channel_write_layer19_out_V);

assign ap_sync_channel_write_layer19_out_V_1 = ((layer19_out_V_1_full_n & ap_channel_done_layer19_out_V_1) | ap_sync_reg_channel_write_layer19_out_V_1);

assign ap_sync_channel_write_layer19_out_V_10 = ((layer19_out_V_10_full_n & ap_channel_done_layer19_out_V_10) | ap_sync_reg_channel_write_layer19_out_V_10);

assign ap_sync_channel_write_layer19_out_V_11 = ((layer19_out_V_11_full_n & ap_channel_done_layer19_out_V_11) | ap_sync_reg_channel_write_layer19_out_V_11);

assign ap_sync_channel_write_layer19_out_V_12 = ((layer19_out_V_12_full_n & ap_channel_done_layer19_out_V_12) | ap_sync_reg_channel_write_layer19_out_V_12);

assign ap_sync_channel_write_layer19_out_V_13 = ((layer19_out_V_13_full_n & ap_channel_done_layer19_out_V_13) | ap_sync_reg_channel_write_layer19_out_V_13);

assign ap_sync_channel_write_layer19_out_V_14 = ((layer19_out_V_14_full_n & ap_channel_done_layer19_out_V_14) | ap_sync_reg_channel_write_layer19_out_V_14);

assign ap_sync_channel_write_layer19_out_V_15 = ((layer19_out_V_15_full_n & ap_channel_done_layer19_out_V_15) | ap_sync_reg_channel_write_layer19_out_V_15);

assign ap_sync_channel_write_layer19_out_V_2 = ((layer19_out_V_2_full_n & ap_channel_done_layer19_out_V_2) | ap_sync_reg_channel_write_layer19_out_V_2);

assign ap_sync_channel_write_layer19_out_V_3 = ((layer19_out_V_3_full_n & ap_channel_done_layer19_out_V_3) | ap_sync_reg_channel_write_layer19_out_V_3);

assign ap_sync_channel_write_layer19_out_V_4 = ((layer19_out_V_4_full_n & ap_channel_done_layer19_out_V_4) | ap_sync_reg_channel_write_layer19_out_V_4);

assign ap_sync_channel_write_layer19_out_V_5 = ((layer19_out_V_5_full_n & ap_channel_done_layer19_out_V_5) | ap_sync_reg_channel_write_layer19_out_V_5);

assign ap_sync_channel_write_layer19_out_V_6 = ((layer19_out_V_6_full_n & ap_channel_done_layer19_out_V_6) | ap_sync_reg_channel_write_layer19_out_V_6);

assign ap_sync_channel_write_layer19_out_V_7 = ((layer19_out_V_7_full_n & ap_channel_done_layer19_out_V_7) | ap_sync_reg_channel_write_layer19_out_V_7);

assign ap_sync_channel_write_layer19_out_V_8 = ((layer19_out_V_8_full_n & ap_channel_done_layer19_out_V_8) | ap_sync_reg_channel_write_layer19_out_V_8);

assign ap_sync_channel_write_layer19_out_V_9 = ((layer19_out_V_9_full_n & ap_channel_done_layer19_out_V_9) | ap_sync_reg_channel_write_layer19_out_V_9);

assign ap_sync_channel_write_layer21_out_V = ((layer21_out_V_full_n & ap_channel_done_layer21_out_V) | ap_sync_reg_channel_write_layer21_out_V);

assign ap_sync_channel_write_layer21_out_V_1 = ((layer21_out_V_1_full_n & ap_channel_done_layer21_out_V_1) | ap_sync_reg_channel_write_layer21_out_V_1);

assign ap_sync_channel_write_layer21_out_V_10 = ((layer21_out_V_10_full_n & ap_channel_done_layer21_out_V_10) | ap_sync_reg_channel_write_layer21_out_V_10);

assign ap_sync_channel_write_layer21_out_V_11 = ((layer21_out_V_11_full_n & ap_channel_done_layer21_out_V_11) | ap_sync_reg_channel_write_layer21_out_V_11);

assign ap_sync_channel_write_layer21_out_V_12 = ((layer21_out_V_12_full_n & ap_channel_done_layer21_out_V_12) | ap_sync_reg_channel_write_layer21_out_V_12);

assign ap_sync_channel_write_layer21_out_V_13 = ((layer21_out_V_13_full_n & ap_channel_done_layer21_out_V_13) | ap_sync_reg_channel_write_layer21_out_V_13);

assign ap_sync_channel_write_layer21_out_V_14 = ((layer21_out_V_14_full_n & ap_channel_done_layer21_out_V_14) | ap_sync_reg_channel_write_layer21_out_V_14);

assign ap_sync_channel_write_layer21_out_V_15 = ((layer21_out_V_15_full_n & ap_channel_done_layer21_out_V_15) | ap_sync_reg_channel_write_layer21_out_V_15);

assign ap_sync_channel_write_layer21_out_V_2 = ((layer21_out_V_2_full_n & ap_channel_done_layer21_out_V_2) | ap_sync_reg_channel_write_layer21_out_V_2);

assign ap_sync_channel_write_layer21_out_V_3 = ((layer21_out_V_3_full_n & ap_channel_done_layer21_out_V_3) | ap_sync_reg_channel_write_layer21_out_V_3);

assign ap_sync_channel_write_layer21_out_V_4 = ((layer21_out_V_4_full_n & ap_channel_done_layer21_out_V_4) | ap_sync_reg_channel_write_layer21_out_V_4);

assign ap_sync_channel_write_layer21_out_V_5 = ((layer21_out_V_5_full_n & ap_channel_done_layer21_out_V_5) | ap_sync_reg_channel_write_layer21_out_V_5);

assign ap_sync_channel_write_layer21_out_V_6 = ((layer21_out_V_6_full_n & ap_channel_done_layer21_out_V_6) | ap_sync_reg_channel_write_layer21_out_V_6);

assign ap_sync_channel_write_layer21_out_V_7 = ((layer21_out_V_7_full_n & ap_channel_done_layer21_out_V_7) | ap_sync_reg_channel_write_layer21_out_V_7);

assign ap_sync_channel_write_layer21_out_V_8 = ((layer21_out_V_8_full_n & ap_channel_done_layer21_out_V_8) | ap_sync_reg_channel_write_layer21_out_V_8);

assign ap_sync_channel_write_layer21_out_V_9 = ((layer21_out_V_9_full_n & ap_channel_done_layer21_out_V_9) | ap_sync_reg_channel_write_layer21_out_V_9);

assign ap_sync_channel_write_layer22_out_V = ((layer22_out_V_full_n & ap_channel_done_layer22_out_V) | ap_sync_reg_channel_write_layer22_out_V);

assign ap_sync_channel_write_layer22_out_V_1 = ((layer22_out_V_1_full_n & ap_channel_done_layer22_out_V_1) | ap_sync_reg_channel_write_layer22_out_V_1);

assign ap_sync_channel_write_layer22_out_V_10 = ((layer22_out_V_10_full_n & ap_channel_done_layer22_out_V_10) | ap_sync_reg_channel_write_layer22_out_V_10);

assign ap_sync_channel_write_layer22_out_V_11 = ((layer22_out_V_11_full_n & ap_channel_done_layer22_out_V_11) | ap_sync_reg_channel_write_layer22_out_V_11);

assign ap_sync_channel_write_layer22_out_V_12 = ((layer22_out_V_12_full_n & ap_channel_done_layer22_out_V_12) | ap_sync_reg_channel_write_layer22_out_V_12);

assign ap_sync_channel_write_layer22_out_V_13 = ((layer22_out_V_13_full_n & ap_channel_done_layer22_out_V_13) | ap_sync_reg_channel_write_layer22_out_V_13);

assign ap_sync_channel_write_layer22_out_V_14 = ((layer22_out_V_14_full_n & ap_channel_done_layer22_out_V_14) | ap_sync_reg_channel_write_layer22_out_V_14);

assign ap_sync_channel_write_layer22_out_V_15 = ((layer22_out_V_15_full_n & ap_channel_done_layer22_out_V_15) | ap_sync_reg_channel_write_layer22_out_V_15);

assign ap_sync_channel_write_layer22_out_V_2 = ((layer22_out_V_2_full_n & ap_channel_done_layer22_out_V_2) | ap_sync_reg_channel_write_layer22_out_V_2);

assign ap_sync_channel_write_layer22_out_V_3 = ((layer22_out_V_3_full_n & ap_channel_done_layer22_out_V_3) | ap_sync_reg_channel_write_layer22_out_V_3);

assign ap_sync_channel_write_layer22_out_V_4 = ((layer22_out_V_4_full_n & ap_channel_done_layer22_out_V_4) | ap_sync_reg_channel_write_layer22_out_V_4);

assign ap_sync_channel_write_layer22_out_V_5 = ((layer22_out_V_5_full_n & ap_channel_done_layer22_out_V_5) | ap_sync_reg_channel_write_layer22_out_V_5);

assign ap_sync_channel_write_layer22_out_V_6 = ((layer22_out_V_6_full_n & ap_channel_done_layer22_out_V_6) | ap_sync_reg_channel_write_layer22_out_V_6);

assign ap_sync_channel_write_layer22_out_V_7 = ((layer22_out_V_7_full_n & ap_channel_done_layer22_out_V_7) | ap_sync_reg_channel_write_layer22_out_V_7);

assign ap_sync_channel_write_layer22_out_V_8 = ((layer22_out_V_8_full_n & ap_channel_done_layer22_out_V_8) | ap_sync_reg_channel_write_layer22_out_V_8);

assign ap_sync_channel_write_layer22_out_V_9 = ((layer22_out_V_9_full_n & ap_channel_done_layer22_out_V_9) | ap_sync_reg_channel_write_layer22_out_V_9);

assign ap_sync_channel_write_layer2_out_V = ((layer2_out_V_full_n & ap_channel_done_layer2_out_V) | ap_sync_reg_channel_write_layer2_out_V);

assign ap_sync_channel_write_layer2_out_V_1 = ((layer2_out_V_1_full_n & ap_channel_done_layer2_out_V_1) | ap_sync_reg_channel_write_layer2_out_V_1);

assign ap_sync_channel_write_layer2_out_V_10 = ((layer2_out_V_10_full_n & ap_channel_done_layer2_out_V_10) | ap_sync_reg_channel_write_layer2_out_V_10);

assign ap_sync_channel_write_layer2_out_V_11 = ((layer2_out_V_11_full_n & ap_channel_done_layer2_out_V_11) | ap_sync_reg_channel_write_layer2_out_V_11);

assign ap_sync_channel_write_layer2_out_V_12 = ((layer2_out_V_12_full_n & ap_channel_done_layer2_out_V_12) | ap_sync_reg_channel_write_layer2_out_V_12);

assign ap_sync_channel_write_layer2_out_V_13 = ((layer2_out_V_13_full_n & ap_channel_done_layer2_out_V_13) | ap_sync_reg_channel_write_layer2_out_V_13);

assign ap_sync_channel_write_layer2_out_V_14 = ((layer2_out_V_14_full_n & ap_channel_done_layer2_out_V_14) | ap_sync_reg_channel_write_layer2_out_V_14);

assign ap_sync_channel_write_layer2_out_V_15 = ((layer2_out_V_15_full_n & ap_channel_done_layer2_out_V_15) | ap_sync_reg_channel_write_layer2_out_V_15);

assign ap_sync_channel_write_layer2_out_V_16 = ((layer2_out_V_16_full_n & ap_channel_done_layer2_out_V_16) | ap_sync_reg_channel_write_layer2_out_V_16);

assign ap_sync_channel_write_layer2_out_V_17 = ((layer2_out_V_17_full_n & ap_channel_done_layer2_out_V_17) | ap_sync_reg_channel_write_layer2_out_V_17);

assign ap_sync_channel_write_layer2_out_V_18 = ((layer2_out_V_18_full_n & ap_channel_done_layer2_out_V_18) | ap_sync_reg_channel_write_layer2_out_V_18);

assign ap_sync_channel_write_layer2_out_V_19 = ((layer2_out_V_19_full_n & ap_channel_done_layer2_out_V_19) | ap_sync_reg_channel_write_layer2_out_V_19);

assign ap_sync_channel_write_layer2_out_V_2 = ((layer2_out_V_2_full_n & ap_channel_done_layer2_out_V_2) | ap_sync_reg_channel_write_layer2_out_V_2);

assign ap_sync_channel_write_layer2_out_V_20 = ((layer2_out_V_20_full_n & ap_channel_done_layer2_out_V_20) | ap_sync_reg_channel_write_layer2_out_V_20);

assign ap_sync_channel_write_layer2_out_V_21 = ((layer2_out_V_21_full_n & ap_channel_done_layer2_out_V_21) | ap_sync_reg_channel_write_layer2_out_V_21);

assign ap_sync_channel_write_layer2_out_V_22 = ((layer2_out_V_22_full_n & ap_channel_done_layer2_out_V_22) | ap_sync_reg_channel_write_layer2_out_V_22);

assign ap_sync_channel_write_layer2_out_V_23 = ((layer2_out_V_23_full_n & ap_channel_done_layer2_out_V_23) | ap_sync_reg_channel_write_layer2_out_V_23);

assign ap_sync_channel_write_layer2_out_V_24 = ((layer2_out_V_24_full_n & ap_channel_done_layer2_out_V_24) | ap_sync_reg_channel_write_layer2_out_V_24);

assign ap_sync_channel_write_layer2_out_V_25 = ((layer2_out_V_25_full_n & ap_channel_done_layer2_out_V_25) | ap_sync_reg_channel_write_layer2_out_V_25);

assign ap_sync_channel_write_layer2_out_V_26 = ((layer2_out_V_26_full_n & ap_channel_done_layer2_out_V_26) | ap_sync_reg_channel_write_layer2_out_V_26);

assign ap_sync_channel_write_layer2_out_V_27 = ((layer2_out_V_27_full_n & ap_channel_done_layer2_out_V_27) | ap_sync_reg_channel_write_layer2_out_V_27);

assign ap_sync_channel_write_layer2_out_V_28 = ((layer2_out_V_28_full_n & ap_channel_done_layer2_out_V_28) | ap_sync_reg_channel_write_layer2_out_V_28);

assign ap_sync_channel_write_layer2_out_V_29 = ((layer2_out_V_29_full_n & ap_channel_done_layer2_out_V_29) | ap_sync_reg_channel_write_layer2_out_V_29);

assign ap_sync_channel_write_layer2_out_V_3 = ((layer2_out_V_3_full_n & ap_channel_done_layer2_out_V_3) | ap_sync_reg_channel_write_layer2_out_V_3);

assign ap_sync_channel_write_layer2_out_V_30 = ((layer2_out_V_30_full_n & ap_channel_done_layer2_out_V_30) | ap_sync_reg_channel_write_layer2_out_V_30);

assign ap_sync_channel_write_layer2_out_V_31 = ((layer2_out_V_31_full_n & ap_channel_done_layer2_out_V_31) | ap_sync_reg_channel_write_layer2_out_V_31);

assign ap_sync_channel_write_layer2_out_V_32 = ((layer2_out_V_32_full_n & ap_channel_done_layer2_out_V_32) | ap_sync_reg_channel_write_layer2_out_V_32);

assign ap_sync_channel_write_layer2_out_V_33 = ((layer2_out_V_33_full_n & ap_channel_done_layer2_out_V_33) | ap_sync_reg_channel_write_layer2_out_V_33);

assign ap_sync_channel_write_layer2_out_V_34 = ((layer2_out_V_34_full_n & ap_channel_done_layer2_out_V_34) | ap_sync_reg_channel_write_layer2_out_V_34);

assign ap_sync_channel_write_layer2_out_V_35 = ((layer2_out_V_35_full_n & ap_channel_done_layer2_out_V_35) | ap_sync_reg_channel_write_layer2_out_V_35);

assign ap_sync_channel_write_layer2_out_V_36 = ((layer2_out_V_36_full_n & ap_channel_done_layer2_out_V_36) | ap_sync_reg_channel_write_layer2_out_V_36);

assign ap_sync_channel_write_layer2_out_V_37 = ((layer2_out_V_37_full_n & ap_channel_done_layer2_out_V_37) | ap_sync_reg_channel_write_layer2_out_V_37);

assign ap_sync_channel_write_layer2_out_V_38 = ((layer2_out_V_38_full_n & ap_channel_done_layer2_out_V_38) | ap_sync_reg_channel_write_layer2_out_V_38);

assign ap_sync_channel_write_layer2_out_V_39 = ((layer2_out_V_39_full_n & ap_channel_done_layer2_out_V_39) | ap_sync_reg_channel_write_layer2_out_V_39);

assign ap_sync_channel_write_layer2_out_V_4 = ((layer2_out_V_4_full_n & ap_channel_done_layer2_out_V_4) | ap_sync_reg_channel_write_layer2_out_V_4);

assign ap_sync_channel_write_layer2_out_V_40 = ((layer2_out_V_40_full_n & ap_channel_done_layer2_out_V_40) | ap_sync_reg_channel_write_layer2_out_V_40);

assign ap_sync_channel_write_layer2_out_V_41 = ((layer2_out_V_41_full_n & ap_channel_done_layer2_out_V_41) | ap_sync_reg_channel_write_layer2_out_V_41);

assign ap_sync_channel_write_layer2_out_V_42 = ((layer2_out_V_42_full_n & ap_channel_done_layer2_out_V_42) | ap_sync_reg_channel_write_layer2_out_V_42);

assign ap_sync_channel_write_layer2_out_V_43 = ((layer2_out_V_43_full_n & ap_channel_done_layer2_out_V_43) | ap_sync_reg_channel_write_layer2_out_V_43);

assign ap_sync_channel_write_layer2_out_V_44 = ((layer2_out_V_44_full_n & ap_channel_done_layer2_out_V_44) | ap_sync_reg_channel_write_layer2_out_V_44);

assign ap_sync_channel_write_layer2_out_V_45 = ((layer2_out_V_45_full_n & ap_channel_done_layer2_out_V_45) | ap_sync_reg_channel_write_layer2_out_V_45);

assign ap_sync_channel_write_layer2_out_V_46 = ((layer2_out_V_46_full_n & ap_channel_done_layer2_out_V_46) | ap_sync_reg_channel_write_layer2_out_V_46);

assign ap_sync_channel_write_layer2_out_V_47 = ((layer2_out_V_47_full_n & ap_channel_done_layer2_out_V_47) | ap_sync_reg_channel_write_layer2_out_V_47);

assign ap_sync_channel_write_layer2_out_V_48 = ((layer2_out_V_48_full_n & ap_channel_done_layer2_out_V_48) | ap_sync_reg_channel_write_layer2_out_V_48);

assign ap_sync_channel_write_layer2_out_V_49 = ((layer2_out_V_49_full_n & ap_channel_done_layer2_out_V_49) | ap_sync_reg_channel_write_layer2_out_V_49);

assign ap_sync_channel_write_layer2_out_V_5 = ((layer2_out_V_5_full_n & ap_channel_done_layer2_out_V_5) | ap_sync_reg_channel_write_layer2_out_V_5);

assign ap_sync_channel_write_layer2_out_V_50 = ((layer2_out_V_50_full_n & ap_channel_done_layer2_out_V_50) | ap_sync_reg_channel_write_layer2_out_V_50);

assign ap_sync_channel_write_layer2_out_V_51 = ((layer2_out_V_51_full_n & ap_channel_done_layer2_out_V_51) | ap_sync_reg_channel_write_layer2_out_V_51);

assign ap_sync_channel_write_layer2_out_V_52 = ((layer2_out_V_52_full_n & ap_channel_done_layer2_out_V_52) | ap_sync_reg_channel_write_layer2_out_V_52);

assign ap_sync_channel_write_layer2_out_V_53 = ((layer2_out_V_53_full_n & ap_channel_done_layer2_out_V_53) | ap_sync_reg_channel_write_layer2_out_V_53);

assign ap_sync_channel_write_layer2_out_V_54 = ((layer2_out_V_54_full_n & ap_channel_done_layer2_out_V_54) | ap_sync_reg_channel_write_layer2_out_V_54);

assign ap_sync_channel_write_layer2_out_V_55 = ((layer2_out_V_55_full_n & ap_channel_done_layer2_out_V_55) | ap_sync_reg_channel_write_layer2_out_V_55);

assign ap_sync_channel_write_layer2_out_V_56 = ((layer2_out_V_56_full_n & ap_channel_done_layer2_out_V_56) | ap_sync_reg_channel_write_layer2_out_V_56);

assign ap_sync_channel_write_layer2_out_V_57 = ((layer2_out_V_57_full_n & ap_channel_done_layer2_out_V_57) | ap_sync_reg_channel_write_layer2_out_V_57);

assign ap_sync_channel_write_layer2_out_V_58 = ((layer2_out_V_58_full_n & ap_channel_done_layer2_out_V_58) | ap_sync_reg_channel_write_layer2_out_V_58);

assign ap_sync_channel_write_layer2_out_V_59 = ((layer2_out_V_59_full_n & ap_channel_done_layer2_out_V_59) | ap_sync_reg_channel_write_layer2_out_V_59);

assign ap_sync_channel_write_layer2_out_V_6 = ((layer2_out_V_6_full_n & ap_channel_done_layer2_out_V_6) | ap_sync_reg_channel_write_layer2_out_V_6);

assign ap_sync_channel_write_layer2_out_V_60 = ((layer2_out_V_60_full_n & ap_channel_done_layer2_out_V_60) | ap_sync_reg_channel_write_layer2_out_V_60);

assign ap_sync_channel_write_layer2_out_V_61 = ((layer2_out_V_61_full_n & ap_channel_done_layer2_out_V_61) | ap_sync_reg_channel_write_layer2_out_V_61);

assign ap_sync_channel_write_layer2_out_V_62 = ((layer2_out_V_62_full_n & ap_channel_done_layer2_out_V_62) | ap_sync_reg_channel_write_layer2_out_V_62);

assign ap_sync_channel_write_layer2_out_V_63 = ((layer2_out_V_63_full_n & ap_channel_done_layer2_out_V_63) | ap_sync_reg_channel_write_layer2_out_V_63);

assign ap_sync_channel_write_layer2_out_V_7 = ((layer2_out_V_7_full_n & ap_channel_done_layer2_out_V_7) | ap_sync_reg_channel_write_layer2_out_V_7);

assign ap_sync_channel_write_layer2_out_V_8 = ((layer2_out_V_8_full_n & ap_channel_done_layer2_out_V_8) | ap_sync_reg_channel_write_layer2_out_V_8);

assign ap_sync_channel_write_layer2_out_V_9 = ((layer2_out_V_9_full_n & ap_channel_done_layer2_out_V_9) | ap_sync_reg_channel_write_layer2_out_V_9);

assign ap_sync_channel_write_layer4_out_V = ((layer4_out_V_full_n & ap_channel_done_layer4_out_V) | ap_sync_reg_channel_write_layer4_out_V);

assign ap_sync_channel_write_layer4_out_V_1 = ((layer4_out_V_1_full_n & ap_channel_done_layer4_out_V_1) | ap_sync_reg_channel_write_layer4_out_V_1);

assign ap_sync_channel_write_layer4_out_V_10 = ((layer4_out_V_10_full_n & ap_channel_done_layer4_out_V_10) | ap_sync_reg_channel_write_layer4_out_V_10);

assign ap_sync_channel_write_layer4_out_V_11 = ((layer4_out_V_11_full_n & ap_channel_done_layer4_out_V_11) | ap_sync_reg_channel_write_layer4_out_V_11);

assign ap_sync_channel_write_layer4_out_V_12 = ((layer4_out_V_12_full_n & ap_channel_done_layer4_out_V_12) | ap_sync_reg_channel_write_layer4_out_V_12);

assign ap_sync_channel_write_layer4_out_V_13 = ((layer4_out_V_13_full_n & ap_channel_done_layer4_out_V_13) | ap_sync_reg_channel_write_layer4_out_V_13);

assign ap_sync_channel_write_layer4_out_V_14 = ((layer4_out_V_14_full_n & ap_channel_done_layer4_out_V_14) | ap_sync_reg_channel_write_layer4_out_V_14);

assign ap_sync_channel_write_layer4_out_V_15 = ((layer4_out_V_15_full_n & ap_channel_done_layer4_out_V_15) | ap_sync_reg_channel_write_layer4_out_V_15);

assign ap_sync_channel_write_layer4_out_V_16 = ((layer4_out_V_16_full_n & ap_channel_done_layer4_out_V_16) | ap_sync_reg_channel_write_layer4_out_V_16);

assign ap_sync_channel_write_layer4_out_V_17 = ((layer4_out_V_17_full_n & ap_channel_done_layer4_out_V_17) | ap_sync_reg_channel_write_layer4_out_V_17);

assign ap_sync_channel_write_layer4_out_V_18 = ((layer4_out_V_18_full_n & ap_channel_done_layer4_out_V_18) | ap_sync_reg_channel_write_layer4_out_V_18);

assign ap_sync_channel_write_layer4_out_V_19 = ((layer4_out_V_19_full_n & ap_channel_done_layer4_out_V_19) | ap_sync_reg_channel_write_layer4_out_V_19);

assign ap_sync_channel_write_layer4_out_V_2 = ((layer4_out_V_2_full_n & ap_channel_done_layer4_out_V_2) | ap_sync_reg_channel_write_layer4_out_V_2);

assign ap_sync_channel_write_layer4_out_V_20 = ((layer4_out_V_20_full_n & ap_channel_done_layer4_out_V_20) | ap_sync_reg_channel_write_layer4_out_V_20);

assign ap_sync_channel_write_layer4_out_V_21 = ((layer4_out_V_21_full_n & ap_channel_done_layer4_out_V_21) | ap_sync_reg_channel_write_layer4_out_V_21);

assign ap_sync_channel_write_layer4_out_V_22 = ((layer4_out_V_22_full_n & ap_channel_done_layer4_out_V_22) | ap_sync_reg_channel_write_layer4_out_V_22);

assign ap_sync_channel_write_layer4_out_V_23 = ((layer4_out_V_23_full_n & ap_channel_done_layer4_out_V_23) | ap_sync_reg_channel_write_layer4_out_V_23);

assign ap_sync_channel_write_layer4_out_V_24 = ((layer4_out_V_24_full_n & ap_channel_done_layer4_out_V_24) | ap_sync_reg_channel_write_layer4_out_V_24);

assign ap_sync_channel_write_layer4_out_V_25 = ((layer4_out_V_25_full_n & ap_channel_done_layer4_out_V_25) | ap_sync_reg_channel_write_layer4_out_V_25);

assign ap_sync_channel_write_layer4_out_V_26 = ((layer4_out_V_26_full_n & ap_channel_done_layer4_out_V_26) | ap_sync_reg_channel_write_layer4_out_V_26);

assign ap_sync_channel_write_layer4_out_V_27 = ((layer4_out_V_27_full_n & ap_channel_done_layer4_out_V_27) | ap_sync_reg_channel_write_layer4_out_V_27);

assign ap_sync_channel_write_layer4_out_V_28 = ((layer4_out_V_28_full_n & ap_channel_done_layer4_out_V_28) | ap_sync_reg_channel_write_layer4_out_V_28);

assign ap_sync_channel_write_layer4_out_V_29 = ((layer4_out_V_29_full_n & ap_channel_done_layer4_out_V_29) | ap_sync_reg_channel_write_layer4_out_V_29);

assign ap_sync_channel_write_layer4_out_V_3 = ((layer4_out_V_3_full_n & ap_channel_done_layer4_out_V_3) | ap_sync_reg_channel_write_layer4_out_V_3);

assign ap_sync_channel_write_layer4_out_V_30 = ((layer4_out_V_30_full_n & ap_channel_done_layer4_out_V_30) | ap_sync_reg_channel_write_layer4_out_V_30);

assign ap_sync_channel_write_layer4_out_V_31 = ((layer4_out_V_31_full_n & ap_channel_done_layer4_out_V_31) | ap_sync_reg_channel_write_layer4_out_V_31);

assign ap_sync_channel_write_layer4_out_V_32 = ((layer4_out_V_32_full_n & ap_channel_done_layer4_out_V_32) | ap_sync_reg_channel_write_layer4_out_V_32);

assign ap_sync_channel_write_layer4_out_V_33 = ((layer4_out_V_33_full_n & ap_channel_done_layer4_out_V_33) | ap_sync_reg_channel_write_layer4_out_V_33);

assign ap_sync_channel_write_layer4_out_V_34 = ((layer4_out_V_34_full_n & ap_channel_done_layer4_out_V_34) | ap_sync_reg_channel_write_layer4_out_V_34);

assign ap_sync_channel_write_layer4_out_V_35 = ((layer4_out_V_35_full_n & ap_channel_done_layer4_out_V_35) | ap_sync_reg_channel_write_layer4_out_V_35);

assign ap_sync_channel_write_layer4_out_V_36 = ((layer4_out_V_36_full_n & ap_channel_done_layer4_out_V_36) | ap_sync_reg_channel_write_layer4_out_V_36);

assign ap_sync_channel_write_layer4_out_V_37 = ((layer4_out_V_37_full_n & ap_channel_done_layer4_out_V_37) | ap_sync_reg_channel_write_layer4_out_V_37);

assign ap_sync_channel_write_layer4_out_V_38 = ((layer4_out_V_38_full_n & ap_channel_done_layer4_out_V_38) | ap_sync_reg_channel_write_layer4_out_V_38);

assign ap_sync_channel_write_layer4_out_V_39 = ((layer4_out_V_39_full_n & ap_channel_done_layer4_out_V_39) | ap_sync_reg_channel_write_layer4_out_V_39);

assign ap_sync_channel_write_layer4_out_V_4 = ((layer4_out_V_4_full_n & ap_channel_done_layer4_out_V_4) | ap_sync_reg_channel_write_layer4_out_V_4);

assign ap_sync_channel_write_layer4_out_V_40 = ((layer4_out_V_40_full_n & ap_channel_done_layer4_out_V_40) | ap_sync_reg_channel_write_layer4_out_V_40);

assign ap_sync_channel_write_layer4_out_V_41 = ((layer4_out_V_41_full_n & ap_channel_done_layer4_out_V_41) | ap_sync_reg_channel_write_layer4_out_V_41);

assign ap_sync_channel_write_layer4_out_V_42 = ((layer4_out_V_42_full_n & ap_channel_done_layer4_out_V_42) | ap_sync_reg_channel_write_layer4_out_V_42);

assign ap_sync_channel_write_layer4_out_V_43 = ((layer4_out_V_43_full_n & ap_channel_done_layer4_out_V_43) | ap_sync_reg_channel_write_layer4_out_V_43);

assign ap_sync_channel_write_layer4_out_V_44 = ((layer4_out_V_44_full_n & ap_channel_done_layer4_out_V_44) | ap_sync_reg_channel_write_layer4_out_V_44);

assign ap_sync_channel_write_layer4_out_V_45 = ((layer4_out_V_45_full_n & ap_channel_done_layer4_out_V_45) | ap_sync_reg_channel_write_layer4_out_V_45);

assign ap_sync_channel_write_layer4_out_V_46 = ((layer4_out_V_46_full_n & ap_channel_done_layer4_out_V_46) | ap_sync_reg_channel_write_layer4_out_V_46);

assign ap_sync_channel_write_layer4_out_V_47 = ((layer4_out_V_47_full_n & ap_channel_done_layer4_out_V_47) | ap_sync_reg_channel_write_layer4_out_V_47);

assign ap_sync_channel_write_layer4_out_V_48 = ((layer4_out_V_48_full_n & ap_channel_done_layer4_out_V_48) | ap_sync_reg_channel_write_layer4_out_V_48);

assign ap_sync_channel_write_layer4_out_V_49 = ((layer4_out_V_49_full_n & ap_channel_done_layer4_out_V_49) | ap_sync_reg_channel_write_layer4_out_V_49);

assign ap_sync_channel_write_layer4_out_V_5 = ((layer4_out_V_5_full_n & ap_channel_done_layer4_out_V_5) | ap_sync_reg_channel_write_layer4_out_V_5);

assign ap_sync_channel_write_layer4_out_V_50 = ((layer4_out_V_50_full_n & ap_channel_done_layer4_out_V_50) | ap_sync_reg_channel_write_layer4_out_V_50);

assign ap_sync_channel_write_layer4_out_V_51 = ((layer4_out_V_51_full_n & ap_channel_done_layer4_out_V_51) | ap_sync_reg_channel_write_layer4_out_V_51);

assign ap_sync_channel_write_layer4_out_V_52 = ((layer4_out_V_52_full_n & ap_channel_done_layer4_out_V_52) | ap_sync_reg_channel_write_layer4_out_V_52);

assign ap_sync_channel_write_layer4_out_V_53 = ((layer4_out_V_53_full_n & ap_channel_done_layer4_out_V_53) | ap_sync_reg_channel_write_layer4_out_V_53);

assign ap_sync_channel_write_layer4_out_V_54 = ((layer4_out_V_54_full_n & ap_channel_done_layer4_out_V_54) | ap_sync_reg_channel_write_layer4_out_V_54);

assign ap_sync_channel_write_layer4_out_V_55 = ((layer4_out_V_55_full_n & ap_channel_done_layer4_out_V_55) | ap_sync_reg_channel_write_layer4_out_V_55);

assign ap_sync_channel_write_layer4_out_V_56 = ((layer4_out_V_56_full_n & ap_channel_done_layer4_out_V_56) | ap_sync_reg_channel_write_layer4_out_V_56);

assign ap_sync_channel_write_layer4_out_V_57 = ((layer4_out_V_57_full_n & ap_channel_done_layer4_out_V_57) | ap_sync_reg_channel_write_layer4_out_V_57);

assign ap_sync_channel_write_layer4_out_V_58 = ((layer4_out_V_58_full_n & ap_channel_done_layer4_out_V_58) | ap_sync_reg_channel_write_layer4_out_V_58);

assign ap_sync_channel_write_layer4_out_V_59 = ((layer4_out_V_59_full_n & ap_channel_done_layer4_out_V_59) | ap_sync_reg_channel_write_layer4_out_V_59);

assign ap_sync_channel_write_layer4_out_V_6 = ((layer4_out_V_6_full_n & ap_channel_done_layer4_out_V_6) | ap_sync_reg_channel_write_layer4_out_V_6);

assign ap_sync_channel_write_layer4_out_V_60 = ((layer4_out_V_60_full_n & ap_channel_done_layer4_out_V_60) | ap_sync_reg_channel_write_layer4_out_V_60);

assign ap_sync_channel_write_layer4_out_V_61 = ((layer4_out_V_61_full_n & ap_channel_done_layer4_out_V_61) | ap_sync_reg_channel_write_layer4_out_V_61);

assign ap_sync_channel_write_layer4_out_V_62 = ((layer4_out_V_62_full_n & ap_channel_done_layer4_out_V_62) | ap_sync_reg_channel_write_layer4_out_V_62);

assign ap_sync_channel_write_layer4_out_V_63 = ((layer4_out_V_63_full_n & ap_channel_done_layer4_out_V_63) | ap_sync_reg_channel_write_layer4_out_V_63);

assign ap_sync_channel_write_layer4_out_V_7 = ((layer4_out_V_7_full_n & ap_channel_done_layer4_out_V_7) | ap_sync_reg_channel_write_layer4_out_V_7);

assign ap_sync_channel_write_layer4_out_V_8 = ((layer4_out_V_8_full_n & ap_channel_done_layer4_out_V_8) | ap_sync_reg_channel_write_layer4_out_V_8);

assign ap_sync_channel_write_layer4_out_V_9 = ((layer4_out_V_9_full_n & ap_channel_done_layer4_out_V_9) | ap_sync_reg_channel_write_layer4_out_V_9);

assign ap_sync_channel_write_layer5_out_V = ((layer5_out_V_full_n & ap_channel_done_layer5_out_V) | ap_sync_reg_channel_write_layer5_out_V);

assign ap_sync_channel_write_layer5_out_V_1 = ((layer5_out_V_1_full_n & ap_channel_done_layer5_out_V_1) | ap_sync_reg_channel_write_layer5_out_V_1);

assign ap_sync_channel_write_layer5_out_V_10 = ((layer5_out_V_10_full_n & ap_channel_done_layer5_out_V_10) | ap_sync_reg_channel_write_layer5_out_V_10);

assign ap_sync_channel_write_layer5_out_V_11 = ((layer5_out_V_11_full_n & ap_channel_done_layer5_out_V_11) | ap_sync_reg_channel_write_layer5_out_V_11);

assign ap_sync_channel_write_layer5_out_V_12 = ((layer5_out_V_12_full_n & ap_channel_done_layer5_out_V_12) | ap_sync_reg_channel_write_layer5_out_V_12);

assign ap_sync_channel_write_layer5_out_V_13 = ((layer5_out_V_13_full_n & ap_channel_done_layer5_out_V_13) | ap_sync_reg_channel_write_layer5_out_V_13);

assign ap_sync_channel_write_layer5_out_V_14 = ((layer5_out_V_14_full_n & ap_channel_done_layer5_out_V_14) | ap_sync_reg_channel_write_layer5_out_V_14);

assign ap_sync_channel_write_layer5_out_V_15 = ((layer5_out_V_15_full_n & ap_channel_done_layer5_out_V_15) | ap_sync_reg_channel_write_layer5_out_V_15);

assign ap_sync_channel_write_layer5_out_V_16 = ((layer5_out_V_16_full_n & ap_channel_done_layer5_out_V_16) | ap_sync_reg_channel_write_layer5_out_V_16);

assign ap_sync_channel_write_layer5_out_V_17 = ((layer5_out_V_17_full_n & ap_channel_done_layer5_out_V_17) | ap_sync_reg_channel_write_layer5_out_V_17);

assign ap_sync_channel_write_layer5_out_V_18 = ((layer5_out_V_18_full_n & ap_channel_done_layer5_out_V_18) | ap_sync_reg_channel_write_layer5_out_V_18);

assign ap_sync_channel_write_layer5_out_V_19 = ((layer5_out_V_19_full_n & ap_channel_done_layer5_out_V_19) | ap_sync_reg_channel_write_layer5_out_V_19);

assign ap_sync_channel_write_layer5_out_V_2 = ((layer5_out_V_2_full_n & ap_channel_done_layer5_out_V_2) | ap_sync_reg_channel_write_layer5_out_V_2);

assign ap_sync_channel_write_layer5_out_V_20 = ((layer5_out_V_20_full_n & ap_channel_done_layer5_out_V_20) | ap_sync_reg_channel_write_layer5_out_V_20);

assign ap_sync_channel_write_layer5_out_V_21 = ((layer5_out_V_21_full_n & ap_channel_done_layer5_out_V_21) | ap_sync_reg_channel_write_layer5_out_V_21);

assign ap_sync_channel_write_layer5_out_V_22 = ((layer5_out_V_22_full_n & ap_channel_done_layer5_out_V_22) | ap_sync_reg_channel_write_layer5_out_V_22);

assign ap_sync_channel_write_layer5_out_V_23 = ((layer5_out_V_23_full_n & ap_channel_done_layer5_out_V_23) | ap_sync_reg_channel_write_layer5_out_V_23);

assign ap_sync_channel_write_layer5_out_V_24 = ((layer5_out_V_24_full_n & ap_channel_done_layer5_out_V_24) | ap_sync_reg_channel_write_layer5_out_V_24);

assign ap_sync_channel_write_layer5_out_V_25 = ((layer5_out_V_25_full_n & ap_channel_done_layer5_out_V_25) | ap_sync_reg_channel_write_layer5_out_V_25);

assign ap_sync_channel_write_layer5_out_V_26 = ((layer5_out_V_26_full_n & ap_channel_done_layer5_out_V_26) | ap_sync_reg_channel_write_layer5_out_V_26);

assign ap_sync_channel_write_layer5_out_V_27 = ((layer5_out_V_27_full_n & ap_channel_done_layer5_out_V_27) | ap_sync_reg_channel_write_layer5_out_V_27);

assign ap_sync_channel_write_layer5_out_V_28 = ((layer5_out_V_28_full_n & ap_channel_done_layer5_out_V_28) | ap_sync_reg_channel_write_layer5_out_V_28);

assign ap_sync_channel_write_layer5_out_V_29 = ((layer5_out_V_29_full_n & ap_channel_done_layer5_out_V_29) | ap_sync_reg_channel_write_layer5_out_V_29);

assign ap_sync_channel_write_layer5_out_V_3 = ((layer5_out_V_3_full_n & ap_channel_done_layer5_out_V_3) | ap_sync_reg_channel_write_layer5_out_V_3);

assign ap_sync_channel_write_layer5_out_V_30 = ((layer5_out_V_30_full_n & ap_channel_done_layer5_out_V_30) | ap_sync_reg_channel_write_layer5_out_V_30);

assign ap_sync_channel_write_layer5_out_V_31 = ((layer5_out_V_31_full_n & ap_channel_done_layer5_out_V_31) | ap_sync_reg_channel_write_layer5_out_V_31);

assign ap_sync_channel_write_layer5_out_V_4 = ((layer5_out_V_4_full_n & ap_channel_done_layer5_out_V_4) | ap_sync_reg_channel_write_layer5_out_V_4);

assign ap_sync_channel_write_layer5_out_V_5 = ((layer5_out_V_5_full_n & ap_channel_done_layer5_out_V_5) | ap_sync_reg_channel_write_layer5_out_V_5);

assign ap_sync_channel_write_layer5_out_V_6 = ((layer5_out_V_6_full_n & ap_channel_done_layer5_out_V_6) | ap_sync_reg_channel_write_layer5_out_V_6);

assign ap_sync_channel_write_layer5_out_V_7 = ((layer5_out_V_7_full_n & ap_channel_done_layer5_out_V_7) | ap_sync_reg_channel_write_layer5_out_V_7);

assign ap_sync_channel_write_layer5_out_V_8 = ((layer5_out_V_8_full_n & ap_channel_done_layer5_out_V_8) | ap_sync_reg_channel_write_layer5_out_V_8);

assign ap_sync_channel_write_layer5_out_V_9 = ((layer5_out_V_9_full_n & ap_channel_done_layer5_out_V_9) | ap_sync_reg_channel_write_layer5_out_V_9);

assign ap_sync_channel_write_layer6_out_V = ((layer6_out_V_full_n & ap_channel_done_layer6_out_V) | ap_sync_reg_channel_write_layer6_out_V);

assign ap_sync_channel_write_layer6_out_V_1 = ((layer6_out_V_1_full_n & ap_channel_done_layer6_out_V_1) | ap_sync_reg_channel_write_layer6_out_V_1);

assign ap_sync_channel_write_layer6_out_V_10 = ((layer6_out_V_10_full_n & ap_channel_done_layer6_out_V_10) | ap_sync_reg_channel_write_layer6_out_V_10);

assign ap_sync_channel_write_layer6_out_V_11 = ((layer6_out_V_11_full_n & ap_channel_done_layer6_out_V_11) | ap_sync_reg_channel_write_layer6_out_V_11);

assign ap_sync_channel_write_layer6_out_V_12 = ((layer6_out_V_12_full_n & ap_channel_done_layer6_out_V_12) | ap_sync_reg_channel_write_layer6_out_V_12);

assign ap_sync_channel_write_layer6_out_V_13 = ((layer6_out_V_13_full_n & ap_channel_done_layer6_out_V_13) | ap_sync_reg_channel_write_layer6_out_V_13);

assign ap_sync_channel_write_layer6_out_V_14 = ((layer6_out_V_14_full_n & ap_channel_done_layer6_out_V_14) | ap_sync_reg_channel_write_layer6_out_V_14);

assign ap_sync_channel_write_layer6_out_V_15 = ((layer6_out_V_15_full_n & ap_channel_done_layer6_out_V_15) | ap_sync_reg_channel_write_layer6_out_V_15);

assign ap_sync_channel_write_layer6_out_V_16 = ((layer6_out_V_16_full_n & ap_channel_done_layer6_out_V_16) | ap_sync_reg_channel_write_layer6_out_V_16);

assign ap_sync_channel_write_layer6_out_V_17 = ((layer6_out_V_17_full_n & ap_channel_done_layer6_out_V_17) | ap_sync_reg_channel_write_layer6_out_V_17);

assign ap_sync_channel_write_layer6_out_V_18 = ((layer6_out_V_18_full_n & ap_channel_done_layer6_out_V_18) | ap_sync_reg_channel_write_layer6_out_V_18);

assign ap_sync_channel_write_layer6_out_V_19 = ((layer6_out_V_19_full_n & ap_channel_done_layer6_out_V_19) | ap_sync_reg_channel_write_layer6_out_V_19);

assign ap_sync_channel_write_layer6_out_V_2 = ((layer6_out_V_2_full_n & ap_channel_done_layer6_out_V_2) | ap_sync_reg_channel_write_layer6_out_V_2);

assign ap_sync_channel_write_layer6_out_V_20 = ((layer6_out_V_20_full_n & ap_channel_done_layer6_out_V_20) | ap_sync_reg_channel_write_layer6_out_V_20);

assign ap_sync_channel_write_layer6_out_V_21 = ((layer6_out_V_21_full_n & ap_channel_done_layer6_out_V_21) | ap_sync_reg_channel_write_layer6_out_V_21);

assign ap_sync_channel_write_layer6_out_V_22 = ((layer6_out_V_22_full_n & ap_channel_done_layer6_out_V_22) | ap_sync_reg_channel_write_layer6_out_V_22);

assign ap_sync_channel_write_layer6_out_V_23 = ((layer6_out_V_23_full_n & ap_channel_done_layer6_out_V_23) | ap_sync_reg_channel_write_layer6_out_V_23);

assign ap_sync_channel_write_layer6_out_V_24 = ((layer6_out_V_24_full_n & ap_channel_done_layer6_out_V_24) | ap_sync_reg_channel_write_layer6_out_V_24);

assign ap_sync_channel_write_layer6_out_V_25 = ((layer6_out_V_25_full_n & ap_channel_done_layer6_out_V_25) | ap_sync_reg_channel_write_layer6_out_V_25);

assign ap_sync_channel_write_layer6_out_V_26 = ((layer6_out_V_26_full_n & ap_channel_done_layer6_out_V_26) | ap_sync_reg_channel_write_layer6_out_V_26);

assign ap_sync_channel_write_layer6_out_V_27 = ((layer6_out_V_27_full_n & ap_channel_done_layer6_out_V_27) | ap_sync_reg_channel_write_layer6_out_V_27);

assign ap_sync_channel_write_layer6_out_V_28 = ((layer6_out_V_28_full_n & ap_channel_done_layer6_out_V_28) | ap_sync_reg_channel_write_layer6_out_V_28);

assign ap_sync_channel_write_layer6_out_V_29 = ((layer6_out_V_29_full_n & ap_channel_done_layer6_out_V_29) | ap_sync_reg_channel_write_layer6_out_V_29);

assign ap_sync_channel_write_layer6_out_V_3 = ((layer6_out_V_3_full_n & ap_channel_done_layer6_out_V_3) | ap_sync_reg_channel_write_layer6_out_V_3);

assign ap_sync_channel_write_layer6_out_V_30 = ((layer6_out_V_30_full_n & ap_channel_done_layer6_out_V_30) | ap_sync_reg_channel_write_layer6_out_V_30);

assign ap_sync_channel_write_layer6_out_V_31 = ((layer6_out_V_31_full_n & ap_channel_done_layer6_out_V_31) | ap_sync_reg_channel_write_layer6_out_V_31);

assign ap_sync_channel_write_layer6_out_V_4 = ((layer6_out_V_4_full_n & ap_channel_done_layer6_out_V_4) | ap_sync_reg_channel_write_layer6_out_V_4);

assign ap_sync_channel_write_layer6_out_V_5 = ((layer6_out_V_5_full_n & ap_channel_done_layer6_out_V_5) | ap_sync_reg_channel_write_layer6_out_V_5);

assign ap_sync_channel_write_layer6_out_V_6 = ((layer6_out_V_6_full_n & ap_channel_done_layer6_out_V_6) | ap_sync_reg_channel_write_layer6_out_V_6);

assign ap_sync_channel_write_layer6_out_V_7 = ((layer6_out_V_7_full_n & ap_channel_done_layer6_out_V_7) | ap_sync_reg_channel_write_layer6_out_V_7);

assign ap_sync_channel_write_layer6_out_V_8 = ((layer6_out_V_8_full_n & ap_channel_done_layer6_out_V_8) | ap_sync_reg_channel_write_layer6_out_V_8);

assign ap_sync_channel_write_layer6_out_V_9 = ((layer6_out_V_9_full_n & ap_channel_done_layer6_out_V_9) | ap_sync_reg_channel_write_layer6_out_V_9);

assign ap_sync_channel_write_layer8_out_V = ((layer8_out_V_full_n & ap_channel_done_layer8_out_V) | ap_sync_reg_channel_write_layer8_out_V);

assign ap_sync_channel_write_layer8_out_V_1 = ((layer8_out_V_1_full_n & ap_channel_done_layer8_out_V_1) | ap_sync_reg_channel_write_layer8_out_V_1);

assign ap_sync_channel_write_layer8_out_V_10 = ((layer8_out_V_10_full_n & ap_channel_done_layer8_out_V_10) | ap_sync_reg_channel_write_layer8_out_V_10);

assign ap_sync_channel_write_layer8_out_V_11 = ((layer8_out_V_11_full_n & ap_channel_done_layer8_out_V_11) | ap_sync_reg_channel_write_layer8_out_V_11);

assign ap_sync_channel_write_layer8_out_V_12 = ((layer8_out_V_12_full_n & ap_channel_done_layer8_out_V_12) | ap_sync_reg_channel_write_layer8_out_V_12);

assign ap_sync_channel_write_layer8_out_V_13 = ((layer8_out_V_13_full_n & ap_channel_done_layer8_out_V_13) | ap_sync_reg_channel_write_layer8_out_V_13);

assign ap_sync_channel_write_layer8_out_V_14 = ((layer8_out_V_14_full_n & ap_channel_done_layer8_out_V_14) | ap_sync_reg_channel_write_layer8_out_V_14);

assign ap_sync_channel_write_layer8_out_V_15 = ((layer8_out_V_15_full_n & ap_channel_done_layer8_out_V_15) | ap_sync_reg_channel_write_layer8_out_V_15);

assign ap_sync_channel_write_layer8_out_V_16 = ((layer8_out_V_16_full_n & ap_channel_done_layer8_out_V_16) | ap_sync_reg_channel_write_layer8_out_V_16);

assign ap_sync_channel_write_layer8_out_V_17 = ((layer8_out_V_17_full_n & ap_channel_done_layer8_out_V_17) | ap_sync_reg_channel_write_layer8_out_V_17);

assign ap_sync_channel_write_layer8_out_V_18 = ((layer8_out_V_18_full_n & ap_channel_done_layer8_out_V_18) | ap_sync_reg_channel_write_layer8_out_V_18);

assign ap_sync_channel_write_layer8_out_V_19 = ((layer8_out_V_19_full_n & ap_channel_done_layer8_out_V_19) | ap_sync_reg_channel_write_layer8_out_V_19);

assign ap_sync_channel_write_layer8_out_V_2 = ((layer8_out_V_2_full_n & ap_channel_done_layer8_out_V_2) | ap_sync_reg_channel_write_layer8_out_V_2);

assign ap_sync_channel_write_layer8_out_V_20 = ((layer8_out_V_20_full_n & ap_channel_done_layer8_out_V_20) | ap_sync_reg_channel_write_layer8_out_V_20);

assign ap_sync_channel_write_layer8_out_V_21 = ((layer8_out_V_21_full_n & ap_channel_done_layer8_out_V_21) | ap_sync_reg_channel_write_layer8_out_V_21);

assign ap_sync_channel_write_layer8_out_V_22 = ((layer8_out_V_22_full_n & ap_channel_done_layer8_out_V_22) | ap_sync_reg_channel_write_layer8_out_V_22);

assign ap_sync_channel_write_layer8_out_V_23 = ((layer8_out_V_23_full_n & ap_channel_done_layer8_out_V_23) | ap_sync_reg_channel_write_layer8_out_V_23);

assign ap_sync_channel_write_layer8_out_V_24 = ((layer8_out_V_24_full_n & ap_channel_done_layer8_out_V_24) | ap_sync_reg_channel_write_layer8_out_V_24);

assign ap_sync_channel_write_layer8_out_V_25 = ((layer8_out_V_25_full_n & ap_channel_done_layer8_out_V_25) | ap_sync_reg_channel_write_layer8_out_V_25);

assign ap_sync_channel_write_layer8_out_V_26 = ((layer8_out_V_26_full_n & ap_channel_done_layer8_out_V_26) | ap_sync_reg_channel_write_layer8_out_V_26);

assign ap_sync_channel_write_layer8_out_V_27 = ((layer8_out_V_27_full_n & ap_channel_done_layer8_out_V_27) | ap_sync_reg_channel_write_layer8_out_V_27);

assign ap_sync_channel_write_layer8_out_V_28 = ((layer8_out_V_28_full_n & ap_channel_done_layer8_out_V_28) | ap_sync_reg_channel_write_layer8_out_V_28);

assign ap_sync_channel_write_layer8_out_V_29 = ((layer8_out_V_29_full_n & ap_channel_done_layer8_out_V_29) | ap_sync_reg_channel_write_layer8_out_V_29);

assign ap_sync_channel_write_layer8_out_V_3 = ((layer8_out_V_3_full_n & ap_channel_done_layer8_out_V_3) | ap_sync_reg_channel_write_layer8_out_V_3);

assign ap_sync_channel_write_layer8_out_V_30 = ((layer8_out_V_30_full_n & ap_channel_done_layer8_out_V_30) | ap_sync_reg_channel_write_layer8_out_V_30);

assign ap_sync_channel_write_layer8_out_V_31 = ((layer8_out_V_31_full_n & ap_channel_done_layer8_out_V_31) | ap_sync_reg_channel_write_layer8_out_V_31);

assign ap_sync_channel_write_layer8_out_V_4 = ((layer8_out_V_4_full_n & ap_channel_done_layer8_out_V_4) | ap_sync_reg_channel_write_layer8_out_V_4);

assign ap_sync_channel_write_layer8_out_V_5 = ((layer8_out_V_5_full_n & ap_channel_done_layer8_out_V_5) | ap_sync_reg_channel_write_layer8_out_V_5);

assign ap_sync_channel_write_layer8_out_V_6 = ((layer8_out_V_6_full_n & ap_channel_done_layer8_out_V_6) | ap_sync_reg_channel_write_layer8_out_V_6);

assign ap_sync_channel_write_layer8_out_V_7 = ((layer8_out_V_7_full_n & ap_channel_done_layer8_out_V_7) | ap_sync_reg_channel_write_layer8_out_V_7);

assign ap_sync_channel_write_layer8_out_V_8 = ((layer8_out_V_8_full_n & ap_channel_done_layer8_out_V_8) | ap_sync_reg_channel_write_layer8_out_V_8);

assign ap_sync_channel_write_layer8_out_V_9 = ((layer8_out_V_9_full_n & ap_channel_done_layer8_out_V_9) | ap_sync_reg_channel_write_layer8_out_V_9);

assign ap_sync_channel_write_layer9_out_V = ((layer9_out_V_full_n & ap_channel_done_layer9_out_V) | ap_sync_reg_channel_write_layer9_out_V);

assign ap_sync_channel_write_layer9_out_V_1 = ((layer9_out_V_1_full_n & ap_channel_done_layer9_out_V_1) | ap_sync_reg_channel_write_layer9_out_V_1);

assign ap_sync_channel_write_layer9_out_V_10 = ((layer9_out_V_10_full_n & ap_channel_done_layer9_out_V_10) | ap_sync_reg_channel_write_layer9_out_V_10);

assign ap_sync_channel_write_layer9_out_V_11 = ((layer9_out_V_11_full_n & ap_channel_done_layer9_out_V_11) | ap_sync_reg_channel_write_layer9_out_V_11);

assign ap_sync_channel_write_layer9_out_V_12 = ((layer9_out_V_12_full_n & ap_channel_done_layer9_out_V_12) | ap_sync_reg_channel_write_layer9_out_V_12);

assign ap_sync_channel_write_layer9_out_V_13 = ((layer9_out_V_13_full_n & ap_channel_done_layer9_out_V_13) | ap_sync_reg_channel_write_layer9_out_V_13);

assign ap_sync_channel_write_layer9_out_V_14 = ((layer9_out_V_14_full_n & ap_channel_done_layer9_out_V_14) | ap_sync_reg_channel_write_layer9_out_V_14);

assign ap_sync_channel_write_layer9_out_V_15 = ((layer9_out_V_15_full_n & ap_channel_done_layer9_out_V_15) | ap_sync_reg_channel_write_layer9_out_V_15);

assign ap_sync_channel_write_layer9_out_V_2 = ((layer9_out_V_2_full_n & ap_channel_done_layer9_out_V_2) | ap_sync_reg_channel_write_layer9_out_V_2);

assign ap_sync_channel_write_layer9_out_V_3 = ((layer9_out_V_3_full_n & ap_channel_done_layer9_out_V_3) | ap_sync_reg_channel_write_layer9_out_V_3);

assign ap_sync_channel_write_layer9_out_V_4 = ((layer9_out_V_4_full_n & ap_channel_done_layer9_out_V_4) | ap_sync_reg_channel_write_layer9_out_V_4);

assign ap_sync_channel_write_layer9_out_V_5 = ((layer9_out_V_5_full_n & ap_channel_done_layer9_out_V_5) | ap_sync_reg_channel_write_layer9_out_V_5);

assign ap_sync_channel_write_layer9_out_V_6 = ((layer9_out_V_6_full_n & ap_channel_done_layer9_out_V_6) | ap_sync_reg_channel_write_layer9_out_V_6);

assign ap_sync_channel_write_layer9_out_V_7 = ((layer9_out_V_7_full_n & ap_channel_done_layer9_out_V_7) | ap_sync_reg_channel_write_layer9_out_V_7);

assign ap_sync_channel_write_layer9_out_V_8 = ((layer9_out_V_8_full_n & ap_channel_done_layer9_out_V_8) | ap_sync_reg_channel_write_layer9_out_V_8);

assign ap_sync_channel_write_layer9_out_V_9 = ((layer9_out_V_9_full_n & ap_channel_done_layer9_out_V_9) | ap_sync_reg_channel_write_layer9_out_V_9);

assign conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue = (ap_sync_channel_write_layer10_out_V_9 & ap_sync_channel_write_layer10_out_V_8 & ap_sync_channel_write_layer10_out_V_7 & ap_sync_channel_write_layer10_out_V_6 & ap_sync_channel_write_layer10_out_V_5 & ap_sync_channel_write_layer10_out_V_4 & ap_sync_channel_write_layer10_out_V_3 & ap_sync_channel_write_layer10_out_V_23 & ap_sync_channel_write_layer10_out_V_22 & ap_sync_channel_write_layer10_out_V_21 & ap_sync_channel_write_layer10_out_V_20 & ap_sync_channel_write_layer10_out_V_2 & ap_sync_channel_write_layer10_out_V_19 & ap_sync_channel_write_layer10_out_V_18 & ap_sync_channel_write_layer10_out_V_17 & ap_sync_channel_write_layer10_out_V_16 & ap_sync_channel_write_layer10_out_V_15 & ap_sync_channel_write_layer10_out_V_14 & ap_sync_channel_write_layer10_out_V_13 & ap_sync_channel_write_layer10_out_V_12 & ap_sync_channel_write_layer10_out_V_11 & ap_sync_channel_write_layer10_out_V_10 & ap_sync_channel_write_layer10_out_V_1 & ap_sync_channel_write_layer10_out_V);

assign conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_start = (layer9_out_V_empty_n & layer9_out_V_9_empty_n & layer9_out_V_8_empty_n & layer9_out_V_7_empty_n & layer9_out_V_6_empty_n & layer9_out_V_5_empty_n & layer9_out_V_4_empty_n & layer9_out_V_3_empty_n & layer9_out_V_2_empty_n & layer9_out_V_1_empty_n & layer9_out_V_15_empty_n & layer9_out_V_14_empty_n & layer9_out_V_13_empty_n & layer9_out_V_12_empty_n & layer9_out_V_11_empty_n & layer9_out_V_10_empty_n);

assign conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue = (ap_sync_channel_write_layer2_out_V_9 & ap_sync_channel_write_layer2_out_V_8 & ap_sync_channel_write_layer2_out_V_7 & ap_sync_channel_write_layer2_out_V_63 & ap_sync_channel_write_layer2_out_V_62 & ap_sync_channel_write_layer2_out_V_61 & ap_sync_channel_write_layer2_out_V_60 & ap_sync_channel_write_layer2_out_V_6 & ap_sync_channel_write_layer2_out_V_59 & ap_sync_channel_write_layer2_out_V_58 & ap_sync_channel_write_layer2_out_V_57 & ap_sync_channel_write_layer2_out_V_56 & ap_sync_channel_write_layer2_out_V_55 & ap_sync_channel_write_layer2_out_V_54 & ap_sync_channel_write_layer2_out_V_53 & ap_sync_channel_write_layer2_out_V_52 & ap_sync_channel_write_layer2_out_V_51 & ap_sync_channel_write_layer2_out_V_50 & ap_sync_channel_write_layer2_out_V_5 & ap_sync_channel_write_layer2_out_V_49 & ap_sync_channel_write_layer2_out_V_48 & ap_sync_channel_write_layer2_out_V_47 & ap_sync_channel_write_layer2_out_V_46 & ap_sync_channel_write_layer2_out_V_45 & ap_sync_channel_write_layer2_out_V_44 & ap_sync_channel_write_layer2_out_V_43 & ap_sync_channel_write_layer2_out_V_42 & ap_sync_channel_write_layer2_out_V_41 & ap_sync_channel_write_layer2_out_V_40 & ap_sync_channel_write_layer2_out_V_4 & ap_sync_channel_write_layer2_out_V_39 & ap_sync_channel_write_layer2_out_V_38 & ap_sync_channel_write_layer2_out_V_37 & ap_sync_channel_write_layer2_out_V_36 & ap_sync_channel_write_layer2_out_V_35 & ap_sync_channel_write_layer2_out_V_34 & ap_sync_channel_write_layer2_out_V_33 & ap_sync_channel_write_layer2_out_V_32 & ap_sync_channel_write_layer2_out_V_31 & ap_sync_channel_write_layer2_out_V_30 & ap_sync_channel_write_layer2_out_V_3 & ap_sync_channel_write_layer2_out_V_29 & ap_sync_channel_write_layer2_out_V_28 & ap_sync_channel_write_layer2_out_V_27 & ap_sync_channel_write_layer2_out_V_26 & ap_sync_channel_write_layer2_out_V_25 & ap_sync_channel_write_layer2_out_V_24 & ap_sync_channel_write_layer2_out_V_23 & ap_sync_channel_write_layer2_out_V_22 & ap_sync_channel_write_layer2_out_V_21 & ap_sync_channel_write_layer2_out_V_20 & ap_sync_channel_write_layer2_out_V_2 & ap_sync_channel_write_layer2_out_V_19 & ap_sync_channel_write_layer2_out_V_18 & ap_sync_channel_write_layer2_out_V_17 & ap_sync_channel_write_layer2_out_V_16 & ap_sync_channel_write_layer2_out_V_15 & ap_sync_channel_write_layer2_out_V_14 & ap_sync_channel_write_layer2_out_V_13 & ap_sync_channel_write_layer2_out_V_12 & ap_sync_channel_write_layer2_out_V_11 & ap_sync_channel_write_layer2_out_V_10 & ap_sync_channel_write_layer2_out_V_1 & ap_sync_channel_write_layer2_out_V);

assign conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_start = ap_start;

assign conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_in_buf_write = 1'b0;

assign conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue = (ap_sync_channel_write_layer6_out_V_9 & ap_sync_channel_write_layer6_out_V_8 & ap_sync_channel_write_layer6_out_V_7 & ap_sync_channel_write_layer6_out_V_6 & ap_sync_channel_write_layer6_out_V_5 & ap_sync_channel_write_layer6_out_V_4 & ap_sync_channel_write_layer6_out_V_31 & ap_sync_channel_write_layer6_out_V_30 & ap_sync_channel_write_layer6_out_V_3 & ap_sync_channel_write_layer6_out_V_29 & ap_sync_channel_write_layer6_out_V_28 & ap_sync_channel_write_layer6_out_V_27 & ap_sync_channel_write_layer6_out_V_26 & ap_sync_channel_write_layer6_out_V_25 & ap_sync_channel_write_layer6_out_V_24 & ap_sync_channel_write_layer6_out_V_23 & ap_sync_channel_write_layer6_out_V_22 & ap_sync_channel_write_layer6_out_V_21 & ap_sync_channel_write_layer6_out_V_20 & ap_sync_channel_write_layer6_out_V_2 & ap_sync_channel_write_layer6_out_V_19 & ap_sync_channel_write_layer6_out_V_18 & ap_sync_channel_write_layer6_out_V_17 & ap_sync_channel_write_layer6_out_V_16 & ap_sync_channel_write_layer6_out_V_15 & ap_sync_channel_write_layer6_out_V_14 & ap_sync_channel_write_layer6_out_V_13 & ap_sync_channel_write_layer6_out_V_12 & ap_sync_channel_write_layer6_out_V_11 & ap_sync_channel_write_layer6_out_V_10 & ap_sync_channel_write_layer6_out_V_1 & ap_sync_channel_write_layer6_out_V);

assign conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_start = (layer5_out_V_empty_n & layer5_out_V_9_empty_n & layer5_out_V_8_empty_n & layer5_out_V_7_empty_n & layer5_out_V_6_empty_n & layer5_out_V_5_empty_n & layer5_out_V_4_empty_n & layer5_out_V_3_empty_n & layer5_out_V_31_empty_n & layer5_out_V_30_empty_n & layer5_out_V_2_empty_n & layer5_out_V_29_empty_n & layer5_out_V_28_empty_n & layer5_out_V_27_empty_n & layer5_out_V_26_empty_n & layer5_out_V_25_empty_n & layer5_out_V_24_empty_n & layer5_out_V_23_empty_n & layer5_out_V_22_empty_n & layer5_out_V_21_empty_n & layer5_out_V_20_empty_n & layer5_out_V_1_empty_n & layer5_out_V_19_empty_n & layer5_out_V_18_empty_n & layer5_out_V_17_empty_n & layer5_out_V_16_empty_n & layer5_out_V_15_empty_n & layer5_out_V_14_empty_n & layer5_out_V_13_empty_n & layer5_out_V_12_empty_n & layer5_out_V_11_empty_n & layer5_out_V_10_empty_n);

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_continue = (ap_sync_channel_write_layer15_out_V_9 & ap_sync_channel_write_layer15_out_V_8 & ap_sync_channel_write_layer15_out_V_7 & ap_sync_channel_write_layer15_out_V_6 & ap_sync_channel_write_layer15_out_V_5 & ap_sync_channel_write_layer15_out_V_4 & ap_sync_channel_write_layer15_out_V_3 & ap_sync_channel_write_layer15_out_V_2 & ap_sync_channel_write_layer15_out_V_1 & ap_sync_channel_write_layer15_out_V);

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_U0_ap_start = (layer13_out_V_empty_n & layer13_out_V_9_empty_n & layer13_out_V_8_empty_n & layer13_out_V_7_empty_n & layer13_out_V_6_empty_n & layer13_out_V_5_empty_n & layer13_out_V_4_empty_n & layer13_out_V_3_empty_n & layer13_out_V_2_empty_n & layer13_out_V_1_empty_n & layer13_out_V_11_empty_n & layer13_out_V_10_empty_n);

assign dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_continue = (ap_sync_channel_write_layer19_out_V_9 & ap_sync_channel_write_layer19_out_V_8 & ap_sync_channel_write_layer19_out_V_7 & ap_sync_channel_write_layer19_out_V_6 & ap_sync_channel_write_layer19_out_V_5 & ap_sync_channel_write_layer19_out_V_4 & ap_sync_channel_write_layer19_out_V_3 & ap_sync_channel_write_layer19_out_V_2 & ap_sync_channel_write_layer19_out_V_15 & ap_sync_channel_write_layer19_out_V_14 & ap_sync_channel_write_layer19_out_V_13 & ap_sync_channel_write_layer19_out_V_12 & ap_sync_channel_write_layer19_out_V_11 & ap_sync_channel_write_layer19_out_V_10 & ap_sync_channel_write_layer19_out_V_1 & ap_sync_channel_write_layer19_out_V);

assign dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_U0_ap_start = (layer18_out_V_empty_n & layer18_out_V_9_empty_n & layer18_out_V_8_empty_n & layer18_out_V_7_empty_n & layer18_out_V_6_empty_n & layer18_out_V_5_empty_n & layer18_out_V_4_empty_n & layer18_out_V_3_empty_n & layer18_out_V_2_empty_n & layer18_out_V_1_empty_n);

assign dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_continue = ap_continue;

assign dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_ap_start = (layer22_out_V_empty_n & layer22_out_V_9_empty_n & layer22_out_V_8_empty_n & layer22_out_V_7_empty_n & layer22_out_V_6_empty_n & layer22_out_V_5_empty_n & layer22_out_V_4_empty_n & layer22_out_V_3_empty_n & layer22_out_V_2_empty_n & layer22_out_V_1_empty_n & layer22_out_V_15_empty_n & layer22_out_V_14_empty_n & layer22_out_V_13_empty_n & layer22_out_V_12_empty_n & layer22_out_V_11_empty_n & layer22_out_V_10_empty_n);

assign dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_out_buf_write = 1'b0;

assign in_buf_address0 = conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_in_buf_address0;

assign in_buf_address1 = 13'd0;

assign in_buf_ce0 = conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_in_buf_ce0;

assign in_buf_ce1 = 1'b0;

assign in_buf_d0 = 128'd0;

assign in_buf_d1 = 128'd0;

assign in_buf_read = conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_in_buf_write;

assign in_buf_we0 = 1'b0;

assign in_buf_we1 = 1'b0;

assign normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_continue = (ap_sync_channel_write_layer17_out_V_9 & ap_sync_channel_write_layer17_out_V_8 & ap_sync_channel_write_layer17_out_V_7 & ap_sync_channel_write_layer17_out_V_6 & ap_sync_channel_write_layer17_out_V_5 & ap_sync_channel_write_layer17_out_V_4 & ap_sync_channel_write_layer17_out_V_3 & ap_sync_channel_write_layer17_out_V_2 & ap_sync_channel_write_layer17_out_V_1 & ap_sync_channel_write_layer17_out_V);

assign normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0_ap_start = (layer15_out_V_empty_n & layer15_out_V_9_empty_n & layer15_out_V_8_empty_n & layer15_out_V_7_empty_n & layer15_out_V_6_empty_n & layer15_out_V_5_empty_n & layer15_out_V_4_empty_n & layer15_out_V_3_empty_n & layer15_out_V_2_empty_n & layer15_out_V_1_empty_n);

assign normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_continue = (ap_sync_channel_write_layer21_out_V_9 & ap_sync_channel_write_layer21_out_V_8 & ap_sync_channel_write_layer21_out_V_7 & ap_sync_channel_write_layer21_out_V_6 & ap_sync_channel_write_layer21_out_V_5 & ap_sync_channel_write_layer21_out_V_4 & ap_sync_channel_write_layer21_out_V_3 & ap_sync_channel_write_layer21_out_V_2 & ap_sync_channel_write_layer21_out_V_15 & ap_sync_channel_write_layer21_out_V_14 & ap_sync_channel_write_layer21_out_V_13 & ap_sync_channel_write_layer21_out_V_12 & ap_sync_channel_write_layer21_out_V_11 & ap_sync_channel_write_layer21_out_V_10 & ap_sync_channel_write_layer21_out_V_1 & ap_sync_channel_write_layer21_out_V);

assign normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_U0_ap_start = (layer19_out_V_empty_n & layer19_out_V_9_empty_n & layer19_out_V_8_empty_n & layer19_out_V_7_empty_n & layer19_out_V_6_empty_n & layer19_out_V_5_empty_n & layer19_out_V_4_empty_n & layer19_out_V_3_empty_n & layer19_out_V_2_empty_n & layer19_out_V_1_empty_n & layer19_out_V_15_empty_n & layer19_out_V_14_empty_n & layer19_out_V_13_empty_n & layer19_out_V_12_empty_n & layer19_out_V_11_empty_n & layer19_out_V_10_empty_n);

assign out_buf_address0 = dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_out_buf_address0;

assign out_buf_address1 = 13'd0;

assign out_buf_ce0 = dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_out_buf_ce0;

assign out_buf_ce1 = 1'b0;

assign out_buf_d0 = dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_out_buf_d0;

assign out_buf_d1 = 15'd0;

assign out_buf_we0 = dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_out_buf_we0;

assign out_buf_we1 = 1'b0;

assign out_buf_write = dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_U0_out_buf_write;

assign pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_continue = (ap_sync_channel_write_layer13_out_V_9 & ap_sync_channel_write_layer13_out_V_8 & ap_sync_channel_write_layer13_out_V_7 & ap_sync_channel_write_layer13_out_V_6 & ap_sync_channel_write_layer13_out_V_5 & ap_sync_channel_write_layer13_out_V_4 & ap_sync_channel_write_layer13_out_V_3 & ap_sync_channel_write_layer13_out_V_2 & ap_sync_channel_write_layer13_out_V_11 & ap_sync_channel_write_layer13_out_V_10 & ap_sync_channel_write_layer13_out_V_1 & ap_sync_channel_write_layer13_out_V);

assign pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config13_U0_ap_start = (layer12_out_V_empty_n & layer12_out_V_9_empty_n & layer12_out_V_8_empty_n & layer12_out_V_7_empty_n & layer12_out_V_6_empty_n & layer12_out_V_5_empty_n & layer12_out_V_4_empty_n & layer12_out_V_3_empty_n & layer12_out_V_2_empty_n & layer12_out_V_23_empty_n & layer12_out_V_22_empty_n & layer12_out_V_21_empty_n & layer12_out_V_20_empty_n & layer12_out_V_1_empty_n & layer12_out_V_19_empty_n & layer12_out_V_18_empty_n & layer12_out_V_17_empty_n & layer12_out_V_16_empty_n & layer12_out_V_15_empty_n & layer12_out_V_14_empty_n & layer12_out_V_13_empty_n & layer12_out_V_12_empty_n & layer12_out_V_11_empty_n & layer12_out_V_10_empty_n);

assign pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue = (ap_sync_channel_write_layer5_out_V_9 & ap_sync_channel_write_layer5_out_V_8 & ap_sync_channel_write_layer5_out_V_7 & ap_sync_channel_write_layer5_out_V_6 & ap_sync_channel_write_layer5_out_V_5 & ap_sync_channel_write_layer5_out_V_4 & ap_sync_channel_write_layer5_out_V_31 & ap_sync_channel_write_layer5_out_V_30 & ap_sync_channel_write_layer5_out_V_3 & ap_sync_channel_write_layer5_out_V_29 & ap_sync_channel_write_layer5_out_V_28 & ap_sync_channel_write_layer5_out_V_27 & ap_sync_channel_write_layer5_out_V_26 & ap_sync_channel_write_layer5_out_V_25 & ap_sync_channel_write_layer5_out_V_24 & ap_sync_channel_write_layer5_out_V_23 & ap_sync_channel_write_layer5_out_V_22 & ap_sync_channel_write_layer5_out_V_21 & ap_sync_channel_write_layer5_out_V_20 & ap_sync_channel_write_layer5_out_V_2 & ap_sync_channel_write_layer5_out_V_19 & ap_sync_channel_write_layer5_out_V_18 & ap_sync_channel_write_layer5_out_V_17 & ap_sync_channel_write_layer5_out_V_16 & ap_sync_channel_write_layer5_out_V_15 & ap_sync_channel_write_layer5_out_V_14 & ap_sync_channel_write_layer5_out_V_13 & ap_sync_channel_write_layer5_out_V_12 & ap_sync_channel_write_layer5_out_V_11 & ap_sync_channel_write_layer5_out_V_10 & ap_sync_channel_write_layer5_out_V_1 & ap_sync_channel_write_layer5_out_V);

assign pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_start = (layer4_out_V_empty_n & layer4_out_V_9_empty_n & layer4_out_V_8_empty_n & layer4_out_V_7_empty_n & layer4_out_V_6_empty_n & layer4_out_V_63_empty_n & layer4_out_V_62_empty_n & layer4_out_V_61_empty_n & layer4_out_V_60_empty_n & layer4_out_V_5_empty_n & layer4_out_V_59_empty_n & layer4_out_V_58_empty_n & layer4_out_V_57_empty_n & layer4_out_V_56_empty_n & layer4_out_V_55_empty_n & layer4_out_V_54_empty_n & layer4_out_V_53_empty_n & layer4_out_V_52_empty_n & layer4_out_V_51_empty_n & layer4_out_V_50_empty_n & layer4_out_V_4_empty_n & layer4_out_V_49_empty_n & layer4_out_V_48_empty_n & layer4_out_V_47_empty_n & layer4_out_V_46_empty_n & layer4_out_V_45_empty_n & layer4_out_V_44_empty_n & layer4_out_V_43_empty_n & layer4_out_V_42_empty_n & layer4_out_V_41_empty_n & layer4_out_V_40_empty_n & layer4_out_V_3_empty_n & layer4_out_V_39_empty_n & layer4_out_V_38_empty_n & layer4_out_V_37_empty_n & layer4_out_V_36_empty_n & layer4_out_V_35_empty_n & layer4_out_V_34_empty_n & layer4_out_V_33_empty_n & layer4_out_V_32_empty_n & layer4_out_V_31_empty_n & layer4_out_V_30_empty_n & layer4_out_V_2_empty_n & layer4_out_V_29_empty_n & layer4_out_V_28_empty_n & layer4_out_V_27_empty_n & layer4_out_V_26_empty_n & layer4_out_V_25_empty_n & layer4_out_V_24_empty_n & layer4_out_V_23_empty_n & layer4_out_V_22_empty_n & layer4_out_V_21_empty_n & layer4_out_V_20_empty_n & layer4_out_V_1_empty_n & layer4_out_V_19_empty_n & layer4_out_V_18_empty_n & layer4_out_V_17_empty_n & layer4_out_V_16_empty_n & layer4_out_V_15_empty_n & layer4_out_V_14_empty_n & layer4_out_V_13_empty_n & layer4_out_V_12_empty_n & layer4_out_V_11_empty_n & layer4_out_V_10_empty_n);

assign pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue = (ap_sync_channel_write_layer9_out_V_9 & ap_sync_channel_write_layer9_out_V_8 & ap_sync_channel_write_layer9_out_V_7 & ap_sync_channel_write_layer9_out_V_6 & ap_sync_channel_write_layer9_out_V_5 & ap_sync_channel_write_layer9_out_V_4 & ap_sync_channel_write_layer9_out_V_3 & ap_sync_channel_write_layer9_out_V_2 & ap_sync_channel_write_layer9_out_V_15 & ap_sync_channel_write_layer9_out_V_14 & ap_sync_channel_write_layer9_out_V_13 & ap_sync_channel_write_layer9_out_V_12 & ap_sync_channel_write_layer9_out_V_11 & ap_sync_channel_write_layer9_out_V_10 & ap_sync_channel_write_layer9_out_V_1 & ap_sync_channel_write_layer9_out_V);

assign pooling1d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config9_U0_ap_start = (layer8_out_V_empty_n & layer8_out_V_9_empty_n & layer8_out_V_8_empty_n & layer8_out_V_7_empty_n & layer8_out_V_6_empty_n & layer8_out_V_5_empty_n & layer8_out_V_4_empty_n & layer8_out_V_3_empty_n & layer8_out_V_31_empty_n & layer8_out_V_30_empty_n & layer8_out_V_2_empty_n & layer8_out_V_29_empty_n & layer8_out_V_28_empty_n & layer8_out_V_27_empty_n & layer8_out_V_26_empty_n & layer8_out_V_25_empty_n & layer8_out_V_24_empty_n & layer8_out_V_23_empty_n & layer8_out_V_22_empty_n & layer8_out_V_21_empty_n & layer8_out_V_20_empty_n & layer8_out_V_1_empty_n & layer8_out_V_19_empty_n & layer8_out_V_18_empty_n & layer8_out_V_17_empty_n & layer8_out_V_16_empty_n & layer8_out_V_15_empty_n & layer8_out_V_14_empty_n & layer8_out_V_13_empty_n & layer8_out_V_12_empty_n & layer8_out_V_11_empty_n & layer8_out_V_10_empty_n);

assign relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_continue = (ap_sync_channel_write_layer12_out_V_9 & ap_sync_channel_write_layer12_out_V_8 & ap_sync_channel_write_layer12_out_V_7 & ap_sync_channel_write_layer12_out_V_6 & ap_sync_channel_write_layer12_out_V_5 & ap_sync_channel_write_layer12_out_V_4 & ap_sync_channel_write_layer12_out_V_3 & ap_sync_channel_write_layer12_out_V_23 & ap_sync_channel_write_layer12_out_V_22 & ap_sync_channel_write_layer12_out_V_21 & ap_sync_channel_write_layer12_out_V_20 & ap_sync_channel_write_layer12_out_V_2 & ap_sync_channel_write_layer12_out_V_19 & ap_sync_channel_write_layer12_out_V_18 & ap_sync_channel_write_layer12_out_V_17 & ap_sync_channel_write_layer12_out_V_16 & ap_sync_channel_write_layer12_out_V_15 & ap_sync_channel_write_layer12_out_V_14 & ap_sync_channel_write_layer12_out_V_13 & ap_sync_channel_write_layer12_out_V_12 & ap_sync_channel_write_layer12_out_V_11 & ap_sync_channel_write_layer12_out_V_10 & ap_sync_channel_write_layer12_out_V_1 & ap_sync_channel_write_layer12_out_V);

assign relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config12_U0_ap_start = (layer10_out_V_empty_n & layer10_out_V_9_empty_n & layer10_out_V_8_empty_n & layer10_out_V_7_empty_n & layer10_out_V_6_empty_n & layer10_out_V_5_empty_n & layer10_out_V_4_empty_n & layer10_out_V_3_empty_n & layer10_out_V_2_empty_n & layer10_out_V_23_empty_n & layer10_out_V_22_empty_n & layer10_out_V_21_empty_n & layer10_out_V_20_empty_n & layer10_out_V_1_empty_n & layer10_out_V_19_empty_n & layer10_out_V_18_empty_n & layer10_out_V_17_empty_n & layer10_out_V_16_empty_n & layer10_out_V_15_empty_n & layer10_out_V_14_empty_n & layer10_out_V_13_empty_n & layer10_out_V_12_empty_n & layer10_out_V_11_empty_n & layer10_out_V_10_empty_n);

assign relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_continue = (ap_sync_channel_write_layer18_out_V_9 & ap_sync_channel_write_layer18_out_V_8 & ap_sync_channel_write_layer18_out_V_7 & ap_sync_channel_write_layer18_out_V_6 & ap_sync_channel_write_layer18_out_V_5 & ap_sync_channel_write_layer18_out_V_4 & ap_sync_channel_write_layer18_out_V_3 & ap_sync_channel_write_layer18_out_V_2 & ap_sync_channel_write_layer18_out_V_1 & ap_sync_channel_write_layer18_out_V);

assign relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_U0_ap_start = (layer17_out_V_empty_n & layer17_out_V_9_empty_n & layer17_out_V_8_empty_n & layer17_out_V_7_empty_n & layer17_out_V_6_empty_n & layer17_out_V_5_empty_n & layer17_out_V_4_empty_n & layer17_out_V_3_empty_n & layer17_out_V_2_empty_n & layer17_out_V_1_empty_n);

assign relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_continue = (ap_sync_channel_write_layer22_out_V_9 & ap_sync_channel_write_layer22_out_V_8 & ap_sync_channel_write_layer22_out_V_7 & ap_sync_channel_write_layer22_out_V_6 & ap_sync_channel_write_layer22_out_V_5 & ap_sync_channel_write_layer22_out_V_4 & ap_sync_channel_write_layer22_out_V_3 & ap_sync_channel_write_layer22_out_V_2 & ap_sync_channel_write_layer22_out_V_15 & ap_sync_channel_write_layer22_out_V_14 & ap_sync_channel_write_layer22_out_V_13 & ap_sync_channel_write_layer22_out_V_12 & ap_sync_channel_write_layer22_out_V_11 & ap_sync_channel_write_layer22_out_V_10 & ap_sync_channel_write_layer22_out_V_1 & ap_sync_channel_write_layer22_out_V);

assign relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_U0_ap_start = (layer21_out_V_empty_n & layer21_out_V_9_empty_n & layer21_out_V_8_empty_n & layer21_out_V_7_empty_n & layer21_out_V_6_empty_n & layer21_out_V_5_empty_n & layer21_out_V_4_empty_n & layer21_out_V_3_empty_n & layer21_out_V_2_empty_n & layer21_out_V_1_empty_n & layer21_out_V_15_empty_n & layer21_out_V_14_empty_n & layer21_out_V_13_empty_n & layer21_out_V_12_empty_n & layer21_out_V_11_empty_n & layer21_out_V_10_empty_n);

assign relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue = (ap_sync_channel_write_layer4_out_V_9 & ap_sync_channel_write_layer4_out_V_8 & ap_sync_channel_write_layer4_out_V_7 & ap_sync_channel_write_layer4_out_V_63 & ap_sync_channel_write_layer4_out_V_62 & ap_sync_channel_write_layer4_out_V_61 & ap_sync_channel_write_layer4_out_V_60 & ap_sync_channel_write_layer4_out_V_6 & ap_sync_channel_write_layer4_out_V_59 & ap_sync_channel_write_layer4_out_V_58 & ap_sync_channel_write_layer4_out_V_57 & ap_sync_channel_write_layer4_out_V_56 & ap_sync_channel_write_layer4_out_V_55 & ap_sync_channel_write_layer4_out_V_54 & ap_sync_channel_write_layer4_out_V_53 & ap_sync_channel_write_layer4_out_V_52 & ap_sync_channel_write_layer4_out_V_51 & ap_sync_channel_write_layer4_out_V_50 & ap_sync_channel_write_layer4_out_V_5 & ap_sync_channel_write_layer4_out_V_49 & ap_sync_channel_write_layer4_out_V_48 & ap_sync_channel_write_layer4_out_V_47 & ap_sync_channel_write_layer4_out_V_46 & ap_sync_channel_write_layer4_out_V_45 & ap_sync_channel_write_layer4_out_V_44 & ap_sync_channel_write_layer4_out_V_43 & ap_sync_channel_write_layer4_out_V_42 & ap_sync_channel_write_layer4_out_V_41 & ap_sync_channel_write_layer4_out_V_40 & ap_sync_channel_write_layer4_out_V_4 & ap_sync_channel_write_layer4_out_V_39 & ap_sync_channel_write_layer4_out_V_38 & ap_sync_channel_write_layer4_out_V_37 & ap_sync_channel_write_layer4_out_V_36 & ap_sync_channel_write_layer4_out_V_35 & ap_sync_channel_write_layer4_out_V_34 & ap_sync_channel_write_layer4_out_V_33 & ap_sync_channel_write_layer4_out_V_32 & ap_sync_channel_write_layer4_out_V_31 & ap_sync_channel_write_layer4_out_V_30 & ap_sync_channel_write_layer4_out_V_3 & ap_sync_channel_write_layer4_out_V_29 & ap_sync_channel_write_layer4_out_V_28 & ap_sync_channel_write_layer4_out_V_27 & ap_sync_channel_write_layer4_out_V_26 & ap_sync_channel_write_layer4_out_V_25 & ap_sync_channel_write_layer4_out_V_24 & ap_sync_channel_write_layer4_out_V_23 & ap_sync_channel_write_layer4_out_V_22 & ap_sync_channel_write_layer4_out_V_21 & ap_sync_channel_write_layer4_out_V_20 & ap_sync_channel_write_layer4_out_V_2 & ap_sync_channel_write_layer4_out_V_19 & ap_sync_channel_write_layer4_out_V_18 & ap_sync_channel_write_layer4_out_V_17 & ap_sync_channel_write_layer4_out_V_16 & ap_sync_channel_write_layer4_out_V_15 & ap_sync_channel_write_layer4_out_V_14 & ap_sync_channel_write_layer4_out_V_13 & ap_sync_channel_write_layer4_out_V_12 & ap_sync_channel_write_layer4_out_V_11 & ap_sync_channel_write_layer4_out_V_10 & ap_sync_channel_write_layer4_out_V_1 & ap_sync_channel_write_layer4_out_V);

assign relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_start = (layer2_out_V_empty_n & layer2_out_V_9_empty_n & layer2_out_V_8_empty_n & layer2_out_V_7_empty_n & layer2_out_V_6_empty_n & layer2_out_V_63_empty_n & layer2_out_V_62_empty_n & layer2_out_V_61_empty_n & layer2_out_V_60_empty_n & layer2_out_V_5_empty_n & layer2_out_V_59_empty_n & layer2_out_V_58_empty_n & layer2_out_V_57_empty_n & layer2_out_V_56_empty_n & layer2_out_V_55_empty_n & layer2_out_V_54_empty_n & layer2_out_V_53_empty_n & layer2_out_V_52_empty_n & layer2_out_V_51_empty_n & layer2_out_V_50_empty_n & layer2_out_V_4_empty_n & layer2_out_V_49_empty_n & layer2_out_V_48_empty_n & layer2_out_V_47_empty_n & layer2_out_V_46_empty_n & layer2_out_V_45_empty_n & layer2_out_V_44_empty_n & layer2_out_V_43_empty_n & layer2_out_V_42_empty_n & layer2_out_V_41_empty_n & layer2_out_V_40_empty_n & layer2_out_V_3_empty_n & layer2_out_V_39_empty_n & layer2_out_V_38_empty_n & layer2_out_V_37_empty_n & layer2_out_V_36_empty_n & layer2_out_V_35_empty_n & layer2_out_V_34_empty_n & layer2_out_V_33_empty_n & layer2_out_V_32_empty_n & layer2_out_V_31_empty_n & layer2_out_V_30_empty_n & layer2_out_V_2_empty_n & layer2_out_V_29_empty_n & layer2_out_V_28_empty_n & layer2_out_V_27_empty_n & layer2_out_V_26_empty_n & layer2_out_V_25_empty_n & layer2_out_V_24_empty_n & layer2_out_V_23_empty_n & layer2_out_V_22_empty_n & layer2_out_V_21_empty_n & layer2_out_V_20_empty_n & layer2_out_V_1_empty_n & layer2_out_V_19_empty_n & layer2_out_V_18_empty_n & layer2_out_V_17_empty_n & layer2_out_V_16_empty_n & layer2_out_V_15_empty_n & layer2_out_V_14_empty_n & layer2_out_V_13_empty_n & layer2_out_V_12_empty_n & layer2_out_V_11_empty_n & layer2_out_V_10_empty_n);

assign relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_continue = (ap_sync_channel_write_layer8_out_V_9 & ap_sync_channel_write_layer8_out_V_8 & ap_sync_channel_write_layer8_out_V_7 & ap_sync_channel_write_layer8_out_V_6 & ap_sync_channel_write_layer8_out_V_5 & ap_sync_channel_write_layer8_out_V_4 & ap_sync_channel_write_layer8_out_V_31 & ap_sync_channel_write_layer8_out_V_30 & ap_sync_channel_write_layer8_out_V_3 & ap_sync_channel_write_layer8_out_V_29 & ap_sync_channel_write_layer8_out_V_28 & ap_sync_channel_write_layer8_out_V_27 & ap_sync_channel_write_layer8_out_V_26 & ap_sync_channel_write_layer8_out_V_25 & ap_sync_channel_write_layer8_out_V_24 & ap_sync_channel_write_layer8_out_V_23 & ap_sync_channel_write_layer8_out_V_22 & ap_sync_channel_write_layer8_out_V_21 & ap_sync_channel_write_layer8_out_V_20 & ap_sync_channel_write_layer8_out_V_2 & ap_sync_channel_write_layer8_out_V_19 & ap_sync_channel_write_layer8_out_V_18 & ap_sync_channel_write_layer8_out_V_17 & ap_sync_channel_write_layer8_out_V_16 & ap_sync_channel_write_layer8_out_V_15 & ap_sync_channel_write_layer8_out_V_14 & ap_sync_channel_write_layer8_out_V_13 & ap_sync_channel_write_layer8_out_V_12 & ap_sync_channel_write_layer8_out_V_11 & ap_sync_channel_write_layer8_out_V_10 & ap_sync_channel_write_layer8_out_V_1 & ap_sync_channel_write_layer8_out_V);

assign relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config8_U0_ap_start = (layer6_out_V_empty_n & layer6_out_V_9_empty_n & layer6_out_V_8_empty_n & layer6_out_V_7_empty_n & layer6_out_V_6_empty_n & layer6_out_V_5_empty_n & layer6_out_V_4_empty_n & layer6_out_V_3_empty_n & layer6_out_V_31_empty_n & layer6_out_V_30_empty_n & layer6_out_V_2_empty_n & layer6_out_V_29_empty_n & layer6_out_V_28_empty_n & layer6_out_V_27_empty_n & layer6_out_V_26_empty_n & layer6_out_V_25_empty_n & layer6_out_V_24_empty_n & layer6_out_V_23_empty_n & layer6_out_V_22_empty_n & layer6_out_V_21_empty_n & layer6_out_V_20_empty_n & layer6_out_V_1_empty_n & layer6_out_V_19_empty_n & layer6_out_V_18_empty_n & layer6_out_V_17_empty_n & layer6_out_V_16_empty_n & layer6_out_V_15_empty_n & layer6_out_V_14_empty_n & layer6_out_V_13_empty_n & layer6_out_V_12_empty_n & layer6_out_V_11_empty_n & layer6_out_V_10_empty_n);

endmodule //alveo_hls4ml_myproject
