
****** PlanAhead v13.1 (64-bit)
  **** Build 117799 by hdbuild on Thu Feb 17 11:42:17 PST 2011
    ** Copyright 1986-1999, 2001-2011 Xilinx, Inc. All Rights Reserved.

INFO: [HD-Licensing 0] Attempting to get a license: PlanAhead
INFO: [HD-Licensing 1] Got a license: PlanAhead
INFO: [HD-ArchReader 0] Loading parts and site information from C:\Xilinx\13.1\ISE_DS\PlanAhead\parts\arch.xml
INFO: [HD-RTPRIM 0] Parsing RTL primitives file 'C:\Xilinx\13.1\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml'
INFO: [HD-RTPRIM 1] Finished Parsing RTL primitives file 'C:\Xilinx\13.1\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml'
start_gui -source C:/Users/andy.ng/Desktop/sub1/pa.fromHdl.tcl
starting gui ...
# create_project -name sub1 -dir "C:/Users/andy.ng/Desktop/sub1/planAhead_run_1" -part xc3s100ecp132-4
Parsing template File [C:\Xilinx\13.1\ISE_DS\ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:\Xilinx\13.1\ISE_DS\ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:\Xilinx\13.1\ISE_DS\ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [C:\Xilinx\13.1\ISE_DS\ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:\Xilinx\13.1\ISE_DS\ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:\Xilinx\13.1\ISE_DS\ISE\data\projnav\templates\ucf.xml].
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property top FPGADevice $srcset
# set_param project.paUcfFile  "FPGADevice.ucf"
# add_files [list {../Temp/MIPS-Parts.V}]
# add_files [list {../Temp/Control.V}]
# add_files [list {../Temp/PMIPSL0.V}]
# add_files [list {../Temp/IM3.V}]
# add_files [list {../Temp/SubProject3FPGA.V}]
# add_files "FPGADevice.ucf" -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s100ecp132-4
INFO: [PlanAhead-58] Using the Verific elaboration engine
Parsing VHDL file "C:\Xilinx\13.1\ISE_DS\PlanAhead\parts\xilinx\rtl\lib\synplify\synattr.vhd" into library synplify
Parsing package <attributes>.
Analyzing Verilog file "C:\Users\andy.ng\Desktop\Temp\MIPS-Parts.V" into library work
Parsing module <DMemory_IO>.
Parsing module <RegFile>.
Declaration of multiple ports on the same line is valid but can affect code readability [C:\Users\andy.ng\Desktop\Temp\MIPS-Parts.V:155]
Declaration of multiple ports on the same line is valid but can affect code readability [C:\Users\andy.ng\Desktop\Temp\MIPS-Parts.V:172]
Parsing module <ALU>.
Declaration of multiple ports on the same line is valid but can affect code readability [C:\Users\andy.ng\Desktop\Temp\MIPS-Parts.V:240]
Parsing module <MUX2_3bit>.
Declaration of multiple ports on the same line is valid but can affect code readability [C:\Users\andy.ng\Desktop\Temp\MIPS-Parts.V:275]
Parsing module <MUX2>.
Declaration of multiple ports on the same line is valid but can affect code readability [C:\Users\andy.ng\Desktop\Temp\MIPS-Parts.V:300]
Parsing module <MUX_PC>.
Declaration of multiple ports on the same line is valid but can affect code readability [C:\Users\andy.ng\Desktop\Temp\MIPS-Parts.V:324]
Parsing module <MUX4>.
Declaration of multiple ports on the same line is valid but can affect code readability [C:\Users\andy.ng\Desktop\Temp\MIPS-Parts.V:350]
Parsing module <SignExt>.
Analyzing Verilog file "C:\Users\andy.ng\Desktop\Temp\Control.V" into library work
Parsing module <ALUControl>.
Parsing module <Control>.
Analyzing Verilog file "C:\Users\andy.ng\Desktop\Temp\PMIPSL0.V" into library work
Parsing module <PMIPSL0>.
Analyzing Verilog file "C:\Users\andy.ng\Desktop\Temp\IM3.V" into library work
Parsing module <IM3>.
Analyzing Verilog file "C:\Users\andy.ng\Desktop\Temp\SubProject3FPGA.V" into library work
Parsing module <FPGADevice>.

Elaborating module <FPGADevice>.

Elaborating module <PMIPSL0>.
WARNING: [HDL-413] Result of 2-bit expression is truncated to fit in 1-bit target. [C:\Users\andy.ng\Desktop\Temp\PMIPSL0.V:192]
WARNING: [HDL-413] Result of 3-bit expression is truncated to fit in 1-bit target. [C:\Users\andy.ng\Desktop\Temp\PMIPSL0.V:193]
WARNING: [HDL-413] Result of 4-bit expression is truncated to fit in 1-bit target. [C:\Users\andy.ng\Desktop\Temp\PMIPSL0.V:194]
WARNING: [HDL-413] Result of 16-bit expression is truncated to fit in 1-bit target. [C:\Users\andy.ng\Desktop\Temp\PMIPSL0.V:195]
WARNING: [HDL-413] Result of 3-bit expression is truncated to fit in 1-bit target. [C:\Users\andy.ng\Desktop\Temp\PMIPSL0.V:196]
WARNING: [HDL-413] Result of 16-bit expression is truncated to fit in 1-bit target. [C:\Users\andy.ng\Desktop\Temp\PMIPSL0.V:197]
WARNING: [HDL-413] Result of 3-bit expression is truncated to fit in 1-bit target. [C:\Users\andy.ng\Desktop\Temp\PMIPSL0.V:198]
WARNING: [HDL-413] Result of 7-bit expression is truncated to fit in 1-bit target. [C:\Users\andy.ng\Desktop\Temp\PMIPSL0.V:199]
WARNING: [HDL-413] Result of 16-bit expression is truncated to fit in 1-bit target. [C:\Users\andy.ng\Desktop\Temp\PMIPSL0.V:200]
WARNING: [HDL-413] Result of 3-bit expression is truncated to fit in 1-bit target. [C:\Users\andy.ng\Desktop\Temp\PMIPSL0.V:201]
WARNING: [HDL-413] Result of 16-bit expression is truncated to fit in 1-bit target. [C:\Users\andy.ng\Desktop\Temp\PMIPSL0.V:202]
WARNING: [HDL-413] Result of 16-bit expression is truncated to fit in 1-bit target. [C:\Users\andy.ng\Desktop\Temp\PMIPSL0.V:203]
WARNING: [HDL-413] Result of 16-bit expression is truncated to fit in 1-bit target. [C:\Users\andy.ng\Desktop\Temp\PMIPSL0.V:205]
WARNING: [HDL-413] Result of 16-bit expression is truncated to fit in 1-bit target. [C:\Users\andy.ng\Desktop\Temp\PMIPSL0.V:206]
WARNING: [HDL-413] Result of 16-bit expression is truncated to fit in 1-bit target. [C:\Users\andy.ng\Desktop\Temp\PMIPSL0.V:208]
WARNING: [HDL-413] Result of 16-bit expression is truncated to fit in 1-bit target. [C:\Users\andy.ng\Desktop\Temp\PMIPSL0.V:212]
WARNING: [HDL-413] Result of 16-bit expression is truncated to fit in 1-bit target. [C:\Users\andy.ng\Desktop\Temp\PMIPSL0.V:213]
WARNING: [HDL-413] Result of 16-bit expression is truncated to fit in 1-bit target. [C:\Users\andy.ng\Desktop\Temp\PMIPSL0.V:214]
WARNING: [HDL-413] Result of 16-bit expression is truncated to fit in 1-bit target. [C:\Users\andy.ng\Desktop\Temp\PMIPSL0.V:225]
WARNING: [HDL-413] Result of 16-bit expression is truncated to fit in 1-bit target. [C:\Users\andy.ng\Desktop\Temp\PMIPSL0.V:226]
WARNING: [HDL-413] Result of 16-bit expression is truncated to fit in 1-bit target. [C:\Users\andy.ng\Desktop\Temp\PMIPSL0.V:227]
WARNING: [HDL-413] Result of 16-bit expression is truncated to fit in 1-bit target. [C:\Users\andy.ng\Desktop\Temp\PMIPSL0.V:228]
WARNING: [HDL-413] Result of 16-bit expression is truncated to fit in 1-bit target. [C:\Users\andy.ng\Desktop\Temp\PMIPSL0.V:229]
WARNING: [HDL-413] Result of 16-bit expression is truncated to fit in 1-bit target. [C:\Users\andy.ng\Desktop\Temp\PMIPSL0.V:230]
WARNING: [HDL-413] Result of 16-bit expression is truncated to fit in 1-bit target. [C:\Users\andy.ng\Desktop\Temp\PMIPSL0.V:231]
WARNING: [HDL-413] Result of 16-bit expression is truncated to fit in 1-bit target. [C:\Users\andy.ng\Desktop\Temp\PMIPSL0.V:232]
WARNING: [HDL-413] Result of 17-bit expression is truncated to fit in 16-bit target. [C:\Users\andy.ng\Desktop\Temp\PMIPSL0.V:241]

Elaborating module <MUX_PC>.

Elaborating module <RegFile>.

Elaborating module <Control>.

Elaborating module <MUX2_3bit>.

Elaborating module <MUX2>.

Elaborating module <ALU>.

Elaborating module <ALUControl>.

Elaborating module <IM3>.

Elaborating module <DMemory_IO>.
Removing all analyzed parse trees
INFO: [HD-ArchReader 18] Reading macro library C:/Xilinx/13.1/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/13.1/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/13.1/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
INFO: [HD-ArchReader 7] Loading clock regions from C:/Xilinx/13.1/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
INFO: [HD-ArchReader 8] Loading clock buffers from C:/Xilinx/13.1/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
INFO: [HD-ArchReader 3] Loading package from C:/Xilinx/13.1/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
INFO: [HD-ArchReader 4] Loading io standards from C:/Xilinx/13.1/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [HD-ArchReader 5] Loading pkg sso from C:/Xilinx/13.1/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
INFO: [HD-GDRC 0] Loading list of drcs for the architecture : C:/Xilinx/13.1/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [HD-LIB 0] Reading timing library C:/Xilinx/13.1/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib .
INFO: [HD-LIB 1] Done reading timing library C:/Xilinx/13.1/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib .
Parsing UCF File [C:\Users\andy.ng\Desktop\sub1\FPGADevice.ucf]
Finished Parsing UCF File [C:\Users\andy.ng\Desktop\sub1\FPGADevice.ucf]
