Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 26 14:30:56 2022
| Host         : DESKTOP-1L5MK96 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RobertComp_control_sets_placed.rpt
| Design       : RobertComp
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |   135 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           19 |
|      6 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            6 |
| No           | No                    | Yes                    |               8 |            8 |
| No           | Yes                   | No                     |               6 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+------------------------------+-------------------+------------------+----------------+
|    Clock Signal    |         Enable Signal        |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+------------------------------+-------------------+------------------+----------------+
|  STATUST/clock     |                              |                   |                1 |              1 |
|  STATUST/q_reg_4   |                              | STATUST/q_reg_10  |                1 |              1 |
|  STATUST/q00_out   |                              | STATUST/q_reg_5   |                1 |              1 |
|  STATUST/q_reg_8   |                              | STATUST/q_reg_2   |                1 |              1 |
|  STATUST/q00_out_0 |                              | STATUST/q_reg_6   |                1 |              1 |
|  STATUST/q_reg_7   |                              | STATUST/q_reg_1   |                1 |              1 |
|  STATUST/q_reg_9   |                              | STATUST/q_reg_3   |                1 |              1 |
|  SPED_IBUF_BUFG    |                              | STATUST/q_reg_10  |                1 |              1 |
|  SPED_IBUF_BUFG    |                              | STATUST/q_reg_3   |                1 |              1 |
|  SPED_IBUF_BUFG    | SPDCNT/tempq[1]_P_i_1__0_n_0 | STATUST/q_reg_4   |                1 |              1 |
|  SPED_IBUF_BUFG    | SPDCNT/tempq[1]_P_i_1__0_n_0 | STATUST/q_reg_9   |                1 |              1 |
|  PRWSH_IBUF_BUFG   |                              | STATUST/q_reg_6   |                1 |              1 |
|  PRWSH_IBUF_BUFG   |                              | STATUST/q00_out_0 |                1 |              1 |
|  RNS_IBUF_BUFG     |                              | STATUST/q00_out   |                1 |              1 |
|  RNS_IBUF_BUFG     |                              | STATUST/q_reg_5   |                1 |              1 |
|  TMP_IBUF_BUFG     |                              | STATUST/q_reg_1   |                1 |              1 |
|  TMP_IBUF_BUFG     |                              | STATUST/q_reg_2   |                1 |              1 |
|  TMP_IBUF_BUFG     | STATUST/statusneg            | STATUST/q_reg_8   |                1 |              1 |
|  TMP_IBUF_BUFG     | STATUST/statusneg            | STATUST/q_reg_7   |                1 |              1 |
|  CLK_IBUF_BUFG     |                              |                   |                5 |              6 |
+--------------------+------------------------------+-------------------+------------------+----------------+


