

================================================================
== Vitis HLS Report for 'svd_3_Pipeline_VITIS_LOOP_629_52'
================================================================
* Date:           Sun Feb  5 16:57:54 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  2.500 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_629_52  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    1359|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      54|    -|
|Register             |        -|     -|      580|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      580|    1413|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+-----+------------+------------+
    |add_ln629_fu_269_p2         |         +|   0|  0|   39|          32|           1|
    |icmp_ln629_fu_263_p2        |      icmp|   0|  0|   20|          32|          32|
    |select_ln630_32_fu_367_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln630_33_fu_402_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln630_34_fu_437_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln630_35_fu_472_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln630_36_fu_507_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln630_37_fu_542_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln630_38_fu_577_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln630_39_fu_612_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln630_40_fu_647_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln630_41_fu_682_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln630_42_fu_717_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln630_43_fu_752_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln630_44_fu_787_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln630_45_fu_822_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln630_46_fu_857_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln630_47_fu_892_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln630_48_fu_927_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln630_49_fu_962_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln630_50_fu_997_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln630_51_fu_1032_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln630_52_fu_1067_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln630_53_fu_1102_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln630_54_fu_1137_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln630_55_fu_1172_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln630_56_fu_1207_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln630_57_fu_1242_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln630_58_fu_1277_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln630_59_fu_1312_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln630_60_fu_1347_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln630_61_fu_1382_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln630_62_fu_1417_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln630_fu_332_p3      |    select|   0|  0|    8|           1|           8|
    |shl_ln630_6_fu_315_p2       |       shl|   0|  0|  950|         256|         256|
    |shl_ln630_fu_298_p2         |       shl|   0|  0|   92|           8|          32|
    |ap_enable_pp0               |       xor|   0|  0|    2|           1|           2|
    +----------------------------+----------+----+---+-----+------------+------------+
    |Total                       |          |   0|  0| 1359|         361|         579|
    +----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |W_1_fu_212                 |   9|          2|  256|        512|
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |ap_sig_allocacmp_W_1_load  |   9|          2|  256|        512|
    |i_fu_208                   |   9|          2|   32|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  54|         12|  547|       1094|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |W_1_fu_212               |  256|   0|  256|          0|
    |W_1_load_reg_1518        |  256|   0|  256|          0|
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |    1|   0|    1|          0|
    |i_94_reg_1512            |   32|   0|   32|          0|
    |i_fu_208                 |   32|   0|   32|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  580|   0|  580|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  svd.3_Pipeline_VITIS_LOOP_629_52|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  svd.3_Pipeline_VITIS_LOOP_629_52|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  svd.3_Pipeline_VITIS_LOOP_629_52|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  svd.3_Pipeline_VITIS_LOOP_629_52|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  svd.3_Pipeline_VITIS_LOOP_629_52|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  svd.3_Pipeline_VITIS_LOOP_629_52|  return value|
|w_address0      |  out|    3|   ap_memory|                                 w|         array|
|w_ce0           |  out|    1|   ap_memory|                                 w|         array|
|w_q0            |   in|   64|   ap_memory|                                 w|         array|
|W_1_out         |  out|  256|      ap_vld|                           W_1_out|       pointer|
|W_1_out_ap_vld  |  out|    1|      ap_vld|                           W_1_out|       pointer|
+----------------+-----+-----+------------+----------------------------------+--------------+

