Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,6305
design__instance__area,133095
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,11
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,14
design__max_cap_violation__count__corner:nom_tt_025C_3v30,31
power__internal__total,0.00894118007272482
power__switching__total,0.007087070029228926
power__leakage__total,5.776200850959867E-7
power__total,0.01602882705628872
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.7351143235538595
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.7351143235538595
timing__hold__ws__corner:nom_tt_025C_3v30,0.9580572162333707
timing__setup__ws__corner:nom_tt_025C_3v30,6.554655670425401
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.958057
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,6.554656
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,550
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,14
design__max_cap_violation__count__corner:nom_ss_125C_3v00,32
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-1.1868313334700389
clock__skew__worst_setup__corner:nom_ss_125C_3v00,1.1868313334700389
timing__hold__ws__corner:nom_ss_125C_3v00,2.2004008127276857
timing__setup__ws__corner:nom_ss_125C_3v00,-16.747734340053995
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-868.9824785707522
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-16.747734340053995
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.200401
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,72
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-16.747734
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,72
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,14
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,31
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.5410034795500799
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.5410034795500799
timing__hold__ws__corner:nom_ff_n40C_3v60,0.42858307005318746
timing__setup__ws__corner:nom_ff_n40C_3v60,16.432082826192694
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.428583
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,16.432083
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,800
design__max_fanout_violation__count,14
design__max_cap_violation__count,51
clock__skew__worst_hold,-0.5336310433465498
clock__skew__worst_setup,0.5336310433465498
timing__hold__ws,0.42751292604948554
timing__setup__ws,-18.556019468427422
timing__hold__tns,0.0
timing__setup__tns,-983.7117709956225
timing__hold__wns,0
timing__setup__wns,-18.556019468427422
timing__hold_vio__count,0
timing__hold_r2r__ws,0.427513
timing__hold_r2r_vio__count,0
timing__setup_vio__count,216
timing__setup_r2r__ws,-18.556019
timing__setup_r2r_vio__count,216
design__die__bbox,0.0 0.0 711.2 325.36
design__core__bbox,3.36 3.92 707.84 321.44
design__io,45
design__die__area,231396
design__core__area,223686
design__instance__count__stdcell,6305
design__instance__area__stdcell,133095
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.595007
design__instance__utilization__stdcell,0.595007
design__instance__count__class:tie_cell,8
design__instance__count__class:buffer,6
design__instance__count__class:inverter,202
design__instance__count__class:sequential_cell,391
design__instance__count__class:multi_input_combinational_cell,3360
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,162
design__instance__count__class:tap_cell,1454
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,270395
design__violations,0
design__instance__count__class:timing_repair_buffer,613
design__instance__count__class:clock_buffer,61
design__instance__count__class:clock_inverter,47
design__instance__count__setup_buffer,160
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,1
design__instance__count__class:antenna_cell,1
route__net,4656
route__net__special,2
route__drc_errors__iter:1,4305
route__wirelength__iter:1,365669
route__drc_errors__iter:2,2129
route__wirelength__iter:2,360279
route__drc_errors__iter:3,1831
route__wirelength__iter:3,357054
route__drc_errors__iter:4,971
route__wirelength__iter:4,357305
route__drc_errors__iter:5,681
route__wirelength__iter:5,357246
route__drc_errors__iter:6,628
route__wirelength__iter:6,357247
route__drc_errors__iter:7,563
route__wirelength__iter:7,357321
route__drc_errors__iter:8,427
route__wirelength__iter:8,357106
route__drc_errors__iter:9,354
route__wirelength__iter:9,357061
route__drc_errors__iter:10,354
route__wirelength__iter:10,357061
route__drc_errors__iter:11,195
route__wirelength__iter:11,357291
route__drc_errors__iter:12,174
route__wirelength__iter:12,357346
route__drc_errors__iter:13,82
route__wirelength__iter:13,357416
route__drc_errors__iter:14,67
route__wirelength__iter:14,357388
route__drc_errors__iter:15,39
route__wirelength__iter:15,357333
route__drc_errors__iter:16,19
route__wirelength__iter:16,357307
route__drc_errors__iter:17,7
route__wirelength__iter:17,357290
route__drc_errors__iter:18,7
route__wirelength__iter:18,357290
route__drc_errors__iter:19,0
route__wirelength__iter:19,357304
route__drc_errors,0
route__wirelength,357304
route__vias,42487
route__vias__singlecut,42487
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,1156.65
design__instance__count__class:fill_cell,4750
timing__unannotated_net__count__corner:nom_tt_025C_3v30,52
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,52
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,52
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,2
design__max_fanout_violation__count__corner:min_tt_025C_3v30,14
design__max_cap_violation__count__corner:min_tt_025C_3v30,18
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.7233779335840143
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.7233779335840143
timing__hold__ws__corner:min_tt_025C_3v30,0.9562217954771511
timing__setup__ws__corner:min_tt_025C_3v30,7.334216996871058
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.956222
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,7.334217
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,52
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,404
design__max_fanout_violation__count__corner:min_ss_125C_3v00,14
design__max_cap_violation__count__corner:min_ss_125C_3v00,19
clock__skew__worst_hold__corner:min_ss_125C_3v00,-1.1648193850274653
clock__skew__worst_setup__corner:min_ss_125C_3v00,1.1648193850274653
timing__hold__ws__corner:min_ss_125C_3v00,2.1968769647478643
timing__setup__ws__corner:min_ss_125C_3v00,-15.23295310784185
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-775.0635623793812
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-15.23295310784185
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.196877
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,72
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-15.232953
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,72
timing__unannotated_net__count__corner:min_ss_125C_3v00,52
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,14
design__max_cap_violation__count__corner:min_ff_n40C_3v60,18
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.5336310433465498
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.5336310433465498
timing__hold__ws__corner:min_ff_n40C_3v60,0.42751292604948554
timing__setup__ws__corner:min_ff_n40C_3v60,16.889402354716488
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.427513
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,16.889402
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,52
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,34
design__max_fanout_violation__count__corner:max_tt_025C_3v30,14
design__max_cap_violation__count__corner:max_tt_025C_3v30,50
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.7492505716816071
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.7492505716816071
timing__hold__ws__corner:max_tt_025C_3v30,0.9603498268440611
timing__setup__ws__corner:max_tt_025C_3v30,5.621080648934258
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.960350
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,5.621081
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,52
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,800
design__max_fanout_violation__count__corner:max_ss_125C_3v00,14
design__max_cap_violation__count__corner:max_ss_125C_3v00,51
clock__skew__worst_hold__corner:max_ss_125C_3v00,-1.213460921647229
clock__skew__worst_setup__corner:max_ss_125C_3v00,1.213460921647229
timing__hold__ws__corner:max_ss_125C_3v00,2.2048017369217665
timing__setup__ws__corner:max_ss_125C_3v00,-18.556019468427422
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-983.7117709956225
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-18.556019468427422
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.204802
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,72
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-18.556019
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,72
timing__unannotated_net__count__corner:max_ss_125C_3v00,52
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,14
design__max_cap_violation__count__corner:max_ff_n40C_3v60,50
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.5498390787191445
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.5498390787191445
timing__hold__ws__corner:max_ff_n40C_3v60,0.42992521870561534
timing__setup__ws__corner:max_ff_n40C_3v60,15.884266795926237
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.429925
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,15.884267
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,52
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,52
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.2998
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.00019919
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.000171742
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000216372
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.000171742
design_powergrid__voltage__worst,0.000171742
design_powergrid__voltage__worst__net:VPWR,3.2998
design_powergrid__drop__worst,0.00019919
design_powergrid__drop__worst__net:VPWR,0.00019919
design_powergrid__voltage__worst__net:VGND,0.000171742
design_powergrid__drop__worst__net:VGND,0.000171742
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.00002190000000000000038541218827514711620096932165324687957763671875
ir__drop__worst,0.0001990000000000000123824561715224490399123169481754302978515625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
