/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_17z;
  wire celloutsig_0_24z;
  wire celloutsig_0_34z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[81] ^ in_data[43];
  assign celloutsig_0_34z = celloutsig_0_0z ^ in_data[60];
  assign celloutsig_0_41z = in_data[47] ^ _01_;
  assign celloutsig_0_42z = in_data[76] ^ _00_;
  assign celloutsig_1_0z = in_data[97] ^ in_data[117];
  assign celloutsig_1_1z = in_data[173] ^ in_data[108];
  assign celloutsig_1_11z = in_data[113] ^ celloutsig_1_1z;
  assign celloutsig_1_5z = celloutsig_1_0z ^ in_data[114];
  assign celloutsig_1_6z = in_data[138] ^ celloutsig_1_11z;
  assign celloutsig_1_14z = celloutsig_1_5z ^ in_data[143];
  assign celloutsig_1_19z = celloutsig_1_14z ^ celloutsig_1_6z;
  assign celloutsig_0_17z = in_data[29] ^ in_data[38];
  assign celloutsig_0_24z = in_data[76] ^ in_data[44];
  reg [2:0] _16_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_11z)
    if (!celloutsig_1_11z) _16_ <= 3'h0;
    else _16_ <= { celloutsig_0_34z, celloutsig_0_17z, celloutsig_0_24z };
  assign { _00_, _02_[1], _01_ } = _16_;
  assign { _02_[2], _02_[0] } = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_11z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
