// Seed: 2315889716
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [-1 'b0 : -1] id_6;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input supply1 id_2,
    output logic id_3,
    input supply1 id_4,
    input wor id_5
);
  parameter id_7 = 1;
  id_8 :
  assert property (@(posedge 1) id_2)
  else begin : LABEL_0
    id_3 <= id_0;
  end
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8,
      id_7
  );
  logic \id_9 , id_10, id_11;
  wire id_12;
endmodule
