Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Sep 15 14:55:05 2023
| Host         : DLT-SEED-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file jahwa_daq_system_wrapper_timing_summary_routed.rpt -pb jahwa_daq_system_wrapper_timing_summary_routed.pb -rpx jahwa_daq_system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : jahwa_daq_system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (96)
5. checking no_input_delay (4)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (96)
-------------------------------------------------
 There are 96 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.185        0.000                      0                18692        0.036        0.000                      0                18692        3.750        0.000                       0                  5801  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                  ------------       ----------      --------------
clk_fpga_0                                                                             {0.000 5.000}      10.000          100.000         
jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                   0.185        0.000                      0                18389        0.036        0.000                      0                18389        3.750        0.000                       0                  5527  
jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.365        0.000                      0                  222        0.109        0.000                      0                  222       15.686        0.000                       0                   233  
jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.191        0.000                      0                   47        0.263        0.000                      0                   47       16.166        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.742        0.000                      0                   34        1.291        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.419ns (4.494%)  route 8.904ns (95.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns = ( 13.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.639     2.933    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/clka
    SLICE_X47Y80         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.419     3.352 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=129, routed)         8.904    12.256    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X5Y22         RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.821    13.000    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y22         RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.129    13.129    
                         clock uncertainty           -0.154    12.974    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.534    12.440    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                         -12.256    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.246ns  (logic 2.216ns (23.967%)  route 7.030ns (76.033%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.990ns = ( 12.990 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.652     2.946    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y50         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           0.996     4.398    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X42Y50         LUT6 (Prop_lut6_I1_O)        0.124     4.522 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     4.522    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.055 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.055    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.172 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.172    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.289 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.289    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.543 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.722     6.265    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X48Y55         LUT6 (Prop_lut6_I1_O)        0.367     6.632 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=12, routed)          0.735     7.367    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/LMB1_AddrStrobe
    SLICE_X48Y56         LUT4 (Prop_lut4_I0_O)        0.124     7.491 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1/O
                         net (fo=49, routed)          1.174     8.665    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.789 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[15]_INST_0/O
                         net (fo=128, routed)         3.403    12.192    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X5Y24         RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.811    12.990    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.129    13.119    
                         clock uncertainty           -0.154    12.964    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    12.398    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                         -12.192    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.213ns  (logic 2.216ns (24.052%)  route 6.997ns (75.948%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.990ns = ( 12.990 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.652     2.946    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y50         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           0.996     4.398    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X42Y50         LUT6 (Prop_lut6_I1_O)        0.124     4.522 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     4.522    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.055 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.055    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.172 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.172    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.289 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.289    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.543 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.722     6.265    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X48Y55         LUT6 (Prop_lut6_I1_O)        0.367     6.632 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=12, routed)          0.735     7.367    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/LMB1_AddrStrobe
    SLICE_X48Y56         LUT4 (Prop_lut4_I0_O)        0.124     7.491 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1/O
                         net (fo=49, routed)          1.073     8.564    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1_n_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.688 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[20]_INST_0/O
                         net (fo=128, routed)         3.471    12.159    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X5Y24         RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.811    12.990    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.129    13.119    
                         clock uncertainty           -0.154    12.964    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    12.398    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                         -12.159    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.005ns  (logic 0.518ns (5.752%)  route 8.487ns (94.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 12.844 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.698     2.992    jahwa_daq_system_i/mb_softprocessor_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X30Y91         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.518     3.510 r  jahwa_daq_system_i/mb_softprocessor_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/Q
                         net (fo=133, routed)         8.487    11.997    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X4Y1          RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.665    12.844    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y1          RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.115    12.959    
                         clock uncertainty           -0.154    12.805    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    12.239    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                         -11.997    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.997ns  (logic 2.216ns (24.629%)  route 6.781ns (75.371%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 12.802 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.652     2.946    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y50         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           0.996     4.398    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X42Y50         LUT6 (Prop_lut6_I1_O)        0.124     4.522 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     4.522    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.055 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.055    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.172 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.172    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.289 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.289    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.543 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.722     6.265    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X48Y55         LUT6 (Prop_lut6_I1_O)        0.367     6.632 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=12, routed)          0.735     7.367    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/LMB1_AddrStrobe
    SLICE_X48Y56         LUT4 (Prop_lut4_I0_O)        0.124     7.491 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1/O
                         net (fo=49, routed)          1.084     8.576    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.700 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[28]_INST_0/O
                         net (fo=128, routed)         3.244    11.943    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y0          RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.623    12.802    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.115    12.917    
                         clock uncertainty           -0.154    12.763    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    12.197    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         12.197    
                         arrival time                         -11.943    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.205ns  (logic 2.216ns (24.075%)  route 6.989ns (75.925%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.001ns = ( 13.001 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.652     2.946    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y50         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           0.996     4.398    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X42Y50         LUT6 (Prop_lut6_I1_O)        0.124     4.522 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     4.522    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.055 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.055    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.172 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.172    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.289 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.289    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.543 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.722     6.265    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X48Y55         LUT6 (Prop_lut6_I1_O)        0.367     6.632 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=12, routed)          0.735     7.367    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/LMB1_AddrStrobe
    SLICE_X48Y56         LUT4 (Prop_lut4_I0_O)        0.124     7.491 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1/O
                         net (fo=49, routed)          1.073     8.564    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1_n_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.688 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[20]_INST_0/O
                         net (fo=128, routed)         3.462    12.151    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X4Y28         RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.822    13.001    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y28         RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.129    13.130    
                         clock uncertainty           -0.154    12.975    
    RAMB36_X4Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    12.409    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                         -12.151    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 2.216ns (24.668%)  route 6.767ns (75.332%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 12.802 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.652     2.946    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y50         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           0.996     4.398    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X42Y50         LUT6 (Prop_lut6_I1_O)        0.124     4.522 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     4.522    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.055 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.055    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.172 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.172    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.289 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.289    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.543 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.722     6.265    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X48Y55         LUT6 (Prop_lut6_I1_O)        0.367     6.632 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=12, routed)          0.735     7.367    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/LMB1_AddrStrobe
    SLICE_X48Y56         LUT4 (Prop_lut4_I0_O)        0.124     7.491 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1/O
                         net (fo=49, routed)          1.244     8.735    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.859 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[27]_INST_0/O
                         net (fo=128, routed)         3.070    11.929    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y0          RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.623    12.802    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.115    12.917    
                         clock uncertainty           -0.154    12.763    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    12.197    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         12.197    
                         arrival time                         -11.929    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.190ns  (logic 2.216ns (24.113%)  route 6.974ns (75.887%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.001ns = ( 13.001 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.652     2.946    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y50         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           0.996     4.398    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X42Y50         LUT6 (Prop_lut6_I1_O)        0.124     4.522 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     4.522    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.055 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.055    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.172 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.172    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.289 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.289    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.543 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.722     6.265    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X48Y55         LUT6 (Prop_lut6_I1_O)        0.367     6.632 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=12, routed)          0.735     7.367    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/LMB1_AddrStrobe
    SLICE_X48Y56         LUT4 (Prop_lut4_I0_O)        0.124     7.491 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1/O
                         net (fo=49, routed)          1.084     8.576    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.700 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[28]_INST_0/O
                         net (fo=128, routed)         3.437    12.136    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X4Y28         RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.822    13.001    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y28         RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.129    13.130    
                         clock uncertainty           -0.154    12.975    
    RAMB36_X4Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    12.409    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                         -12.136    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.972ns  (logic 0.518ns (5.774%)  route 8.454ns (94.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 12.841 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.694     2.988    jahwa_daq_system_i/mb_softprocessor_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X26Y91         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y91         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  jahwa_daq_system_i/mb_softprocessor_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/Q
                         net (fo=128, routed)         8.454    11.960    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X4Y2          RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.662    12.841    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y2          RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.115    12.956    
                         clock uncertainty           -0.154    12.802    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    12.236    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                         -11.960    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.234ns  (logic 0.419ns (4.538%)  route 8.815ns (95.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns = ( 13.004 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.639     2.933    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/clka
    SLICE_X47Y80         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.419     3.352 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=129, routed)         8.815    12.167    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X5Y21         RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.825    13.004    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.129    13.133    
                         clock uncertainty           -0.154    12.978    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.534    12.444    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                         -12.167    
  -------------------------------------------------------------------
                         slack                                  0.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/AckDataState_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rxCntDone_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.227ns (58.214%)  route 0.163ns (41.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.586     0.922    jahwa_daq_system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X67Y49         FDRE                                         r  jahwa_daq_system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/AckDataState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y49         FDRE (Prop_fdre_C_Q)         0.128     1.050 r  jahwa_daq_system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/AckDataState_reg/Q
                         net (fo=2, routed)           0.163     1.212    jahwa_daq_system_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/ackDataState
    SLICE_X67Y50         LUT3 (Prop_lut3_I1_O)        0.099     1.311 r  jahwa_daq_system_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rxCntDone_i_1/O
                         net (fo=1, routed)           0.000     1.311    jahwa_daq_system_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rxCntDone0
    SLICE_X67Y50         FDRE                                         r  jahwa_daq_system_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rxCntDone_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.849     1.215    jahwa_daq_system_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/s_axi_aclk
    SLICE_X67Y50         FDRE                                         r  jahwa_daq_system_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rxCntDone_reg/C
                         clock pessimism             -0.030     1.185    
    SLICE_X67Y50         FDRE (Hold_fdre_C_D)         0.091     1.276    jahwa_daq_system_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rxCntDone_reg
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.248ns (60.460%)  route 0.162ns (39.540%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.544     0.880    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y69         FDRE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[29]/Q
                         net (fo=1, routed)           0.162     1.183    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/axi_rdata_reg[31][29]
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.045     1.228 r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/axi_rdata[29]_i_2/O
                         net (fo=1, routed)           0.000     1.228    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/axi_rdata[29]_i_2_n_0
    SLICE_X48Y70         MUXF7 (Prop_muxf7_I0_O)      0.062     1.290 r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/axi_rdata_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     1.290    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X48Y70         FDRE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.813     1.179    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y70         FDRE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X48Y70         FDRE (Hold_fdre_C_D)         0.105     1.249    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.556     0.892    jahwa_daq_system_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X41Y95         FDRE                                         r  jahwa_daq_system_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  jahwa_daq_system_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.100     1.133    jahwa_daq_system_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X42Y96         SRLC32E                                      r  jahwa_daq_system_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.824     1.190    jahwa_daq_system_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X42Y96         SRLC32E                                      r  jahwa_daq_system_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X42Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.091    jahwa_daq_system_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.304%)  route 0.237ns (62.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.563     0.899    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X45Y49         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[20]/Q
                         net (fo=1, routed)           0.237     1.276    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc[20]
    SLICE_X45Y50         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.825     1.191    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X45Y50         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[20]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.070     1.231    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.670%)  route 0.244ns (63.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.583     0.919    jahwa_daq_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X59Y45         FDRE                                         r  jahwa_daq_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  jahwa_daq_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[19]/Q
                         net (fo=1, routed)           0.244     1.303    jahwa_daq_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[12]
    SLICE_X59Y50         FDRE                                         r  jahwa_daq_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.848     1.214    jahwa_daq_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X59Y50         FDRE                                         r  jahwa_daq_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.070     1.254    jahwa_daq_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg5_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.274ns (64.513%)  route 0.151ns (35.487%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.543     0.879    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y70         FDRE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg5_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.164     1.043 r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg5_reg[24]/Q
                         net (fo=1, routed)           0.151     1.193    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg5[24]
    SLICE_X49Y70         LUT6 (Prop_lut6_I3_O)        0.045     1.238 r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/axi_rdata[24]_i_3/O
                         net (fo=1, routed)           0.000     1.238    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/axi_rdata_reg[24]
    SLICE_X49Y70         MUXF7 (Prop_muxf7_I1_O)      0.065     1.303 r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/axi_rdata_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     1.303    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X49Y70         FDRE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.813     1.179    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y70         FDRE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X49Y70         FDRE (Hold_fdre_C_D)         0.105     1.249    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg7_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.274ns (63.893%)  route 0.155ns (36.107%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.548     0.884    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y64         FDRE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg7_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg7_reg[2]/Q
                         net (fo=1, routed)           0.155     1.202    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg7[2]
    SLICE_X48Y62         LUT6 (Prop_lut6_I0_O)        0.045     1.247 r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/axi_rdata[2]_i_3/O
                         net (fo=1, routed)           0.000     1.247    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/axi_rdata_reg[2]
    SLICE_X48Y62         MUXF7 (Prop_muxf7_I1_O)      0.065     1.312 r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/axi_rdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.312    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X48Y62         FDRE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.820     1.186    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y62         FDRE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X48Y62         FDRE (Hold_fdre_C_D)         0.105     1.256    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/srw_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/sr_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.367%)  route 0.247ns (63.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.586     0.922    jahwa_daq_system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X61Y48         FDRE                                         r  jahwa_daq_system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/srw_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  jahwa_daq_system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/srw_i_reg/Q
                         net (fo=3, routed)           0.247     1.309    jahwa_daq_system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/sr_i_reg[1]_0[2]
    SLICE_X64Y53         FDRE                                         r  jahwa_daq_system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/sr_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.848     1.214    jahwa_daq_system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X64Y53         FDRE                                         r  jahwa_daq_system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/sr_i_reg[4]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X64Y53         FDRE (Hold_fdre_C_D)         0.066     1.250    jahwa_daq_system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/sr_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.572%)  route 0.323ns (63.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.556     0.892    jahwa_daq_system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y95         FDRE                                         r  jahwa_daq_system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  jahwa_daq_system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/Q
                         net (fo=3, routed)           0.323     1.355    jahwa_daq_system_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/m_axi_bresp[1]
    SLICE_X40Y103        LUT5 (Prop_lut5_I2_O)        0.045     1.400 r  jahwa_daq_system_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1/O
                         net (fo=1, routed)           0.000     1.400    jahwa_daq_system_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1_n_0
    SLICE_X40Y103        FDRE                                         r  jahwa_daq_system_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.910     1.276    jahwa_daq_system_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X40Y103        FDRE                                         r  jahwa_daq_system_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X40Y103        FDRE (Hold_fdre_C_D)         0.092     1.333    jahwa_daq_system_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/rdy_new_xmt_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.289%)  route 0.270ns (65.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.588     0.924    jahwa_daq_system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X68Y49         FDRE                                         r  jahwa_daq_system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/rdy_new_xmt_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y49         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  jahwa_daq_system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/rdy_new_xmt_i_reg/Q
                         net (fo=2, routed)           0.270     1.335    jahwa_daq_system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/rdy_new_xmt_i
    SLICE_X63Y50         FDRE                                         r  jahwa_daq_system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.849     1.215    jahwa_daq_system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X63Y50         FDRE                                         r  jahwa_daq_system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rd_reg/C
                         clock pessimism             -0.030     1.185    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.075     1.260    jahwa_daq_system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rd_reg
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y11  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y11  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y7   jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y7   jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y27  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y27  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y45  jahwa_daq_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y45  jahwa_daq_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y45  jahwa_daq_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y45  jahwa_daq_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y45  jahwa_daq_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y45  jahwa_daq_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y45  jahwa_daq_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y45  jahwa_daq_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y42  jahwa_daq_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y42  jahwa_daq_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y50  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y50  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y50  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y50  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y50  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y50  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y50  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y50  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y56  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y56  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.365ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.156ns  (logic 0.707ns (22.405%)  route 2.449ns (77.595%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.455ns = ( 36.788 - 33.333 ) 
    Source Clock Delay      (SCD):    3.953ns = ( 20.620 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.709    20.620    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X55Y85         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.459    21.079 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.972    22.051    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X58Y83         LUT6 (Prop_lut6_I0_O)        0.124    22.175 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.287    23.462    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X63Y72         LUT3 (Prop_lut3_I2_O)        0.124    23.586 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.190    23.775    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X62Y72         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.529    36.788    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X62Y72         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.432    37.220    
                         clock uncertainty           -0.035    37.185    
    SLICE_X62Y72         FDRE (Setup_fdre_C_D)       -0.045    37.140    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.140    
                         arrival time                         -23.775    
  -------------------------------------------------------------------
                         slack                                 13.365    

Slack (MET) :             13.630ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.964ns  (logic 0.707ns (23.855%)  route 2.257ns (76.145%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.455ns = ( 36.788 - 33.333 ) 
    Source Clock Delay      (SCD):    3.953ns = ( 20.620 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.709    20.620    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X55Y85         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.459    21.079 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.972    22.051    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X58Y83         LUT6 (Prop_lut6_I0_O)        0.124    22.175 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.285    23.460    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X63Y72         LUT2 (Prop_lut2_I0_O)        0.124    23.584 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    23.584    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X63Y72         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.529    36.788    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X63Y72         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.432    37.220    
                         clock uncertainty           -0.035    37.185    
    SLICE_X63Y72         FDRE (Setup_fdre_C_D)        0.029    37.214    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.214    
                         arrival time                         -23.584    
  -------------------------------------------------------------------
                         slack                                 13.630    

Slack (MET) :             13.663ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.979ns  (logic 0.707ns (23.734%)  route 2.272ns (76.266%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.455ns = ( 36.788 - 33.333 ) 
    Source Clock Delay      (SCD):    3.953ns = ( 20.620 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.709    20.620    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X55Y85         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.459    21.079 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.972    22.051    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X58Y83         LUT6 (Prop_lut6_I0_O)        0.124    22.175 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.300    23.475    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X62Y72         LUT4 (Prop_lut4_I2_O)        0.124    23.599 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.599    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X62Y72         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.529    36.788    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X62Y72         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.432    37.220    
                         clock uncertainty           -0.035    37.185    
    SLICE_X62Y72         FDRE (Setup_fdre_C_D)        0.077    37.262    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.262    
                         arrival time                         -23.599    
  -------------------------------------------------------------------
                         slack                                 13.663    

Slack (MET) :             13.676ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.921ns  (logic 0.707ns (24.202%)  route 2.214ns (75.798%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.455ns = ( 36.788 - 33.333 ) 
    Source Clock Delay      (SCD):    3.953ns = ( 20.620 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.709    20.620    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X55Y85         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.459    21.079 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.972    22.051    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X58Y83         LUT6 (Prop_lut6_I0_O)        0.124    22.175 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.242    23.417    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X63Y72         LUT6 (Prop_lut6_I4_O)        0.124    23.541 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.541    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X63Y72         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.529    36.788    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X63Y72         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.432    37.220    
                         clock uncertainty           -0.035    37.185    
    SLICE_X63Y72         FDRE (Setup_fdre_C_D)        0.032    37.217    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.217    
                         arrival time                         -23.541    
  -------------------------------------------------------------------
                         slack                                 13.676    

Slack (MET) :             13.678ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.005ns  (logic 0.733ns (24.394%)  route 2.272ns (75.606%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.455ns = ( 36.788 - 33.333 ) 
    Source Clock Delay      (SCD):    3.953ns = ( 20.620 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.709    20.620    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X55Y85         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.459    21.079 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.972    22.051    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X58Y83         LUT6 (Prop_lut6_I0_O)        0.124    22.175 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.300    23.475    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X62Y72         LUT5 (Prop_lut5_I3_O)        0.150    23.625 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    23.625    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X62Y72         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.529    36.788    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X62Y72         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.432    37.220    
                         clock uncertainty           -0.035    37.185    
    SLICE_X62Y72         FDRE (Setup_fdre_C_D)        0.118    37.303    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.303    
                         arrival time                         -23.625    
  -------------------------------------------------------------------
                         slack                                 13.678    

Slack (MET) :             13.759ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.704ns (26.980%)  route 1.905ns (73.020%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.460ns = ( 20.127 - 16.667 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143     2.143    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.244 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.709     3.953    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X63Y83         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.456     4.409 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.309     5.719    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I4_O)        0.124     5.843 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.264     6.107    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X55Y84         LUT5 (Prop_lut5_I0_O)        0.124     6.231 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.332     6.563    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X55Y85         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    18.502    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.593 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.534    20.127    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X55Y85         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.432    20.559    
                         clock uncertainty           -0.035    20.523    
    SLICE_X55Y85         FDRE (Setup_fdre_C_CE)      -0.202    20.321    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.321    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                 13.759    

Slack (MET) :             13.797ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.799ns  (logic 0.707ns (25.261%)  route 2.092ns (74.739%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.455ns = ( 36.788 - 33.333 ) 
    Source Clock Delay      (SCD):    3.953ns = ( 20.620 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.709    20.620    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X55Y85         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.459    21.079 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.972    22.051    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X58Y83         LUT6 (Prop_lut6_I0_O)        0.124    22.175 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.120    23.295    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X63Y72         LUT6 (Prop_lut6_I4_O)        0.124    23.419 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.419    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X63Y72         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.529    36.788    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X63Y72         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.432    37.220    
                         clock uncertainty           -0.035    37.185    
    SLICE_X63Y72         FDRE (Setup_fdre_C_D)        0.031    37.216    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.216    
                         arrival time                         -23.419    
  -------------------------------------------------------------------
                         slack                                 13.797    

Slack (MET) :             13.922ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.672ns  (logic 0.707ns (26.461%)  route 1.965ns (73.539%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.455ns = ( 36.788 - 33.333 ) 
    Source Clock Delay      (SCD):    3.953ns = ( 20.620 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.709    20.620    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X55Y85         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.459    21.079 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.972    22.051    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X58Y83         LUT6 (Prop_lut6_I0_O)        0.124    22.175 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.993    23.168    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X61Y72         LUT3 (Prop_lut3_I1_O)        0.124    23.292 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.292    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X61Y72         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.529    36.788    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y72         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.432    37.220    
                         clock uncertainty           -0.035    37.185    
    SLICE_X61Y72         FDRE (Setup_fdre_C_D)        0.029    37.214    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.214    
                         arrival time                         -23.292    
  -------------------------------------------------------------------
                         slack                                 13.922    

Slack (MET) :             13.974ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.666ns  (logic 0.701ns (26.295%)  route 1.965ns (73.705%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.455ns = ( 36.788 - 33.333 ) 
    Source Clock Delay      (SCD):    3.953ns = ( 20.620 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.709    20.620    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X55Y85         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.459    21.079 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.972    22.051    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X58Y83         LUT6 (Prop_lut6_I0_O)        0.124    22.175 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.993    23.168    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X61Y72         LUT4 (Prop_lut4_I2_O)        0.118    23.286 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.286    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X61Y72         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.529    36.788    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y72         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.432    37.220    
                         clock uncertainty           -0.035    37.185    
    SLICE_X61Y72         FDRE (Setup_fdre_C_D)        0.075    37.260    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.260    
                         arrival time                         -23.286    
  -------------------------------------------------------------------
                         slack                                 13.974    

Slack (MET) :             14.589ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.011ns  (logic 0.707ns (35.157%)  route 1.304ns (64.843%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 36.792 - 33.333 ) 
    Source Clock Delay      (SCD):    3.953ns = ( 20.620 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.709    20.620    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X55Y85         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.459    21.079 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.817    21.895    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X59Y83         LUT6 (Prop_lut6_I4_O)        0.124    22.019 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.487    22.507    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X59Y83         LUT6 (Prop_lut6_I1_O)        0.124    22.631 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.631    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X59Y83         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533    36.792    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X59Y83         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.432    37.224    
                         clock uncertainty           -0.035    37.189    
    SLICE_X59Y83         FDRE (Setup_fdre_C_D)        0.031    37.220    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         37.220    
                         arrival time                         -22.631    
  -------------------------------------------------------------------
                         slack                                 14.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.579     1.486    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X61Y88         FDPE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.627 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.101     1.728    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X62Y88         SRL16E                                       r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.848     1.888    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X62Y88         SRL16E                                       r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.386     1.502    
    SLICE_X62Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.619    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.696%)  route 0.120ns (42.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.577     1.484    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X58Y89         FDPE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDPE (Prop_fdpe_C_Q)         0.164     1.648 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.120     1.768    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X54Y89         SRL16E                                       r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.845     1.885    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X54Y89         SRL16E                                       r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.367     1.518    
    SLICE_X54Y89         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.633    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/C
                            (rising edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/D
                            (rising edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.577     1.484    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X59Y88         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/Q
                         net (fo=1, routed)           0.116     1.741    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8_n_0
    SLICE_X59Y89         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.847     1.887    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X59Y89         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
                         clock pessimism             -0.387     1.500    
    SLICE_X59Y89         FDCE (Hold_fdce_C_D)         0.072     1.572    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.579     1.486    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X61Y88         FDPE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.627 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/Q
                         net (fo=1, routed)           0.116     1.743    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[2]
    SLICE_X58Y88         FDPE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.847     1.887    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X58Y88         FDPE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
                         clock pessimism             -0.367     1.520    
    SLICE_X58Y88         FDPE (Hold_fdpe_C_D)         0.052     1.572    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.093%)  route 0.163ns (49.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.577     1.484    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X58Y88         FDPE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDPE (Prop_fdpe_C_Q)         0.164     1.648 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.163     1.811    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X54Y89         SRL16E                                       r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.845     1.885    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X54Y89         SRL16E                                       r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.367     1.518    
    SLICE_X54Y89         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.635    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.660%)  route 0.132ns (48.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.580     1.487    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y58         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.132     1.760    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[10]
    SLICE_X61Y57         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.849     1.889    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y57         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/C
                         clock pessimism             -0.386     1.503    
    SLICE_X61Y57         FDRE (Hold_fdre_C_D)         0.078     1.581    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.915%)  route 0.121ns (46.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.580     1.487    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y57         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/Q
                         net (fo=2, routed)           0.121     1.749    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[2]
    SLICE_X59Y57         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.848     1.888    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y57         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                         clock pessimism             -0.367     1.521    
    SLICE_X59Y57         FDRE (Hold_fdre_C_D)         0.047     1.568    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
                            (rising edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/D
                            (rising edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.229%)  route 0.129ns (47.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.579     1.486    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X61Y88         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/Q
                         net (fo=2, routed)           0.129     1.756    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3_n_0
    SLICE_X60Y88         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.848     1.888    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X60Y88         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/C
                         clock pessimism             -0.389     1.499    
    SLICE_X60Y88         FDCE (Hold_fdce_C_D)         0.075     1.574    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.146%)  route 0.124ns (46.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.576     1.483    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X63Y83         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/Q
                         net (fo=3, routed)           0.124     1.748    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_n_0
    SLICE_X61Y83         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.843     1.883    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X61Y83         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[12]/C
                         clock pessimism             -0.386     1.497    
    SLICE_X61Y83         FDRE (Hold_fdre_C_D)         0.066     1.563    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.842%)  route 0.110ns (37.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.577     1.484    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X64Y85         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/Q
                         net (fo=4, routed)           0.110     1.735    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[4]
    SLICE_X65Y85         LUT5 (Prop_lut5_I4_O)        0.045     1.780 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[3]_i_1/O
                         net (fo=1, routed)           0.000     1.780    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[3]
    SLICE_X65Y85         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.845     1.885    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X65Y85         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C
                         clock pessimism             -0.388     1.497    
    SLICE_X65Y85         FDRE (Hold_fdre_C_D)         0.092     1.589    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X55Y85   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X66Y83   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X61Y83   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X61Y83   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X66Y83   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X66Y83   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X66Y83   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X65Y83   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X65Y83   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_reg[14]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y47   jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y47   jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y49   jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X58Y85   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X58Y85   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X58Y85   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X58Y85   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X62Y88   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X62Y71   jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X62Y71   jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X62Y88   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X58Y85   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X58Y85   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X58Y85   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X58Y85   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X54Y89   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X54Y89   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X62Y70   jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X62Y70   jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X62Y71   jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.191ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.980ns  (logic 0.861ns (17.291%)  route 4.119ns (82.709%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.419ns = ( 36.752 - 33.333 ) 
    Source Clock Delay      (SCD):    3.872ns = ( 20.539 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.063    18.730    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.831 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.708    20.539    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X57Y84         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.459    20.998 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.833    21.830    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X60Y84         LUT3 (Prop_lut3_I2_O)        0.124    21.954 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.807    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X60Y84         LUT4 (Prop_lut4_I0_O)        0.124    22.931 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.828    23.758    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X61Y83         LUT5 (Prop_lut5_I4_O)        0.154    23.912 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.606    25.518    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X61Y60         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.787    35.120    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.211 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.541    36.752    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X61Y60         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.400    37.152    
                         clock uncertainty           -0.035    37.117    
    SLICE_X61Y60         FDCE (Setup_fdce_C_CE)      -0.408    36.709    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.709    
                         arrival time                         -25.518    
  -------------------------------------------------------------------
                         slack                                 11.191    

Slack (MET) :             11.197ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.973ns  (logic 0.861ns (17.313%)  route 4.112ns (82.687%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.419ns = ( 36.752 - 33.333 ) 
    Source Clock Delay      (SCD):    3.872ns = ( 20.539 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.063    18.730    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.831 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.708    20.539    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X57Y84         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.459    20.998 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.833    21.830    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X60Y84         LUT3 (Prop_lut3_I2_O)        0.124    21.954 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.807    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X60Y84         LUT4 (Prop_lut4_I0_O)        0.124    22.931 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.828    23.758    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X61Y83         LUT5 (Prop_lut5_I4_O)        0.154    23.912 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.599    25.512    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X63Y60         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.787    35.120    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.211 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.541    36.752    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X63Y60         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.400    37.152    
                         clock uncertainty           -0.035    37.117    
    SLICE_X63Y60         FDRE (Setup_fdre_C_CE)      -0.408    36.709    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.709    
                         arrival time                         -25.512    
  -------------------------------------------------------------------
                         slack                                 11.197    

Slack (MET) :             11.197ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.973ns  (logic 0.861ns (17.313%)  route 4.112ns (82.687%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.419ns = ( 36.752 - 33.333 ) 
    Source Clock Delay      (SCD):    3.872ns = ( 20.539 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.063    18.730    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.831 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.708    20.539    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X57Y84         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.459    20.998 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.833    21.830    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X60Y84         LUT3 (Prop_lut3_I2_O)        0.124    21.954 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.807    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X60Y84         LUT4 (Prop_lut4_I0_O)        0.124    22.931 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.828    23.758    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X61Y83         LUT5 (Prop_lut5_I4_O)        0.154    23.912 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.599    25.512    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X63Y60         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.787    35.120    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.211 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.541    36.752    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X63Y60         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.400    37.152    
                         clock uncertainty           -0.035    37.117    
    SLICE_X63Y60         FDRE (Setup_fdre_C_CE)      -0.408    36.709    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.709    
                         arrival time                         -25.512    
  -------------------------------------------------------------------
                         slack                                 11.197    

Slack (MET) :             11.338ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.830ns  (logic 0.861ns (17.826%)  route 3.969ns (82.174%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.417ns = ( 36.750 - 33.333 ) 
    Source Clock Delay      (SCD):    3.872ns = ( 20.539 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.063    18.730    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.831 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.708    20.539    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X57Y84         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.459    20.998 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.833    21.830    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X60Y84         LUT3 (Prop_lut3_I2_O)        0.124    21.954 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.807    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X60Y84         LUT4 (Prop_lut4_I0_O)        0.124    22.931 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.828    23.758    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X61Y83         LUT5 (Prop_lut5_I4_O)        0.154    23.912 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.456    25.369    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X63Y62         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.787    35.120    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.211 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.539    36.750    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X63Y62         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.400    37.150    
                         clock uncertainty           -0.035    37.115    
    SLICE_X63Y62         FDCE (Setup_fdce_C_CE)      -0.408    36.707    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.707    
                         arrival time                         -25.369    
  -------------------------------------------------------------------
                         slack                                 11.338    

Slack (MET) :             11.344ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.828ns  (logic 0.861ns (17.835%)  route 3.967ns (82.165%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.420ns = ( 36.753 - 33.333 ) 
    Source Clock Delay      (SCD):    3.872ns = ( 20.539 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.063    18.730    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.831 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.708    20.539    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X57Y84         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.459    20.998 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.833    21.830    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X60Y84         LUT3 (Prop_lut3_I2_O)        0.124    21.954 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.807    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X60Y84         LUT4 (Prop_lut4_I0_O)        0.124    22.931 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.828    23.758    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X61Y83         LUT5 (Prop_lut5_I4_O)        0.154    23.912 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.454    25.366    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X64Y60         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.787    35.120    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.211 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.542    36.753    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X64Y60         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.400    37.153    
                         clock uncertainty           -0.035    37.118    
    SLICE_X64Y60         FDRE (Setup_fdre_C_CE)      -0.408    36.710    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.710    
                         arrival time                         -25.366    
  -------------------------------------------------------------------
                         slack                                 11.344    

Slack (MET) :             11.344ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.828ns  (logic 0.861ns (17.835%)  route 3.967ns (82.165%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.420ns = ( 36.753 - 33.333 ) 
    Source Clock Delay      (SCD):    3.872ns = ( 20.539 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.063    18.730    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.831 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.708    20.539    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X57Y84         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.459    20.998 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.833    21.830    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X60Y84         LUT3 (Prop_lut3_I2_O)        0.124    21.954 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.807    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X60Y84         LUT4 (Prop_lut4_I0_O)        0.124    22.931 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.828    23.758    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X61Y83         LUT5 (Prop_lut5_I4_O)        0.154    23.912 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.454    25.366    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X64Y60         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.787    35.120    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.211 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.542    36.753    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X64Y60         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.400    37.153    
                         clock uncertainty           -0.035    37.118    
    SLICE_X64Y60         FDRE (Setup_fdre_C_CE)      -0.408    36.710    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.710    
                         arrival time                         -25.366    
  -------------------------------------------------------------------
                         slack                                 11.344    

Slack (MET) :             11.344ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.828ns  (logic 0.861ns (17.835%)  route 3.967ns (82.165%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.420ns = ( 36.753 - 33.333 ) 
    Source Clock Delay      (SCD):    3.872ns = ( 20.539 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.063    18.730    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.831 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.708    20.539    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X57Y84         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.459    20.998 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.833    21.830    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X60Y84         LUT3 (Prop_lut3_I2_O)        0.124    21.954 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.807    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X60Y84         LUT4 (Prop_lut4_I0_O)        0.124    22.931 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.828    23.758    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X61Y83         LUT5 (Prop_lut5_I4_O)        0.154    23.912 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.454    25.366    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X64Y60         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.787    35.120    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.211 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.542    36.753    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X64Y60         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.400    37.153    
                         clock uncertainty           -0.035    37.118    
    SLICE_X64Y60         FDRE (Setup_fdre_C_CE)      -0.408    36.710    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.710    
                         arrival time                         -25.366    
  -------------------------------------------------------------------
                         slack                                 11.344    

Slack (MET) :             11.495ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.674ns  (logic 0.861ns (18.420%)  route 3.813ns (81.580%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.418ns = ( 36.751 - 33.333 ) 
    Source Clock Delay      (SCD):    3.872ns = ( 20.539 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.063    18.730    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.831 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.708    20.539    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X57Y84         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.459    20.998 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.833    21.830    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X60Y84         LUT3 (Prop_lut3_I2_O)        0.124    21.954 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.807    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X60Y84         LUT4 (Prop_lut4_I0_O)        0.124    22.931 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.828    23.758    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X61Y83         LUT5 (Prop_lut5_I4_O)        0.154    23.912 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.300    25.213    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X65Y62         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.787    35.120    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.211 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.540    36.751    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X65Y62         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.400    37.151    
                         clock uncertainty           -0.035    37.116    
    SLICE_X65Y62         FDCE (Setup_fdce_C_CE)      -0.408    36.708    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.708    
                         arrival time                         -25.213    
  -------------------------------------------------------------------
                         slack                                 11.495    

Slack (MET) :             11.647ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.521ns  (logic 0.861ns (19.044%)  route 3.660ns (80.956%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.417ns = ( 36.750 - 33.333 ) 
    Source Clock Delay      (SCD):    3.872ns = ( 20.539 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.063    18.730    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.831 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.708    20.539    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X57Y84         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.459    20.998 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.833    21.830    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X60Y84         LUT3 (Prop_lut3_I2_O)        0.124    21.954 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.807    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X60Y84         LUT4 (Prop_lut4_I0_O)        0.124    22.931 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.828    23.758    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X61Y83         LUT5 (Prop_lut5_I4_O)        0.154    23.912 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.147    25.060    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X65Y64         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.787    35.120    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.211 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.539    36.750    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X65Y64         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.400    37.150    
                         clock uncertainty           -0.035    37.115    
    SLICE_X65Y64         FDCE (Setup_fdce_C_CE)      -0.408    36.707    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.707    
                         arrival time                         -25.060    
  -------------------------------------------------------------------
                         slack                                 11.647    

Slack (MET) :             11.948ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.416ns  (logic 0.831ns (18.817%)  route 3.585ns (81.183%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.410ns = ( 36.743 - 33.333 ) 
    Source Clock Delay      (SCD):    3.872ns = ( 20.539 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.063    18.730    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.831 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.708    20.539    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X57Y84         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.459    20.998 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.833    21.830    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X60Y84         LUT3 (Prop_lut3_I2_O)        0.124    21.954 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.807    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X60Y84         LUT4 (Prop_lut4_I0_O)        0.124    22.931 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.828    23.758    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X61Y83         LUT5 (Prop_lut5_I4_O)        0.124    23.882 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.072    24.955    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X61Y70         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.787    35.120    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.211 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.532    36.743    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X61Y70         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.400    37.143    
                         clock uncertainty           -0.035    37.108    
    SLICE_X61Y70         FDCE (Setup_fdce_C_CE)      -0.205    36.903    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.903    
                         arrival time                         -24.955    
  -------------------------------------------------------------------
                         slack                                 11.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.909     0.909    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.935 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.576     1.511    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y83         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.174     1.849    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X62Y83         LUT3 (Prop_lut3_I2_O)        0.045     1.894 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.894    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X62Y83         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.025     1.025    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.054 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.843     1.897    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y83         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.386     1.511    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.120     1.631    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.909     0.909    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.935 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.575     1.510    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y84         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.168     1.819    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X59Y84         LUT6 (Prop_lut6_I5_O)        0.045     1.864 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.864    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X59Y84         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.025     1.025    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.054 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.843     1.897    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y84         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.387     1.510    
    SLICE_X59Y84         FDRE (Hold_fdre_C_D)         0.091     1.601    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.909     0.909    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.935 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.574     1.509    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y83         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.175     1.848    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.045     1.893 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.893    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X58Y83         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.025     1.025    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.054 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.842     1.896    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y83         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.387     1.509    
    SLICE_X58Y83         FDRE (Hold_fdre_C_D)         0.120     1.629    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.388ns  (logic 0.191ns (49.236%)  route 0.197ns (50.764%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 18.565 - 16.667 ) 
    Source Clock Delay      (SCD):    1.510ns = ( 18.176 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.909    17.576    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.602 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.575    18.176    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X56Y85         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDCE (Prop_fdce_C_Q)         0.146    18.322 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.197    18.519    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.045    18.564 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.000    18.564    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X56Y85         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.025    17.692    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.721 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.844    18.565    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X56Y85         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.388    18.176    
    SLICE_X56Y85         FDCE (Hold_fdce_C_D)         0.098    18.274    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.274    
                         arrival time                          18.564    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.537ns  (logic 0.191ns (35.584%)  route 0.346ns (64.416%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 18.564 - 16.667 ) 
    Source Clock Delay      (SCD):    1.509ns = ( 18.175 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.909    17.576    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.602 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.574    18.175    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X55Y86         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDCE (Prop_fdce_C_Q)         0.146    18.321 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.174    18.496    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X54Y86         LUT5 (Prop_lut5_I2_O)        0.045    18.541 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.171    18.712    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X57Y84         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.025    17.692    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.721 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.843    18.564    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X57Y84         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.353    18.210    
    SLICE_X57Y84         FDRE (Hold_fdre_C_CE)       -0.032    18.178    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.178    
                         arrival time                          18.712    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.537ns  (logic 0.191ns (35.584%)  route 0.346ns (64.416%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 18.564 - 16.667 ) 
    Source Clock Delay      (SCD):    1.509ns = ( 18.175 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.909    17.576    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.602 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.574    18.175    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X55Y86         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDCE (Prop_fdce_C_Q)         0.146    18.321 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.174    18.496    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X54Y86         LUT5 (Prop_lut5_I2_O)        0.045    18.541 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.171    18.712    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X57Y84         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.025    17.692    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.721 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.843    18.564    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X57Y84         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.353    18.210    
    SLICE_X57Y84         FDRE (Hold_fdre_C_CE)       -0.032    18.178    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.178    
                         arrival time                          18.712    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.537ns  (logic 0.191ns (35.584%)  route 0.346ns (64.416%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 18.564 - 16.667 ) 
    Source Clock Delay      (SCD):    1.509ns = ( 18.175 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.909    17.576    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.602 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.574    18.175    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X55Y86         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDCE (Prop_fdce_C_Q)         0.146    18.321 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.174    18.496    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X54Y86         LUT5 (Prop_lut5_I2_O)        0.045    18.541 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.171    18.712    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X57Y84         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.025    17.692    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.721 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.843    18.564    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X57Y84         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.353    18.210    
    SLICE_X57Y84         FDRE (Hold_fdre_C_CE)       -0.032    18.178    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.178    
                         arrival time                          18.712    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.537ns  (logic 0.191ns (35.584%)  route 0.346ns (64.416%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 18.564 - 16.667 ) 
    Source Clock Delay      (SCD):    1.509ns = ( 18.175 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.909    17.576    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.602 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.574    18.175    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X55Y86         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDCE (Prop_fdce_C_Q)         0.146    18.321 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.174    18.496    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X54Y86         LUT5 (Prop_lut5_I2_O)        0.045    18.541 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.171    18.712    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X57Y84         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.025    17.692    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.721 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.843    18.564    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X57Y84         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.353    18.210    
    SLICE_X57Y84         FDRE (Hold_fdre_C_CE)       -0.032    18.178    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.178    
                         arrival time                          18.712    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.537ns  (logic 0.191ns (35.584%)  route 0.346ns (64.416%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 18.564 - 16.667 ) 
    Source Clock Delay      (SCD):    1.509ns = ( 18.175 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.909    17.576    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.602 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.574    18.175    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X55Y86         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDCE (Prop_fdce_C_Q)         0.146    18.321 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.174    18.496    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X54Y86         LUT5 (Prop_lut5_I2_O)        0.045    18.541 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.171    18.712    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X57Y84         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.025    17.692    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.721 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.843    18.564    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X57Y84         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.353    18.210    
    SLICE_X57Y84         FDRE (Hold_fdre_C_CE)       -0.032    18.178    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.178    
                         arrival time                          18.712    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.537ns  (logic 0.191ns (35.584%)  route 0.346ns (64.416%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 18.564 - 16.667 ) 
    Source Clock Delay      (SCD):    1.509ns = ( 18.175 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.909    17.576    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.602 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.574    18.175    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X55Y86         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDCE (Prop_fdce_C_Q)         0.146    18.321 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.174    18.496    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X54Y86         LUT5 (Prop_lut5_I2_O)        0.045    18.541 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.171    18.712    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X57Y84         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.025    17.692    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.721 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.843    18.564    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X57Y84         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.353    18.210    
    SLICE_X57Y84         FDRE (Hold_fdre_C_CE)       -0.032    18.178    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.178    
                         arrival time                          18.712    
  -------------------------------------------------------------------
                         slack                                  0.534    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X58Y83   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X59Y84   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X56Y85   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X57Y84   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X57Y84   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X57Y84   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X57Y84   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X57Y84   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X57Y84   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X58Y83   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X59Y84   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X59Y84   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X56Y84   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X56Y84   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X56Y84   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X56Y84   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X56Y84   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X56Y84   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X56Y84   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X58Y83   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y85   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X57Y84   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X57Y84   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X57Y84   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X57Y84   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X57Y84   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X57Y84   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X57Y84   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X57Y84   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.291ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 0.606ns (11.525%)  route 4.652ns (88.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.700     2.994    jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          1.952     5.402    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aresetn
    SLICE_X54Y67         LUT2 (Prop_lut2_I0_O)        0.150     5.552 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          2.701     8.252    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X49Y66         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.470    12.649    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X49Y66         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[16]/C
                         clock pessimism              0.129    12.778    
                         clock uncertainty           -0.154    12.624    
    SLICE_X49Y66         FDCE (Recov_fdce_C_CLR)     -0.629    11.995    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[16]
  -------------------------------------------------------------------
                         required time                         11.995    
                         arrival time                          -8.252    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 0.606ns (11.525%)  route 4.652ns (88.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.700     2.994    jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          1.952     5.402    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aresetn
    SLICE_X54Y67         LUT2 (Prop_lut2_I0_O)        0.150     5.552 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          2.701     8.252    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X49Y66         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.470    12.649    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X49Y66         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[17]/C
                         clock pessimism              0.129    12.778    
                         clock uncertainty           -0.154    12.624    
    SLICE_X49Y66         FDCE (Recov_fdce_C_CLR)     -0.629    11.995    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[17]
  -------------------------------------------------------------------
                         required time                         11.995    
                         arrival time                          -8.252    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 0.606ns (11.525%)  route 4.652ns (88.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.700     2.994    jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          1.952     5.402    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aresetn
    SLICE_X54Y67         LUT2 (Prop_lut2_I0_O)        0.150     5.552 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          2.701     8.252    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X49Y66         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.470    12.649    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X49Y66         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[18]/C
                         clock pessimism              0.129    12.778    
                         clock uncertainty           -0.154    12.624    
    SLICE_X49Y66         FDCE (Recov_fdce_C_CLR)     -0.629    11.995    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[18]
  -------------------------------------------------------------------
                         required time                         11.995    
                         arrival time                          -8.252    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 0.606ns (11.525%)  route 4.652ns (88.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.700     2.994    jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          1.952     5.402    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aresetn
    SLICE_X54Y67         LUT2 (Prop_lut2_I0_O)        0.150     5.552 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          2.701     8.252    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X49Y66         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.470    12.649    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X49Y66         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[19]/C
                         clock pessimism              0.129    12.778    
                         clock uncertainty           -0.154    12.624    
    SLICE_X49Y66         FDCE (Recov_fdce_C_CLR)     -0.629    11.995    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[19]
  -------------------------------------------------------------------
                         required time                         11.995    
                         arrival time                          -8.252    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 0.606ns (11.624%)  route 4.608ns (88.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.700     2.994    jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          1.952     5.402    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aresetn
    SLICE_X54Y67         LUT2 (Prop_lut2_I0_O)        0.150     5.552 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          2.656     8.208    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X49Y68         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.467    12.646    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X49Y68         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[24]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.629    11.992    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[24]
  -------------------------------------------------------------------
                         required time                         11.992    
                         arrival time                          -8.208    
  -------------------------------------------------------------------
                         slack                                  3.784    

Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 0.606ns (11.624%)  route 4.608ns (88.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.700     2.994    jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          1.952     5.402    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aresetn
    SLICE_X54Y67         LUT2 (Prop_lut2_I0_O)        0.150     5.552 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          2.656     8.208    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X49Y68         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.467    12.646    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X49Y68         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[25]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.629    11.992    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[25]
  -------------------------------------------------------------------
                         required time                         11.992    
                         arrival time                          -8.208    
  -------------------------------------------------------------------
                         slack                                  3.784    

Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 0.606ns (11.624%)  route 4.608ns (88.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.700     2.994    jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          1.952     5.402    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aresetn
    SLICE_X54Y67         LUT2 (Prop_lut2_I0_O)        0.150     5.552 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          2.656     8.208    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X49Y68         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.467    12.646    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X49Y68         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[26]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.629    11.992    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[26]
  -------------------------------------------------------------------
                         required time                         11.992    
                         arrival time                          -8.208    
  -------------------------------------------------------------------
                         slack                                  3.784    

Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 0.606ns (11.624%)  route 4.608ns (88.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.700     2.994    jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          1.952     5.402    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aresetn
    SLICE_X54Y67         LUT2 (Prop_lut2_I0_O)        0.150     5.552 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          2.656     8.208    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X49Y68         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.467    12.646    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X49Y68         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[27]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.629    11.992    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[27]
  -------------------------------------------------------------------
                         required time                         11.992    
                         arrival time                          -8.208    
  -------------------------------------------------------------------
                         slack                                  3.784    

Slack (MET) :             3.946ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 0.606ns (11.985%)  route 4.450ns (88.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.700     2.994    jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          1.952     5.402    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aresetn
    SLICE_X54Y67         LUT2 (Prop_lut2_I0_O)        0.150     5.552 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          2.499     8.050    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X49Y63         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.472    12.651    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X49Y63         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[4]/C
                         clock pessimism              0.129    12.780    
                         clock uncertainty           -0.154    12.626    
    SLICE_X49Y63         FDCE (Recov_fdce_C_CLR)     -0.629    11.997    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.997    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  3.946    

Slack (MET) :             3.946ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 0.606ns (11.985%)  route 4.450ns (88.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.700     2.994    jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          1.952     5.402    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aresetn
    SLICE_X54Y67         LUT2 (Prop_lut2_I0_O)        0.150     5.552 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          2.499     8.050    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X49Y63         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        1.472    12.651    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X49Y63         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[5]/C
                         clock pessimism              0.129    12.780    
                         clock uncertainty           -0.154    12.626    
    SLICE_X49Y63         FDCE (Recov_fdce_C_CLR)     -0.629    11.997    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[5]
  -------------------------------------------------------------------
                         required time                         11.997    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  3.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.185ns (13.576%)  route 1.178ns (86.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.573     0.909    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y62         FDRE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.406     1.456    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/axi_rdata_reg[31][0]
    SLICE_X54Y67         LUT2 (Prop_lut2_I1_O)        0.044     1.500 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          0.771     2.271    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X49Y69         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.814     1.180    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X49Y69         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[28]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X49Y69         FDCE (Remov_fdce_C_CLR)     -0.165     0.980    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[29]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.185ns (13.576%)  route 1.178ns (86.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.573     0.909    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y62         FDRE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.406     1.456    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/axi_rdata_reg[31][0]
    SLICE_X54Y67         LUT2 (Prop_lut2_I1_O)        0.044     1.500 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          0.771     2.271    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X49Y69         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.814     1.180    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X49Y69         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[29]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X49Y69         FDCE (Remov_fdce_C_CLR)     -0.165     0.980    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[30]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.185ns (13.576%)  route 1.178ns (86.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.573     0.909    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y62         FDRE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.406     1.456    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/axi_rdata_reg[31][0]
    SLICE_X54Y67         LUT2 (Prop_lut2_I1_O)        0.044     1.500 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          0.771     2.271    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X49Y69         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.814     1.180    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X49Y69         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[30]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X49Y69         FDCE (Remov_fdce_C_CLR)     -0.165     0.980    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.185ns (13.576%)  route 1.178ns (86.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.573     0.909    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y62         FDRE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.406     1.456    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/axi_rdata_reg[31][0]
    SLICE_X54Y67         LUT2 (Prop_lut2_I1_O)        0.044     1.500 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          0.771     2.271    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X49Y69         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.814     1.180    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X49Y69         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[31]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X49Y69         FDCE (Remov_fdce_C_CLR)     -0.165     0.980    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.351ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.185ns (12.992%)  route 1.239ns (87.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.573     0.909    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y62         FDRE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.406     1.456    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/axi_rdata_reg[31][0]
    SLICE_X54Y67         LUT2 (Prop_lut2_I1_O)        0.044     1.500 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          0.832     2.333    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X49Y67         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.816     1.182    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X49Y67         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[20]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X49Y67         FDCE (Remov_fdce_C_CLR)     -0.165     0.982    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.351ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.185ns (12.992%)  route 1.239ns (87.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.573     0.909    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y62         FDRE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.406     1.456    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/axi_rdata_reg[31][0]
    SLICE_X54Y67         LUT2 (Prop_lut2_I1_O)        0.044     1.500 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          0.832     2.333    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X49Y67         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.816     1.182    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X49Y67         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[21]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X49Y67         FDCE (Remov_fdce_C_CLR)     -0.165     0.982    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.351ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.185ns (12.992%)  route 1.239ns (87.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.573     0.909    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y62         FDRE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.406     1.456    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/axi_rdata_reg[31][0]
    SLICE_X54Y67         LUT2 (Prop_lut2_I1_O)        0.044     1.500 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          0.832     2.333    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X49Y67         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.816     1.182    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X49Y67         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[22]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X49Y67         FDCE (Remov_fdce_C_CLR)     -0.165     0.982    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.351ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.185ns (12.992%)  route 1.239ns (87.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.573     0.909    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y62         FDRE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.406     1.456    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/axi_rdata_reg[31][0]
    SLICE_X54Y67         LUT2 (Prop_lut2_I1_O)        0.044     1.500 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          0.832     2.333    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X49Y67         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.816     1.182    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X49Y67         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[23]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X49Y67         FDCE (Remov_fdce_C_CLR)     -0.165     0.982    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.476ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_clk_div_out_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.186ns (12.890%)  route 1.257ns (87.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.569     0.905    jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          0.497     1.542    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aresetn
    SLICE_X60Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.587 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/axi_awready_i_1/O
                         net (fo=270, routed)         0.760     2.348    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/SR[0]
    SLICE_X54Y67         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_clk_div_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.837     1.203    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X54Y67         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_clk_div_out_reg/C
                         clock pessimism             -0.264     0.939    
    SLICE_X54Y67         FDCE (Remov_fdce_C_CLR)     -0.067     0.872    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_clk_div_out_reg
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.185ns (11.793%)  route 1.384ns (88.207%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.573     0.909    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y62         FDRE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.406     1.456    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/axi_rdata_reg[31][0]
    SLICE_X54Y67         LUT2 (Prop_lut2_I1_O)        0.044     1.500 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          0.977     2.477    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X49Y64         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5527, routed)        0.819     1.185    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X49Y64         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[10]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y64         FDCE (Remov_fdce_C_CLR)     -0.165     0.985    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  1.492    





