{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1536881853659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536881853659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 13 17:37:33 2018 " "Processing started: Thu Sep 13 17:37:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1536881853659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1536881853659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cafeteria -c Cafeteria --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cafeteria -c Cafeteria --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1536881853659 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1536881854464 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1536881854465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cafetera.sv 1 1 " "Found 1 design units, including 1 entities, in source file cafetera.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Cafetera " "Found entity 1: Cafetera" {  } { { "Cafetera.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_4/Maquina_expendedora_de_cafe/Cafetera.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536881876045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536881876045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cafetera_struct.sv 1 1 " "Found 1 design units, including 1 entities, in source file cafetera_struct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Cafetera_Struct " "Found entity 1: Cafetera_Struct" {  } { { "Cafetera_Struct.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_4/Maquina_expendedora_de_cafe/Cafetera_Struct.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536881876058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536881876058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seleccionador.sv 1 1 " "Found 1 design units, including 1 entities, in source file seleccionador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Seleccionador " "Found entity 1: Seleccionador" {  } { { "Seleccionador.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_4/Maquina_expendedora_de_cafe/Seleccionador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536881876079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536881876079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_display_7.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_display_7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_Display_7 " "Found entity 1: mux_Display_7" {  } { { "mux_Display_7.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_4/Maquina_expendedora_de_cafe/mux_Display_7.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536881876120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536881876120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seleccionador_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file seleccionador_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Seleccionador_tb " "Found entity 1: Seleccionador_tb" {  } { { "Seleccionador_tb.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_4/Maquina_expendedora_de_cafe/Seleccionador_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536881876139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536881876139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cafetera_struct_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file cafetera_struct_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Cafetera_Struct_tb " "Found entity 1: Cafetera_Struct_tb" {  } { { "Cafetera_Struct_tb.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_4/Maquina_expendedora_de_cafe/Cafetera_Struct_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536881876162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536881876162 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cafetera_Struct_tb " "Elaborating entity \"Cafetera_Struct_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1536881876462 ""}
{ "Error" "EVRFX_VERI_INST_PORTS_EXCEEDS_MODULE_DECLARATION" "dut 9 Cafetera 3 Cafetera_Struct_tb.sv(9) " "Verilog HDL Module Instantiation error at Cafetera_Struct_tb.sv(9): instance \"dut\" specifies 9 actual port connections but module \"Cafetera\" only expects 3" {  } { { "Cafetera_Struct_tb.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_4/Maquina_expendedora_de_cafe/Cafetera_Struct_tb.sv" 9 0 0 } }  } 0 10285 "Verilog HDL Module Instantiation error at %5!s!: instance \"%1!s!\" specifies %2!d! actual port connections but module \"%3!s!\" only expects %4!d!" 0 0 "Design Software" 0 -1 1536881876501 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1536881876504 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1536881876590 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 13 17:37:56 2018 " "Processing ended: Thu Sep 13 17:37:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1536881876590 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1536881876590 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1536881876590 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1536881876590 ""}
