
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32164 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 393.691 ; gain = 99.766
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/codefield/cpu/dummy_cpu/TOP.v:2]
INFO: [Synth 8-6157] synthesizing module 'cpuclk' [E:/codefield/cpu/dummy_cpu/dummy_cpu.runs/synth_1/.Xil/Vivado-32140-greeeenhandzpx/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpuclk' (1#1) [E:/codefield/cpu/dummy_cpu/dummy_cpu.runs/synth_1/.Xil/Vivado-32140-greeeenhandzpx/realtime/cpuclk_stub.v:5]
WARNING: [Synth 8-350] instance 'UCLK' of module 'cpuclk' requires 4 connections, but only 3 given [E:/codefield/cpu/dummy_cpu/TOP.v:27]
INFO: [Synth 8-6157] synthesizing module 'RES_DISPLAY' [E:/codefield/cpu/dummy_cpu/result_display.v:1]
	Parameter N bound to: 20000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/codefield/cpu/dummy_cpu/result_display.v:51]
INFO: [Synth 8-6155] done synthesizing module 'RES_DISPLAY' (2#1) [E:/codefield/cpu/dummy_cpu/result_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'CPU' [E:/codefield/cpu/dummy_cpu/CPU.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/codefield/cpu/dummy_cpu/PC.v:1]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [E:/codefield/cpu/dummy_cpu/PC.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PC' (3#1) [E:/codefield/cpu/dummy_cpu/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'NPC' [E:/codefield/cpu/dummy_cpu/NPC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'NPC' (4#1) [E:/codefield/cpu/dummy_cpu/NPC.v:1]
INFO: [Synth 8-6157] synthesizing module 'CTRL' [E:/codefield/cpu/dummy_cpu/CTRL.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CTRL' (5#1) [E:/codefield/cpu/dummy_cpu/CTRL.v:1]
INFO: [Synth 8-6157] synthesizing module 'SEXT' [E:/codefield/cpu/dummy_cpu/SEXT.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SEXT' (6#1) [E:/codefield/cpu/dummy_cpu/SEXT.v:1]
INFO: [Synth 8-6157] synthesizing module 'RF' [E:/codefield/cpu/dummy_cpu/RF.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RF' (7#1) [E:/codefield/cpu/dummy_cpu/RF.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/codefield/cpu/dummy_cpu/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [E:/codefield/cpu/dummy_cpu/ALU.v:16]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [E:/codefield/cpu/dummy_cpu/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (9#1) [E:/codefield/cpu/dummy_cpu/CPU.v:1]
INFO: [Synth 8-6157] synthesizing module 'prgrom' [E:/codefield/cpu/dummy_cpu/dummy_cpu.runs/synth_1/.Xil/Vivado-32140-greeeenhandzpx/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'prgrom' (10#1) [E:/codefield/cpu/dummy_cpu/dummy_cpu.runs/synth_1/.Xil/Vivado-32140-greeeenhandzpx/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dram' [E:/codefield/cpu/dummy_cpu/dummy_cpu.runs/synth_1/.Xil/Vivado-32140-greeeenhandzpx/realtime/dram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dram' (11#1) [E:/codefield/cpu/dummy_cpu/dummy_cpu.runs/synth_1/.Xil/Vivado-32140-greeeenhandzpx/realtime/dram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top' (12#1) [E:/codefield/cpu/dummy_cpu/TOP.v:2]
WARNING: [Synth 8-3331] design SEXT has unconnected port inst[6]
WARNING: [Synth 8-3331] design SEXT has unconnected port inst[5]
WARNING: [Synth 8-3331] design SEXT has unconnected port inst[4]
WARNING: [Synth 8-3331] design SEXT has unconnected port inst[3]
WARNING: [Synth 8-3331] design SEXT has unconnected port inst[2]
WARNING: [Synth 8-3331] design SEXT has unconnected port inst[1]
WARNING: [Synth 8-3331] design SEXT has unconnected port inst[0]
WARNING: [Synth 8-3331] design CTRL has unconnected port func7[6]
WARNING: [Synth 8-3331] design CTRL has unconnected port func7[4]
WARNING: [Synth 8-3331] design CTRL has unconnected port func7[3]
WARNING: [Synth 8-3331] design CTRL has unconnected port func7[2]
WARNING: [Synth 8-3331] design CTRL has unconnected port func7[1]
WARNING: [Synth 8-3331] design CTRL has unconnected port func7[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 449.328 ; gain = 155.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 449.328 ; gain = 155.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 449.328 ; gain = 155.402
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/codefield/cpu/dummy_cpu/download_test/synthesized_ip/dram/dram/dram_in_context.xdc] for cell 'dmem'
Finished Parsing XDC File [E:/codefield/cpu/dummy_cpu/download_test/synthesized_ip/dram/dram/dram_in_context.xdc] for cell 'dmem'
Parsing XDC File [E:/codefield/cpu/dummy_cpu/download_test/synthesized_ip/prgrom/prgrom/prgrom_in_context.xdc] for cell 'imem'
Finished Parsing XDC File [E:/codefield/cpu/dummy_cpu/download_test/synthesized_ip/prgrom/prgrom/prgrom_in_context.xdc] for cell 'imem'
Parsing XDC File [e:/codefield/cpu/dummy_cpu/dummy_cpu.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc] for cell 'UCLK'
Finished Parsing XDC File [e:/codefield/cpu/dummy_cpu/dummy_cpu.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc] for cell 'UCLK'
Parsing XDC File [E:/codefield/cpu/dummy_cpu/clock.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk' completely overrides clock 'clk_i'.
New: create_clock -period 10.000 -name clk [get_ports clk_i], [E:/codefield/cpu/dummy_cpu/clock.xdc:1]
Previous: create_clock -period 10.000 [get_ports clk_i], [e:/codefield/cpu/dummy_cpu/dummy_cpu.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [E:/codefield/cpu/dummy_cpu/clock.xdc]
Parsing XDC File [E:/codefield/cpu/dummy_cpu/pin.xdc]
Finished Parsing XDC File [E:/codefield/cpu/dummy_cpu/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/codefield/cpu/dummy_cpu/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 812.395 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 812.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 812.395 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 812.395 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 812.395 ; gain = 518.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 812.395 ; gain = 518.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_i. (constraint file  e:/codefield/cpu/dummy_cpu/dummy_cpu.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_i. (constraint file  e:/codefield/cpu/dummy_cpu/dummy_cpu.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for UCLK. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 812.395 ; gain = 518.469
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "led_dp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_write1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mem_write" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "branch" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "registers_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/codefield/cpu/dummy_cpu/ALU.v:12]
WARNING: [Synth 8-327] inferring latch for variable 'branch_reg_reg' [E:/codefield/cpu/dummy_cpu/ALU.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'resC_reg_reg' [E:/codefield/cpu/dummy_cpu/ALU.v:12]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 812.395 ; gain = 518.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 33    
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	  13 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 8     
	  16 Input      1 Bit        Muxes := 56    
	   2 Input      1 Bit        Muxes := 34    
	  13 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module RES_DISPLAY 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   9 Input      1 Bit        Muxes := 8     
	  16 Input      1 Bit        Muxes := 56    
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NPC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module CTRL 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SEXT 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RF 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  13 Input     32 Bit        Muxes := 3     
	  13 Input      1 Bit        Muxes := 2     
Module CPU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_res_display/led_dp" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design SEXT has unconnected port inst[6]
WARNING: [Synth 8-3331] design SEXT has unconnected port inst[5]
WARNING: [Synth 8-3331] design SEXT has unconnected port inst[4]
WARNING: [Synth 8-3331] design SEXT has unconnected port inst[3]
WARNING: [Synth 8-3331] design SEXT has unconnected port inst[2]
WARNING: [Synth 8-3331] design SEXT has unconnected port inst[1]
WARNING: [Synth 8-3331] design SEXT has unconnected port inst[0]
WARNING: [Synth 8-3331] design CTRL has unconnected port func7[6]
WARNING: [Synth 8-3331] design CTRL has unconnected port func7[4]
WARNING: [Synth 8-3331] design CTRL has unconnected port func7[3]
WARNING: [Synth 8-3331] design CTRL has unconnected port func7[2]
WARNING: [Synth 8-3331] design CTRL has unconnected port func7[1]
WARNING: [Synth 8-3331] design CTRL has unconnected port func7[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/u_rf/registers_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/u_rf/registers_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/u_rf/registers_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/u_rf/registers_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/u_rf/registers_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/u_rf/registers_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/u_rf/registers_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/u_rf/registers_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/u_rf/registers_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/u_rf/registers_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/u_rf/registers_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/u_rf/registers_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/u_rf/registers_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/u_rf/registers_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/u_rf/registers_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/u_rf/registers_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/u_rf/registers_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/u_rf/registers_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/u_rf/registers_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/u_rf/registers_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/u_rf/registers_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/u_rf/registers_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/u_rf/registers_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/u_rf/registers_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/u_rf/registers_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/u_rf/registers_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/u_rf/registers_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/u_rf/registers_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/u_rf/registers_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/u_rf/registers_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/u_rf/registers_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cpu/u_rf/registers_reg[0][4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 844.477 ; gain = 550.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'UCLK/clk_out1' to pin 'UCLK/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 844.477 ; gain = 550.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:51 ; elapsed = 00:02:55 . Memory (MB): peak = 1046.094 ; gain = 752.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:53 ; elapsed = 00:02:56 . Memory (MB): peak = 1046.094 ; gain = 752.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module UCLK has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:54 ; elapsed = 00:02:58 . Memory (MB): peak = 1046.094 ; gain = 752.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:54 ; elapsed = 00:02:58 . Memory (MB): peak = 1046.094 ; gain = 752.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:54 ; elapsed = 00:02:58 . Memory (MB): peak = 1046.094 ; gain = 752.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:54 ; elapsed = 00:02:58 . Memory (MB): peak = 1046.094 ; gain = 752.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:55 ; elapsed = 00:02:58 . Memory (MB): peak = 1046.094 ; gain = 752.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:55 ; elapsed = 00:02:58 . Memory (MB): peak = 1046.094 ; gain = 752.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cpuclk        |         1|
|2     |prgrom        |         1|
|3     |dram          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |cpuclk |     1|
|2     |dram   |     1|
|3     |prgrom |     1|
|4     |BUFG   |     1|
|5     |CARRY4 |    48|
|6     |LUT1   |    17|
|7     |LUT2   |    84|
|8     |LUT3   |   153|
|9     |LUT4   |   139|
|10    |LUT5   |   208|
|11    |LUT6   |   988|
|12    |MUXF7  |   107|
|13    |MUXF8  |     4|
|14    |FDCE   |    65|
|15    |FDPE   |    16|
|16    |FDRE   |   992|
|17    |LD     |    33|
|18    |IBUF   |     1|
|19    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+----------------+------------+------+
|      |Instance        |Module      |Cells |
+------+----------------+------------+------+
|1     |top             |            |  2938|
|2     |  u_cpu         |CPU         |  2778|
|3     |    u_alu       |ALU         |   117|
|4     |    u_npc       |NPC         |    24|
|5     |    u_pc        |PC          |   150|
|6     |    u_rf        |RF          |  2487|
|7     |  u_res_display |RES_DISPLAY |    74|
+------+----------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:55 ; elapsed = 00:02:58 . Memory (MB): peak = 1046.094 ; gain = 752.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:47 ; elapsed = 00:02:52 . Memory (MB): peak = 1046.094 ; gain = 389.102
Synthesis Optimization Complete : Time (s): cpu = 00:02:55 ; elapsed = 00:02:58 . Memory (MB): peak = 1046.094 ; gain = 752.168
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 192 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'RF' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1046.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  LD => LDCE: 33 instances

INFO: [Common 17-83] Releasing license: Synthesis
110 Infos, 31 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:58 ; elapsed = 00:03:02 . Memory (MB): peak = 1046.094 ; gain = 763.688
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1046.094 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/codefield/cpu/dummy_cpu/dummy_cpu.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul  5 16:24:49 2022...
