{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603067239181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603067239182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 21:27:18 2020 " "Processing started: Sun Oct 18 21:27:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603067239182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1603067239182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Geral -c Geral " "Command: quartus_sta Geral -c Geral" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1603067239183 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1603067239370 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1603067240127 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1603067240127 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603067240187 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603067240187 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "The Timing Analyzer is analyzing 42 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1603067240551 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Geral.sdc " "Synopsys Design Constraints File file not found: 'Geral.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1603067240659 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1603067240660 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1603067240664 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " "create_clock -period 1.000 -name divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1603067240664 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name processador:processador\|registradorGenerico:PC\|DOUT\[0\] processador:processador\|registradorGenerico:PC\|DOUT\[0\] " "create_clock -period 1.000 -name processador:processador\|registradorGenerico:PC\|DOUT\[0\] processador:processador\|registradorGenerico:PC\|DOUT\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1603067240664 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603067240664 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~19  from: datae  to: combout " "Cell: processador\|ROM\|memROM~19  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067240672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~21  from: datae  to: combout " "Cell: processador\|ROM\|memROM~21  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067240672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~26  from: datac  to: combout " "Cell: processador\|ROM\|memROM~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067240672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~27  from: datab  to: combout " "Cell: processador\|ROM\|memROM~27  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067240672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~62  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~62  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067240672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~63  from: datad  to: combout " "Cell: processador\|ROM\|memROM~63  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067240672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~65  from: datab  to: combout " "Cell: processador\|ROM\|memROM~65  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067240672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~66  from: datab  to: combout " "Cell: processador\|ROM\|memROM~66  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067240672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~68  from: datab  to: combout " "Cell: processador\|ROM\|memROM~68  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067240672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~69  from: datab  to: combout " "Cell: processador\|ROM\|memROM~69  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067240672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~71  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~71  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067240672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~72  from: datae  to: combout " "Cell: processador\|ROM\|memROM~72  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067240672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~74  from: datab  to: combout " "Cell: processador\|ROM\|memROM~74  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067240672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~75  from: datab  to: combout " "Cell: processador\|ROM\|memROM~75  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067240672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~77  from: datad  to: combout " "Cell: processador\|ROM\|memROM~77  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067240672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~78  from: datac  to: combout " "Cell: processador\|ROM\|memROM~78  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067240672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~80  from: dataa  to: combout " "Cell: processador\|ROM\|memROM~80  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067240672 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1603067240672 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1603067240674 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603067240675 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1603067240678 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1603067240697 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1603067240811 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1603067240811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.567 " "Worst-case setup slack is -10.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067240822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067240822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.567           -1478.318 CLOCK_50  " "  -10.567           -1478.318 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067240822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.215            -403.182 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "  -10.215            -403.182 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067240822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603067240822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.500 " "Worst-case hold slack is -1.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067240840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067240840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.500             -27.236 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "   -1.500             -27.236 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067240840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.169             -10.154 CLOCK_50  " "   -1.169             -10.154 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067240840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603067240840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.262 " "Worst-case recovery slack is -7.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067240861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067240861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.262              -7.262 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "   -7.262              -7.262 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067240861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603067240861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.224 " "Worst-case removal slack is 1.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067240882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067240882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.224               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "    1.224               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067240882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603067240882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.607 " "Worst-case minimum pulse width slack is -2.607" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067240896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067240896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.607            -729.067 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "   -2.607            -729.067 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067240896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.541            -151.424 CLOCK_50  " "   -0.541            -151.424 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067240896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.790 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "   -0.538              -0.790 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067240896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603067240896 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1603067240924 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1603067240959 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1603067242373 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~19  from: datae  to: combout " "Cell: processador\|ROM\|memROM~19  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067242494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~21  from: datae  to: combout " "Cell: processador\|ROM\|memROM~21  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067242494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~26  from: datac  to: combout " "Cell: processador\|ROM\|memROM~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067242494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~27  from: datab  to: combout " "Cell: processador\|ROM\|memROM~27  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067242494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~62  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~62  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067242494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~63  from: datad  to: combout " "Cell: processador\|ROM\|memROM~63  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067242494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~65  from: datab  to: combout " "Cell: processador\|ROM\|memROM~65  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067242494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~66  from: datab  to: combout " "Cell: processador\|ROM\|memROM~66  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067242494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~68  from: datab  to: combout " "Cell: processador\|ROM\|memROM~68  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067242494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~69  from: datab  to: combout " "Cell: processador\|ROM\|memROM~69  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067242494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~71  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~71  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067242494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~72  from: datae  to: combout " "Cell: processador\|ROM\|memROM~72  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067242494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~74  from: datab  to: combout " "Cell: processador\|ROM\|memROM~74  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067242494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~75  from: datab  to: combout " "Cell: processador\|ROM\|memROM~75  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067242494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~77  from: datad  to: combout " "Cell: processador\|ROM\|memROM~77  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067242494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~78  from: datac  to: combout " "Cell: processador\|ROM\|memROM~78  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067242494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~80  from: dataa  to: combout " "Cell: processador\|ROM\|memROM~80  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067242494 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1603067242494 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603067242496 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1603067242526 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1603067242526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.453 " "Worst-case setup slack is -10.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067242534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067242534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.453           -1487.293 CLOCK_50  " "  -10.453           -1487.293 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067242534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.404            -411.888 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "  -10.404            -411.888 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067242534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603067242534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.454 " "Worst-case hold slack is -1.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067242548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067242548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.454             -25.484 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "   -1.454             -25.484 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067242548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.292             -14.582 CLOCK_50  " "   -1.292             -14.582 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067242548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603067242548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.400 " "Worst-case recovery slack is -7.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067242557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067242557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.400              -7.400 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "   -7.400              -7.400 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067242557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603067242557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.195 " "Worst-case removal slack is 1.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067242566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067242566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.195               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "    1.195               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067242566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603067242566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.497 " "Worst-case minimum pulse width slack is -2.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067242573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067242573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.497            -761.386 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "   -2.497            -761.386 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067242573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.574            -135.430 CLOCK_50  " "   -0.574            -135.430 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067242573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.783 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "   -0.538              -0.783 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067242573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603067242573 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1603067242597 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1603067242806 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1603067244030 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~19  from: datae  to: combout " "Cell: processador\|ROM\|memROM~19  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067244158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~21  from: datae  to: combout " "Cell: processador\|ROM\|memROM~21  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067244158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~26  from: datac  to: combout " "Cell: processador\|ROM\|memROM~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067244158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~27  from: datab  to: combout " "Cell: processador\|ROM\|memROM~27  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067244158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~62  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~62  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067244158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~63  from: datad  to: combout " "Cell: processador\|ROM\|memROM~63  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067244158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~65  from: datab  to: combout " "Cell: processador\|ROM\|memROM~65  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067244158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~66  from: datab  to: combout " "Cell: processador\|ROM\|memROM~66  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067244158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~68  from: datab  to: combout " "Cell: processador\|ROM\|memROM~68  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067244158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~69  from: datab  to: combout " "Cell: processador\|ROM\|memROM~69  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067244158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~71  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~71  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067244158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~72  from: datae  to: combout " "Cell: processador\|ROM\|memROM~72  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067244158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~74  from: datab  to: combout " "Cell: processador\|ROM\|memROM~74  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067244158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~75  from: datab  to: combout " "Cell: processador\|ROM\|memROM~75  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067244158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~77  from: datad  to: combout " "Cell: processador\|ROM\|memROM~77  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067244158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~78  from: datac  to: combout " "Cell: processador\|ROM\|memROM~78  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067244158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~80  from: dataa  to: combout " "Cell: processador\|ROM\|memROM~80  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067244158 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1603067244158 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603067244159 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1603067244167 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1603067244167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.209 " "Worst-case setup slack is -5.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.209            -198.420 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "   -5.209            -198.420 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.118            -702.120 CLOCK_50  " "   -5.118            -702.120 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603067244174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.128 " "Worst-case hold slack is -1.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.128             -24.848 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "   -1.128             -24.848 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.692              -6.920 CLOCK_50  " "   -0.692              -6.920 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603067244190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.308 " "Worst-case recovery slack is -3.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.308              -3.308 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "   -3.308              -3.308 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603067244201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.460 " "Worst-case removal slack is 0.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "    0.460               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603067244234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.279 " "Worst-case minimum pulse width slack is -1.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.279            -252.830 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "   -1.279            -252.830 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.651             -78.007 CLOCK_50  " "   -0.651             -78.007 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "    0.128               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603067244241 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1603067244274 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~19  from: datae  to: combout " "Cell: processador\|ROM\|memROM~19  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067244494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~21  from: datae  to: combout " "Cell: processador\|ROM\|memROM~21  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067244494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~26  from: datac  to: combout " "Cell: processador\|ROM\|memROM~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067244494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~27  from: datab  to: combout " "Cell: processador\|ROM\|memROM~27  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067244494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~62  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~62  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067244494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~63  from: datad  to: combout " "Cell: processador\|ROM\|memROM~63  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067244494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~65  from: datab  to: combout " "Cell: processador\|ROM\|memROM~65  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067244494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~66  from: datab  to: combout " "Cell: processador\|ROM\|memROM~66  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067244494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~68  from: datab  to: combout " "Cell: processador\|ROM\|memROM~68  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067244494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~69  from: datab  to: combout " "Cell: processador\|ROM\|memROM~69  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067244494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~71  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~71  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067244494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~72  from: datae  to: combout " "Cell: processador\|ROM\|memROM~72  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067244494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~74  from: datab  to: combout " "Cell: processador\|ROM\|memROM~74  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067244494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~75  from: datab  to: combout " "Cell: processador\|ROM\|memROM~75  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067244494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~77  from: datad  to: combout " "Cell: processador\|ROM\|memROM~77  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067244494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~78  from: datac  to: combout " "Cell: processador\|ROM\|memROM~78  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067244494 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~80  from: dataa  to: combout " "Cell: processador\|ROM\|memROM~80  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603067244494 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1603067244494 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603067244495 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1603067244505 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1603067244505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.711 " "Worst-case setup slack is -4.711" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.711            -180.693 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "   -4.711            -180.693 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.500            -618.680 CLOCK_50  " "   -4.500            -618.680 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603067244516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.924 " "Worst-case hold slack is -0.924" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.924             -19.766 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "   -0.924             -19.766 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.734             -11.699 CLOCK_50  " "   -0.734             -11.699 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603067244531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.065 " "Worst-case recovery slack is -3.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.065              -3.065 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "   -3.065              -3.065 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603067244540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.404 " "Worst-case removal slack is 0.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "    0.404               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603067244551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.055 " "Worst-case minimum pulse width slack is -1.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.055            -209.019 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "   -1.055            -209.019 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.692             -93.997 CLOCK_50  " "   -0.692             -93.997 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "    0.137               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603067244563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603067244563 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1603067246651 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1603067246651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5085 " "Peak virtual memory: 5085 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603067246776 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 18 21:27:26 2020 " "Processing ended: Sun Oct 18 21:27:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603067246776 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603067246776 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603067246776 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1603067246776 ""}
