Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx64.o/xelab --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jmb_counter_tb_behav --prj /home/jared/Research/vivado_workspace/vivado/project_2/project_2.sim/sim_1/behav/jmb_counter_tb.prj xil_defaultlib.jmb_counter_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jared/Research/vivado_workspace/vivado/project_2/project_2.srcs/sources_1/ipshared/RIT/jmb_axi_counter_v1_0/54933261/hdl/jmb_axi_counter_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmb_axi_counter_v1_0_M00_AXIS
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jared/Research/vivado_workspace/vivado/project_2/project_2.srcs/sources_1/ipshared/RIT/jmb_axi_counter_v1_0/54933261/hdl/jmb_axi_counter_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmb_axi_counter_v1_0
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jared/Research/vivado_workspace/vivado/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_jmb_axi_counter_0_0/sim/design_1_jmb_axi_counter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_jmb_axi_counter_0_0
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jared/Research/vivado_workspace/vivado/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jared/Research/vivado_workspace/vivado/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jared/Research/vivado_workspace/vivado/project_2/project_2.srcs/sim_1/new/jmb_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmb_counter_tb
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jmb_axi_counter_v1_0_M00_AXIS(C_...
Compiling module xil_defaultlib.jmb_axi_counter_v1_0
Compiling module xil_defaultlib.design_1_jmb_axi_counter_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.jmb_counter_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot jmb_counter_tb_behav
