<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Global array 'p_str5' will not be exposed as RTL port." projectName="coprocess" solutionName="example" date="2021-06-06T13:18:23.013+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'p_str4' will not be exposed as RTL port." projectName="coprocess" solutionName="example" date="2021-06-06T13:18:22.997+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'debug_out' will be exposed as RTL port." projectName="coprocess" solutionName="example" date="2021-06-06T13:18:22.984+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'debug_ready' will be exposed as RTL port." projectName="coprocess" solutionName="example" date="2021-06-06T13:18:22.969+0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'p_str3' will not be exposed as RTL port." projectName="coprocess" solutionName="example" date="2021-06-06T13:18:22.951+0300" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'xillybus_wrapper/out' to 'xillybus_wrapper/out_r' to avoid the conflict with HDL keywords or other object names." projectName="coprocess" solutionName="example" date="2021-06-06T13:18:20.668+0300" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'xillybus_wrapper/in' to 'xillybus_wrapper/in_r' to avoid the conflict with HDL keywords or other object names." projectName="coprocess" solutionName="example" date="2021-06-06T13:18:20.655+0300" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'scaled_fixed2ieee&lt;29, 1>' to 'scaled_fixed2ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:110:37)" projectName="coprocess" solutionName="example" date="2021-06-06T13:18:20.616+0300" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:297: variable-indexed range selection may cause suboptimal QoR." projectName="coprocess" solutionName="example" date="2021-06-06T13:18:18.128+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release." projectName="coprocess" solutionName="example" date="2021-06-06T13:17:44.252+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement." projectName="coprocess" solutionName="example" date="2021-06-06T13:17:44.185+0300" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xA;report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1265.309 ; gain = 557.441&#xD;&#xA;Contents of report file './report/xillybus_wrapper_timing_synth.rpt' is as follows:&#xD;&#xA;Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;----------------------------------------------------------------------------------------&#xD;&#xA;| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019&#xD;&#xA;| Date         : Sun Jun  6 13:23:33 2021&#xD;&#xA;| Host         : DESKTOP-BFNDV8U running 64-bit major release  (build 9200)&#xD;&#xA;| Command      : report_timing_summary -file ./report/xillybus_wrapper_timing_synth.rpt&#xD;&#xA;| Design       : xillybus_wrapper&#xD;&#xA;| Device       : 7z020-clg484&#xD;&#xA;| Speed File   : -1  PRODUCTION 1.11 2014-09-11&#xD;&#xA;----------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Timing Summary Report&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Timer Settings&#xD;&#xA;| --------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;  Enable Multi Corner Analysis               :  Yes&#xD;&#xA;  Enable Pessimism Removal                   :  Yes&#xD;&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xD;&#xA;  Enable Input Delay Default Clock           :  No&#xD;&#xA;  Enable Preset / Clear Arcs                 :  No&#xD;&#xA;  Disable Flight Delays                      :  No&#xD;&#xA;  Ignore I/O Paths                           :  No&#xD;&#xA;  Timing Early Launch at Borrowing Latches   :  No&#xD;&#xA;  Borrow Time for Max Delay Exceptions       :  Yes&#xD;&#xA;&#xD;&#xA;  Corner  Analyze    Analyze    &#xD;&#xA;  Name    Max Paths  Min Paths  &#xD;&#xA;  ------  ---------  ---------  &#xD;&#xA;  Slow    Yes        Yes        &#xD;&#xA;  Fast    Yes        Yes        &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;check_timing report&#xD;&#xA;&#xD;&#xA;Table of Contents&#xD;&#xA;-----------------&#xD;&#xA;1. checking no_clock&#xD;&#xA;2. checking constant_clock&#xD;&#xA;3. checking pulse_width_clock&#xD;&#xA;4. checking unconstrained_internal_endpoints&#xD;&#xA;5. checking no_input_delay&#xD;&#xA;6. checking no_output_delay&#xD;&#xA;7. checking multiple_clock&#xD;&#xA;8. checking generated_clocks&#xD;&#xA;9. checking loops&#xD;&#xA;10. checking partial_input_delay&#xD;&#xA;11. checking partial_output_delay&#xD;&#xA;12. checking latch_loops&#xD;&#xA;&#xD;&#xA;1. checking no_clock&#xD;&#xA;--------------------&#xD;&#xA; There are 0 register/latch pins with no clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;2. checking constant_clock&#xD;&#xA;--------------------------&#xD;&#xA; There are 0 register/latch pins with constant_clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;3. checking pulse_width_clock&#xD;&#xA;-----------------------------&#xD;&#xA; There are 0 register/latch pins which need pulse_width check&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;4. checking unconstrained_internal_endpoints&#xD;&#xA;--------------------------------------------&#xD;&#xA; There are 0 pins that are not constrained for maximum delay.&#xD;&#xA;&#xD;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;5. checking no_input_delay&#xD;&#xA;--------------------------&#xD;&#xA; There are 36 input ports with no input delay specified. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;6. checking no_output_delay&#xD;&#xA;---------------------------&#xD;&#xA; There are 43 ports with no output delay specified. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xD;&#xA;&#xD;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;7. checking multiple_clock&#xD;&#xA;--------------------------&#xD;&#xA; There are 0 register/latch pins with multiple clocks.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;8. checking generated_clocks&#xD;&#xA;----------------------------&#xD;&#xA; There are 0 generated clocks that are not connected to a clock source.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;9. checking loops&#xD;&#xA;-----------------&#xD;&#xA; There are 0 combinational loops in the design.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;10. checking partial_input_delay&#xD;&#xA;--------------------------------&#xD;&#xA; There are 0 input ports with partial input delay specified.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;11. checking partial_output_delay&#xD;&#xA;---------------------------------&#xD;&#xA; There are 0 ports with partial output delay specified.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;12. checking latch_loops&#xD;&#xA;------------------------&#xD;&#xA; There are 0 combinational latch loops in the design through latch input&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Design Timing Summary&#xD;&#xA;| ---------------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xD;&#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xD;&#xA;      2.460        0.000                      0                 2805        0.255        0.000                      0                 2805        3.750        0.000                       0                  1110  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;All user specified timing constraints are met.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Clock Summary&#xD;&#xA;| -------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Clock   Waveform(ns)       Period(ns)      Frequency(MHz)&#xD;&#xA;-----   ------------       ----------      --------------&#xD;&#xA;ap_clk  {0.000 5.000}      10.000          100.000         &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Intra Clock Table&#xD;&#xA;| -----------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xD;&#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xD;&#xA;ap_clk              2.460        0.000                      0                 2805        0.255        0.000                      0                 2805        3.750        0.000                       0                  1110  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Inter Clock Table&#xD;&#xA;| -----------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xD;&#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Other Path Groups Table&#xD;&#xA;| -----------------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xD;&#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Timing Details&#xD;&#xA;| --------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;---------------------------------------------------------------------------------------------------&#xD;&#xA;From Clock:  ap_clk&#xD;&#xA;  To Clock:  ap_clk&#xD;&#xA;&#xD;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        2.460ns,  Total Violation        0.000ns&#xD;&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns&#xD;&#xA;PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns&#xD;&#xA;---------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Max Delay Paths&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Slack (MET) :             2.460ns  (required time - arrival time)&#xD;&#xA;  Source:                 result_V_reg_1410_reg[16]__0/C&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Destination:            ret_V_11_reg_1435_reg[0]/D&#xD;&#xA;                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Path Group:             ap_clk&#xD;&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xD;&#xA;  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)&#xD;&#xA;  Data Path Delay:        7.533ns  (logic 2.971ns (39.440%)  route 4.562ns (60.560%))&#xD;&#xA;  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT4=1 LUT6=4)&#xD;&#xA;  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)&#xD;&#xA;    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) &#xD;&#xA;    Source Clock Delay      (SCD):    0.973ns&#xD;&#xA;    Clock Pessimism Removal (CPR):    0.000ns&#xD;&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xD;&#xA;    Total System Jitter     (TSJ):    0.071ns&#xD;&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xD;&#xA;    Discrete Jitter          (DJ):    0.000ns&#xD;&#xA;    Phase Error              (PE):    0.000ns&#xD;&#xA;&#xD;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=1112, unset)         0.973     0.973    ap_clk&#xD;&#xA;                         FDRE                                         r  result_V_reg_1410_reg[16]__0/C&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  result_V_reg_1410_reg[16]__0/Q&#xD;&#xA;                         net (fo=1, unplaced)         0.666     2.157    grp_scaled_fixed2ieee_fu_341/p_1_in[0]&#xD;&#xA;                         CARRY4 (Prop_carry4_S[0]_CO[3])&#xD;&#xA;                                                      0.808     2.965 r  grp_scaled_fixed2ieee_fu_341/p_Result_s_reg_472_reg[21]_i_12/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.009     2.974    grp_scaled_fixed2ieee_fu_341/p_Result_s_reg_472_reg[21]_i_12_n_2&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     3.091 r  grp_scaled_fixed2ieee_fu_341/p_Result_s_reg_472_reg[21]_i_7/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     3.091    grp_scaled_fixed2ieee_fu_341/p_Result_s_reg_472_reg[21]_i_7_n_2&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     3.208 r  grp_scaled_fixed2ieee_fu_341/p_Result_s_reg_472_reg[21]_i_2/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     3.208    grp_scaled_fixed2ieee_fu_341/p_Result_s_reg_472_reg[21]_i_2_n_2&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     3.325 r  grp_scaled_fixed2ieee_fu_341/p_Result_s_reg_472_reg[21]_i_1/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     3.325    grp_scaled_fixed2ieee_fu_341/p_Result_s_reg_472_reg[21]_i_1_n_2&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.117     3.442 r  grp_scaled_fixed2ieee_fu_341/p_Result_s_reg_472_reg[25]_i_1/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     3.442    grp_scaled_fixed2ieee_fu_341/p_Result_s_reg_472_reg[25]_i_1_n_2&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_O[2])&#xD;&#xA;                                                      0.256     3.698 r  grp_scaled_fixed2ieee_fu_341/p_Result_s_reg_472_reg[29]_i_1/O[2]&#xD;&#xA;                         net (fo=3, unplaced)         1.132     4.830    grp_scaled_fixed2ieee_fu_341/result_V_reg_1410_reg__1[9]&#xD;&#xA;                         LUT6 (Prop_lut6_I2_O)        0.301     5.131 r  grp_scaled_fixed2ieee_fu_341/ap_return_preg[30]_i_18/O&#xD;&#xA;                         net (fo=1, unplaced)         0.902     6.033    grp_scaled_fixed2ieee_fu_341/ap_return_preg[30]_i_18_n_2&#xD;&#xA;                         LUT6 (Prop_lut6_I0_O)        0.124     6.157 r  grp_scaled_fixed2ieee_fu_341/ap_return_preg[30]_i_13/O&#xD;&#xA;                         net (fo=1, unplaced)         0.419     6.576    grp_scaled_fixed2ieee_fu_341/ap_return_preg[30]_i_13_n_2&#xD;&#xA;                         LUT3 (Prop_lut3_I1_O)        0.124     6.700 r  grp_scaled_fixed2ieee_fu_341/ap_return_preg[30]_i_4/O&#xD;&#xA;                         net (fo=39, unplaced)        0.525     7.225    grp_scaled_fixed2ieee_fu_341/ap_return_preg[30]_i_4_n_2&#xD;&#xA;                         LUT6 (Prop_lut6_I0_O)        0.124     7.349 r  grp_scaled_fixed2ieee_fu_341/ap_return_preg[0]_i_1/O&#xD;&#xA;                         net (fo=2, unplaced)         0.460     7.809    grp_scaled_fixed2ieee_fu_341/significand_V_fu_426_p3[0]&#xD;&#xA;                         LUT6 (Prop_lut6_I2_O)        0.124     7.933 r  grp_scaled_fixed2ieee_fu_341/ret_V_11_reg_1435[0]_i_2/O&#xD;&#xA;                         net (fo=1, unplaced)         0.449     8.382    grp_scaled_fixed2ieee_fu_341/ret_V_11_reg_1435[0]_i_2_n_2&#xD;&#xA;                         LUT4 (Prop_lut4_I3_O)        0.124     8.506 r  grp_scaled_fixed2ieee_fu_341/ret_V_11_reg_1435[0]_i_1/O&#xD;&#xA;                         net (fo=1, unplaced)         0.000     8.506    grp_scaled_fixed2ieee_fu_341_n_36&#xD;&#xA;                         FDSE                                         r  ret_V_11_reg_1435_reg[0]/D&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;&#xD;&#xA;                         (clock ap_clk rise edge)    10.000    10.000 r  &#xD;&#xA;                                                      0.000    10.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=1112, unset)         0.924    10.924    ap_clk&#xD;&#xA;                         FDSE                                         r  ret_V_11_reg_1435_reg[0]/C&#xD;&#xA;                         clock pessimism              0.000    10.924    &#xD;&#xA;                         clock uncertainty           -0.035    10.889    &#xD;&#xA;                         FDSE (Setup_fdse_C_D)        0.077    10.966    ret_V_11_reg_1435_reg[0]&#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         required time                         10.966    &#xD;&#xA;                         arrival time                          -8.506    &#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         slack                                  2.460    &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Min Delay Paths&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Slack (MET) :             0.255ns  (arrival time - required time)&#xD;&#xA;  Source:                 grp_xilly_decprint_fu_347/ap_CS_fsm_reg[3]/C&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Destination:            grp_xilly_decprint_fu_347/out_U/xilly_decprint_out_ram_U/ram_reg_0_15_4_4/SP/I&#xD;&#xA;                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Path Group:             ap_clk&#xD;&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xD;&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xD;&#xA;  Data Path Delay:        0.345ns  (logic 0.164ns (47.559%)  route 0.181ns (52.441%))&#xD;&#xA;  Logic Levels:           0  &#xD;&#xA;  Clock Path Skew:        0.022ns (DCD - SCD - CPR)&#xD;&#xA;    Destination Clock Delay (DCD):    0.432ns&#xD;&#xA;    Source Clock Delay      (SCD):    0.410ns&#xD;&#xA;    Clock Pessimism Removal (CPR):    -0.000ns&#xD;&#xA;&#xD;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=1112, unset)         0.410     0.410    grp_xilly_decprint_fu_347/ap_clk&#xD;&#xA;                         FDRE                                         r  grp_xilly_decprint_fu_347/ap_CS_fsm_reg[3]/C&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  grp_xilly_decprint_fu_347/ap_CS_fsm_reg[3]/Q&#xD;&#xA;                         net (fo=83, unplaced)        0.181     0.755    grp_xilly_decprint_fu_347/out_U/xilly_decprint_out_ram_U/ram_reg_0_15_4_4/D&#xD;&#xA;                         RAMS32                                       r  grp_xilly_decprint_fu_347/out_U/xilly_decprint_out_ram_U/ram_reg_0_15_4_4/SP/I&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=1112, unset)         0.432     0.432    grp_xilly_decprint_fu_347/out_U/xilly_decprint_out_ram_U/ram_reg_0_15_4_4/WCLK&#xD;&#xA;                         RAMS32                                       r  grp_xilly_decprint_fu_347/out_U/xilly_decprint_out_ram_U/ram_reg_0_15_4_4/SP/CLK&#xD;&#xA;                         clock pessimism              0.000     0.432    &#xD;&#xA;                         RAMS32 (Hold_rams32_CLK_I)&#xD;&#xA;                                                      0.068     0.500    grp_xilly_decprint_fu_347/out_U/xilly_decprint_out_ram_U/ram_reg_0_15_4_4/SP&#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         required time                         -0.500    &#xD;&#xA;                         arrival time                           0.755    &#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         slack                                  0.255    &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Pulse Width Checks&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Clock Name:         ap_clk&#xD;&#xA;Waveform(ns):       { 0.000 5.000 }&#xD;&#xA;Period(ns):         10.000&#xD;&#xA;Sources:            { ap_clk }&#xD;&#xA;&#xD;&#xA;Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xD;&#xA;Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116                xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff0_reg/CLK&#xD;&#xA;Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750                grp_xilly_decprint_fu_347/out_U/xilly_decprint_out_ram_U/ram_reg_0_15_0_0/SP/CLK&#xD;&#xA;High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750                grp_xilly_decprint_fu_347/out_U/xilly_decprint_out_ram_U/ram_reg_0_15_0_0/SP/CLK&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1265.309 ; gain = 0.000" projectName="coprocess" solutionName="example" date="2021-06-06T13:23:33.315+0300" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xD;&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="coprocess" solutionName="example" date="2021-06-06T13:23:08.003+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[44]__0) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:24.553+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[45]__0) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:24.536+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[46]__0) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:24.520+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[47]__0) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:24.504+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[0]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:24.487+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[1]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:24.472+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[2]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:24.456+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[3]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:24.438+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[4]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:24.422+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[5]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:24.406+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[6]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:24.391+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[7]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:24.375+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[8]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:24.362+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[9]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:24.345+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[10]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:24.332+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[11]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:24.320+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[12]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:24.306+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[13]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:24.287+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[14]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:24.266+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[15]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:24.246+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[16]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:24.227+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[17]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:24.209+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[18]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:24.189+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[19]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:24.171+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[20]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:24.154+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[21]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:24.140+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[22]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:24.125+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[23]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:24.110+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[24]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:24.096+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[25]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:24.083+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[26]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:24.069+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[27]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:24.053+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[28]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:24.035+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[29]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:24.010+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[30]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.995+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[31]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.981+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[32]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.968+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[33]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.955+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[34]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.943+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[35]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.930+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[36]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.915+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[37]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.889+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[38]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.876+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[39]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.863+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[40]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.850+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[41]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.836+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[42]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.819+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[43]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.800+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[44]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.782+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[45]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.763+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[46]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.744+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg[47]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.726+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[0]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.710+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[1]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.692+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[2]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.678+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[3]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.664+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[4]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.646+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[5]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.625+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[6]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.609+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[7]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.591+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[8]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.576+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[9]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.560+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[10]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.541+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[11]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.524+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[12]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.508+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[13]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.494+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[14]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.473+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[15]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.453+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[16]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.436+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[17]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.418+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[18]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.402+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[19]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.386+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[20]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.365+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[21]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.343+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[22]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.327+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[23]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.309+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[24]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.291+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[25]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.274+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[26]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.254+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[27]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.239+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[28]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.224+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[29]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.210+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[30]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.195+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[31]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.180+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[32]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.162+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[33]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.143+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[34]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.126+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[35]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.106+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[36]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.084+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[37]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.062+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[38]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.040+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[39]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.021+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[40]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:23.003+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[41]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:22.984+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[42]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:22.966+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[43]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:22.949+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[44]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:22.929+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[45]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:22.909+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[46]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:22.887+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg[47]) is unused and will be removed from module xillybus_wrapper." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:22.865+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xillybus_wrapper_g8j has unconnected port reset" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:22.836+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xillybus_wrapper_hbi has unconnected port reset" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:22.819+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xillybus_wrapper_ibs has unconnected port reset" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:22.801+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xilly_decprint has unconnected port debug_ready[1]" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:22.782+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xilly_decprint has unconnected port debug_ready[2]" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:22.766+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xilly_decprint has unconnected port debug_ready[3]" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:22.752+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xilly_decprint has unconnected port debug_ready[4]" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:22.735+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xilly_decprint has unconnected port debug_ready[5]" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:22.717+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xilly_decprint has unconnected port debug_ready[6]" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:22.702+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xilly_decprint has unconnected port debug_ready[7]" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:22.688+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff0_reg was removed.  [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/xillybus_wrapper_jbC.v:28]&#xD;&#xA;DSP Report: Generating DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff0_reg, operation Mode is: (A2*B'')'.&#xD;&#xA;DSP Report: register xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff0_reg is absorbed into DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff0_reg.&#xD;&#xA;DSP Report: register xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff0_reg is absorbed into DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff0_reg.&#xD;&#xA;DSP Report: register xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff0_reg is absorbed into DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff0_reg.&#xD;&#xA;DSP Report: register xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff0_reg is absorbed into DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff0_reg.&#xD;&#xA;DSP Report: operator xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/tmp_product is absorbed into DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff0_reg.&#xD;&#xA;DSP Report: operator xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/tmp_product is absorbed into DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff0_reg.&#xD;&#xA;DSP Report: Generating DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/tmp_product, operation Mode is: (PCIN>>17)+(A2*B'')'.&#xD;&#xA;DSP Report: register xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/tmp_product is absorbed into DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/tmp_product.&#xD;&#xA;DSP Report: register xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/tmp_product is absorbed into DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/tmp_product.&#xD;&#xA;DSP Report: register xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/tmp_product is absorbed into DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/tmp_product.&#xD;&#xA;DSP Report: register xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff0_reg is absorbed into DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/tmp_product.&#xD;&#xA;DSP Report: operator xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/tmp_product is absorbed into DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/tmp_product.&#xD;&#xA;DSP Report: operator xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/tmp_product is absorbed into DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/tmp_product.&#xD;&#xA;DSP Report: Generating DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.&#xD;&#xA;DSP Report: register xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg is absorbed into DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg.&#xD;&#xA;DSP Report: register xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg is absorbed into DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg.&#xD;&#xA;DSP Report: register xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg is absorbed into DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg.&#xD;&#xA;DSP Report: register xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg is absorbed into DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg.&#xD;&#xA;DSP Report: register xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff0_reg is absorbed into DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg.&#xD;&#xA;DSP Report: operator xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/tmp_product is absorbed into DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg.&#xD;&#xA;DSP Report: operator xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/tmp_product is absorbed into DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg.&#xD;&#xA;DSP Report: Generating DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.&#xD;&#xA;DSP Report: register xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/tmp_product is absorbed into DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/tmp_product.&#xD;&#xA;DSP Report: register xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff0_reg is absorbed into DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/tmp_product.&#xD;&#xA;DSP Report: register xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/tmp_product is absorbed into DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/tmp_product.&#xD;&#xA;DSP Report: register xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/tmp_product is absorbed into DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/tmp_product.&#xD;&#xA;DSP Report: register xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg is absorbed into DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/tmp_product.&#xD;&#xA;DSP Report: operator xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/tmp_product is absorbed into DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/tmp_product.&#xD;&#xA;DSP Report: operator xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/tmp_product is absorbed into DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/tmp_product.&#xD;&#xA;DSP Report: Generating DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.&#xD;&#xA;DSP Report: register xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg is absorbed into DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg.&#xD;&#xA;DSP Report: register xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff0_reg is absorbed into DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg.&#xD;&#xA;DSP Report: register xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg is absorbed into DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg.&#xD;&#xA;DSP Report: register xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg is absorbed into DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg.&#xD;&#xA;DSP Report: register xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg is absorbed into DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg.&#xD;&#xA;DSP Report: register xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg is absorbed into DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg.&#xD;&#xA;DSP Report: operator xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/tmp_product is absorbed into DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg.&#xD;&#xA;DSP Report: operator xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/tmp_product is absorbed into DSP xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg.&#xD;&#xA;DSP Report: Generating DSP r_V_12_fu_838_p2, operation Mode is: A2*B2.&#xD;&#xA;DSP Report: register r_V_12_fu_838_p2 is absorbed into DSP r_V_12_fu_838_p2.&#xD;&#xA;DSP Report: register r_V_12_fu_838_p2 is absorbed into DSP r_V_12_fu_838_p2.&#xD;&#xA;DSP Report: operator r_V_12_fu_838_p2 is absorbed into DSP r_V_12_fu_838_p2.&#xD;&#xA;DSP Report: operator r_V_12_fu_838_p2 is absorbed into DSP r_V_12_fu_838_p2.&#xD;&#xA;DSP Report: Generating DSP trunc_ln1_reg_1390_reg, operation Mode is: (PCIN>>17)+A2*B2.&#xD;&#xA;DSP Report: register second_order_float_6_reg_1380_reg is absorbed into DSP trunc_ln1_reg_1390_reg.&#xD;&#xA;DSP Report: register trunc_ln1_reg_1390_reg is absorbed into DSP trunc_ln1_reg_1390_reg.&#xD;&#xA;DSP Report: register trunc_ln1_reg_1390_reg is absorbed into DSP trunc_ln1_reg_1390_reg.&#xD;&#xA;DSP Report: operator r_V_12_fu_838_p2 is absorbed into DSP trunc_ln1_reg_1390_reg.&#xD;&#xA;DSP Report: operator r_V_12_fu_838_p2 is absorbed into DSP trunc_ln1_reg_1390_reg.&#xD;&#xA;DSP Report: Generating DSP xillybus_wrapper_mb6_U12/xillybus_wrapper_mb6_DSP48_0_U/p, operation Mode is: A2*B2.&#xD;&#xA;DSP Report: register B_trunc_V_reg_1350_reg is absorbed into DSP xillybus_wrapper_mb6_U12/xillybus_wrapper_mb6_DSP48_0_U/p.&#xD;&#xA;DSP Report: register B_trunc_V_reg_1350_reg is absorbed into DSP xillybus_wrapper_mb6_U12/xillybus_wrapper_mb6_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator xillybus_wrapper_mb6_U12/xillybus_wrapper_mb6_DSP48_0_U/p is absorbed into DSP xillybus_wrapper_mb6_U12/xillybus_wrapper_mb6_DSP48_0_U/p.&#xD;&#xA;DSP Report: Generating DSP xillybus_wrapper_ncg_U13/xillybus_wrapper_ncg_DSP48_1_U/p, operation Mode is: A2*B2.&#xD;&#xA;DSP Report: register second_order_float_8_reg_1385_reg is absorbed into DSP xillybus_wrapper_ncg_U13/xillybus_wrapper_ncg_DSP48_1_U/p.&#xD;&#xA;DSP Report: register xillybus_wrapper_ncg_U13/xillybus_wrapper_ncg_DSP48_1_U/p is absorbed into DSP xillybus_wrapper_ncg_U13/xillybus_wrapper_ncg_DSP48_1_U/p.&#xD;&#xA;DSP Report: operator xillybus_wrapper_ncg_U13/xillybus_wrapper_ncg_DSP48_1_U/p is absorbed into DSP xillybus_wrapper_ncg_U13/xillybus_wrapper_ncg_DSP48_1_U/p.&#xD;&#xA;DSP Report: Generating DSP r_V_14_fu_908_p2, operation Mode is: A*B2.&#xD;&#xA;DSP Report: register ret_V_reg_1405_reg is absorbed into DSP r_V_14_fu_908_p2.&#xD;&#xA;DSP Report: operator r_V_14_fu_908_p2 is absorbed into DSP r_V_14_fu_908_p2.&#xD;&#xA;DSP Report: operator r_V_14_fu_908_p2 is absorbed into DSP r_V_14_fu_908_p2.&#xD;&#xA;DSP Report: Generating DSP result_V_reg_1410_reg, operation Mode is: (PCIN>>17)+A2*B.&#xD;&#xA;DSP Report: register ret_V_reg_1405_reg is absorbed into DSP result_V_reg_1410_reg.&#xD;&#xA;DSP Report: register result_V_reg_1410_reg is absorbed into DSP result_V_reg_1410_reg.&#xD;&#xA;DSP Report: operator r_V_14_fu_908_p2 is absorbed into DSP result_V_reg_1410_reg.&#xD;&#xA;DSP Report: operator r_V_14_fu_908_p2 is absorbed into DSP result_V_reg_1410_reg.&#xD;&#xA;DSP Report: Generating DSP r_V_14_fu_908_p2, operation Mode is: A2*B.&#xD;&#xA;DSP Report: register r_V_14_fu_908_p2 is absorbed into DSP r_V_14_fu_908_p2.&#xD;&#xA;DSP Report: operator r_V_14_fu_908_p2 is absorbed into DSP r_V_14_fu_908_p2.&#xD;&#xA;DSP Report: operator r_V_14_fu_908_p2 is absorbed into DSP r_V_14_fu_908_p2.&#xD;&#xA;DSP Report: Generating DSP result_V_reg_1410_reg, operation Mode is: (PCIN>>17)+A2*B.&#xD;&#xA;DSP Report: register result_V_reg_1410_reg is absorbed into DSP result_V_reg_1410_reg.&#xD;&#xA;DSP Report: register result_V_reg_1410_reg is absorbed into DSP result_V_reg_1410_reg.&#xD;&#xA;DSP Report: operator r_V_14_fu_908_p2 is absorbed into DSP result_V_reg_1410_reg.&#xD;&#xA;DSP Report: operator r_V_14_fu_908_p2 is absorbed into DSP result_V_reg_1410_reg." projectName="coprocess" solutionName="example" date="2021-06-06T13:22:22.675+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff0_reg was removed.  [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/xillybus_wrapper_jbC.v:28]" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:22.659+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff0_reg' and it is trimmed from '104' to '80' bits. [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/xillybus_wrapper_jbC.v:28]" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:22.643+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff1_reg' and it is trimmed from '104' to '80' bits. [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/xillybus_wrapper_jbC.v:29]" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:22.630+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'xillybus_wrapper_jbC_U8/xillybus_wrapper_jbC_MulnS_0_U/buff2_reg' and it is trimmed from '104' to '80' bits. [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/xillybus_wrapper_jbC.v:22]" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:22.617+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element result_V_reg_1410_reg was removed.  [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/xillybus_wrapper.v:393]" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:12.656+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element trunc_ln1_reg_1390_reg was removed.  [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/xillybus_wrapper.v:725]" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:12.638+0300" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met " projectName="coprocess" solutionName="example" date="2021-06-06T13:22:12.622+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element trunc_ln1_reg_1390_reg was removed.  [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/xillybus_wrapper.v:725]&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 952.594 ; gain = 385.648&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start RTL Component Statistics &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Adders : &#xD;&#xA;&#x9;   2 Input     64 Bit       Adders := 1     &#xD;&#xA;&#x9;   2 Input     58 Bit       Adders := 1     &#xD;&#xA;&#x9;   2 Input     32 Bit       Adders := 2     &#xD;&#xA;&#x9;   3 Input     32 Bit       Adders := 1     &#xD;&#xA;&#x9;   3 Input     30 Bit       Adders := 1     &#xD;&#xA;&#x9;   2 Input     29 Bit       Adders := 1     &#xD;&#xA;&#x9;   2 Input      9 Bit       Adders := 2     &#xD;&#xA;&#x9;   2 Input      8 Bit       Adders := 3     &#xD;&#xA;&#x9;   3 Input      8 Bit       Adders := 1     &#xD;&#xA;&#x9;   2 Input      4 Bit       Adders := 3     &#xD;&#xA;&#x9;   2 Input      2 Bit       Adders := 3     &#xD;&#xA;+---XORs : &#xD;&#xA;&#x9;   2 Input      1 Bit         XORs := 3     &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;              104 Bit    Registers := 3     &#xD;&#xA;&#x9;              100 Bit    Registers := 1     &#xD;&#xA;&#x9;               80 Bit    Registers := 2     &#xD;&#xA;&#x9;               64 Bit    Registers := 2     &#xD;&#xA;&#x9;               58 Bit    Registers := 3     &#xD;&#xA;&#x9;               48 Bit    Registers := 1     &#xD;&#xA;&#x9;               32 Bit    Registers := 9     &#xD;&#xA;&#x9;               31 Bit    Registers := 1     &#xD;&#xA;&#x9;               30 Bit    Registers := 3     &#xD;&#xA;&#x9;               29 Bit    Registers := 5     &#xD;&#xA;&#x9;               28 Bit    Registers := 3     &#xD;&#xA;&#x9;               27 Bit    Registers := 1     &#xD;&#xA;&#x9;               24 Bit    Registers := 1     &#xD;&#xA;&#x9;               23 Bit    Registers := 3     &#xD;&#xA;&#x9;               18 Bit    Registers := 1     &#xD;&#xA;&#x9;               15 Bit    Registers := 4     &#xD;&#xA;&#x9;               14 Bit    Registers := 1     &#xD;&#xA;&#x9;                9 Bit    Registers := 2     &#xD;&#xA;&#x9;                8 Bit    Registers := 6     &#xD;&#xA;&#x9;                7 Bit    Registers := 5     &#xD;&#xA;&#x9;                6 Bit    Registers := 3     &#xD;&#xA;&#x9;                5 Bit    Registers := 1     &#xD;&#xA;&#x9;                4 Bit    Registers := 12    &#xD;&#xA;&#x9;                3 Bit    Registers := 2     &#xD;&#xA;&#x9;                2 Bit    Registers := 6     &#xD;&#xA;&#x9;                1 Bit    Registers := 18    &#xD;&#xA;+---Multipliers : &#xD;&#xA;&#x9;                24x80  Multipliers := 1     &#xD;&#xA;&#x9;                30x30  Multipliers := 1     &#xD;&#xA;+---Muxes : &#xD;&#xA;&#x9;   2 Input     58 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input     32 Bit        Muxes := 5     &#xD;&#xA;&#x9;   2 Input     29 Bit        Muxes := 2     &#xD;&#xA;&#x9;   2 Input     28 Bit        Muxes := 2     &#xD;&#xA;&#x9;   2 Input     27 Bit        Muxes := 2     &#xD;&#xA;&#x9;  28 Input     27 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input     23 Bit        Muxes := 2     &#xD;&#xA;&#x9;   3 Input     13 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input     12 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input     10 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input      9 Bit        Muxes := 2     &#xD;&#xA;&#x9;   2 Input      8 Bit        Muxes := 10    &#xD;&#xA;&#x9;   2 Input      7 Bit        Muxes := 2     &#xD;&#xA;&#x9;  32 Input      6 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input      6 Bit        Muxes := 2     &#xD;&#xA;&#x9;  33 Input      6 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input      5 Bit        Muxes := 1     &#xD;&#xA;&#x9;   3 Input      5 Bit        Muxes := 1     &#xD;&#xA;&#x9;  18 Input      5 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input      4 Bit        Muxes := 4     &#xD;&#xA;&#x9;   2 Input      3 Bit        Muxes := 2     &#xD;&#xA;&#x9;   2 Input      2 Bit        Muxes := 2     &#xD;&#xA;&#x9;   2 Input      1 Bit        Muxes := 55    &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Component Statistics &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start RTL Hierarchical Component Statistics &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Hierarchical RTL Component report &#xD;&#xA;Module xillybus_wrapper &#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Adders : &#xD;&#xA;&#x9;   2 Input     58 Bit       Adders := 1     &#xD;&#xA;&#x9;   2 Input     32 Bit       Adders := 1     &#xD;&#xA;&#x9;   3 Input     30 Bit       Adders := 1     &#xD;&#xA;&#x9;   2 Input      9 Bit       Adders := 1     &#xD;&#xA;&#x9;   2 Input      8 Bit       Adders := 2     &#xD;&#xA;&#x9;   3 Input      8 Bit       Adders := 1     &#xD;&#xA;&#x9;   2 Input      4 Bit       Adders := 1     &#xD;&#xA;&#x9;   2 Input      2 Bit       Adders := 1     &#xD;&#xA;+---XORs : &#xD;&#xA;&#x9;   2 Input      1 Bit         XORs := 3     &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;               80 Bit    Registers := 1     &#xD;&#xA;&#x9;               58 Bit    Registers := 3     &#xD;&#xA;&#x9;               48 Bit    Registers := 1     &#xD;&#xA;&#x9;               32 Bit    Registers := 2     &#xD;&#xA;&#x9;               30 Bit    Registers := 1     &#xD;&#xA;&#x9;               29 Bit    Registers := 3     &#xD;&#xA;&#x9;               27 Bit    Registers := 1     &#xD;&#xA;&#x9;               23 Bit    Registers := 2     &#xD;&#xA;&#x9;               18 Bit    Registers := 1     &#xD;&#xA;&#x9;               15 Bit    Registers := 3     &#xD;&#xA;&#x9;               14 Bit    Registers := 1     &#xD;&#xA;&#x9;                9 Bit    Registers := 2     &#xD;&#xA;&#x9;                8 Bit    Registers := 3     &#xD;&#xA;&#x9;                7 Bit    Registers := 2     &#xD;&#xA;&#x9;                6 Bit    Registers := 1     &#xD;&#xA;&#x9;                5 Bit    Registers := 1     &#xD;&#xA;&#x9;                4 Bit    Registers := 5     &#xD;&#xA;&#x9;                3 Bit    Registers := 2     &#xD;&#xA;&#x9;                2 Bit    Registers := 2     &#xD;&#xA;&#x9;                1 Bit    Registers := 15    &#xD;&#xA;+---Multipliers : &#xD;&#xA;&#x9;                30x30  Multipliers := 1     &#xD;&#xA;+---Muxes : &#xD;&#xA;&#x9;   2 Input     58 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input     32 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input     29 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input     27 Bit        Muxes := 2     &#xD;&#xA;&#x9;  28 Input     27 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input     23 Bit        Muxes := 1     &#xD;&#xA;&#x9;   3 Input     13 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input     12 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input     10 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input      9 Bit        Muxes := 2     &#xD;&#xA;&#x9;   2 Input      8 Bit        Muxes := 8     &#xD;&#xA;&#x9;   2 Input      6 Bit        Muxes := 1     &#xD;&#xA;&#x9;  33 Input      6 Bit        Muxes := 1     &#xD;&#xA;&#x9;   3 Input      5 Bit        Muxes := 1     &#xD;&#xA;&#x9;  18 Input      5 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input      4 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input      1 Bit        Muxes := 10    &#xD;&#xA;Module xillybus_wrapper_cud_rom &#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;                7 Bit    Registers := 1     &#xD;&#xA;Module xillybus_wrapper_dEe_rom &#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;                7 Bit    Registers := 1     &#xD;&#xA;Module xillybus_wrapper_eOg_rom &#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;                4 Bit    Registers := 1     &#xD;&#xA;Module xillybus_wrapper_fYi_rom &#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;              100 Bit    Registers := 1     &#xD;&#xA;Module xillybus_wrapper_g8j_rom &#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;               30 Bit    Registers := 1     &#xD;&#xA;Module xillybus_wrapper_hbi_rom &#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;               23 Bit    Registers := 1     &#xD;&#xA;Module xillybus_wrapper_ibs_rom &#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;               15 Bit    Registers := 1     &#xD;&#xA;Module scaled_fixed2ieee &#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Adders : &#xD;&#xA;&#x9;   2 Input     32 Bit       Adders := 1     &#xD;&#xA;&#x9;   3 Input     32 Bit       Adders := 1     &#xD;&#xA;&#x9;   2 Input     29 Bit       Adders := 1     &#xD;&#xA;&#x9;   2 Input      9 Bit       Adders := 1     &#xD;&#xA;&#x9;   2 Input      2 Bit       Adders := 2     &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;               32 Bit    Registers := 5     &#xD;&#xA;&#x9;               31 Bit    Registers := 1     &#xD;&#xA;&#x9;               29 Bit    Registers := 2     &#xD;&#xA;&#x9;               28 Bit    Registers := 1     &#xD;&#xA;&#x9;                6 Bit    Registers := 2     &#xD;&#xA;&#x9;                4 Bit    Registers := 1     &#xD;&#xA;&#x9;                2 Bit    Registers := 3     &#xD;&#xA;&#x9;                1 Bit    Registers := 3     &#xD;&#xA;+---Muxes : &#xD;&#xA;&#x9;   2 Input     32 Bit        Muxes := 4     &#xD;&#xA;&#x9;   2 Input     29 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input     28 Bit        Muxes := 2     &#xD;&#xA;&#x9;   2 Input     23 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input      8 Bit        Muxes := 1     &#xD;&#xA;&#x9;  32 Input      6 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input      6 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input      3 Bit        Muxes := 2     &#xD;&#xA;&#x9;   2 Input      2 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input      1 Bit        Muxes := 5     &#xD;&#xA;Module xilly_decprint_pobkb_rom &#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;               28 Bit    Registers := 1     &#xD;&#xA;Module xilly_decprint_out_ram &#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;                8 Bit    Registers := 1     &#xD;&#xA;Module xilly_decprint &#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Adders : &#xD;&#xA;&#x9;   2 Input     64 Bit       Adders := 1     &#xD;&#xA;&#x9;   2 Input      8 Bit       Adders := 1     &#xD;&#xA;&#x9;   2 Input      4 Bit       Adders := 2     &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;               64 Bit    Registers := 2     &#xD;&#xA;&#x9;               32 Bit    Registers := 2     &#xD;&#xA;&#x9;               30 Bit    Registers := 1     &#xD;&#xA;&#x9;               28 Bit    Registers := 1     &#xD;&#xA;&#x9;                8 Bit    Registers := 2     &#xD;&#xA;&#x9;                7 Bit    Registers := 1     &#xD;&#xA;&#x9;                4 Bit    Registers := 5     &#xD;&#xA;&#x9;                2 Bit    Registers := 1     &#xD;&#xA;+---Muxes : &#xD;&#xA;&#x9;   2 Input      8 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input      7 Bit        Muxes := 2     &#xD;&#xA;&#x9;   2 Input      5 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input      4 Bit        Muxes := 3     &#xD;&#xA;&#x9;   2 Input      2 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input      1 Bit        Muxes := 3     &#xD;&#xA;Module xillybus_wrapper_jbC_MulnS_0 &#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;              104 Bit    Registers := 3     &#xD;&#xA;&#x9;               80 Bit    Registers := 1     &#xD;&#xA;&#x9;               24 Bit    Registers := 1     &#xD;&#xA;+---Multipliers : &#xD;&#xA;&#x9;                24x80  Multipliers := 1     &#xD;&#xA;Module xillybus_wrapper_kbM &#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Muxes : &#xD;&#xA;&#x9;   2 Input      1 Bit        Muxes := 7     &#xD;&#xA;Module xillybus_wrapper_lbW &#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Muxes : &#xD;&#xA;&#x9;   2 Input      1 Bit        Muxes := 15    &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Hierarchical Component Statistics&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Part Resource Summary&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Part Resources:&#xD;&#xA;DSPs: 220 (col length:60)&#xD;&#xA;BRAMs: 280 (col length: RAMB18 60 RAMB36 30)&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Part Resource Summary&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Cross Boundary and Area Optimization&#xD;&#xA;---------------------------------------------------------------------------------" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:12.604+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln6_reg_297_reg' and it is trimmed from '5' to '4' bits. [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/xilly_decprint.v:198]" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:07.593+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_s_reg_152_reg' and it is trimmed from '29' to '28' bits. [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/scaled_fixed2ieee.v:190]" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:07.582+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xillybus_wrapper_cud has unconnected port reset&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 811.594 ; gain = 244.648&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 811.594 ; gain = 244.648&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 811.594 ; gain = 244.648&#xD;&#xA;---------------------------------------------------------------------------------" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:02.823+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xillybus_wrapper_dEe has unconnected port reset" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:02.806+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xillybus_wrapper_eOg has unconnected port reset" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:02.787+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xillybus_wrapper_fYi has unconnected port reset" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:02.771+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xillybus_wrapper_g8j has unconnected port reset" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:02.752+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xillybus_wrapper_hbi has unconnected port reset" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:02.738+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xillybus_wrapper_ibs has unconnected port reset" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:02.721+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xilly_decprint has unconnected port debug_ready[1]" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:02.708+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xilly_decprint has unconnected port debug_ready[2]" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:02.697+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xilly_decprint has unconnected port debug_ready[3]" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:02.684+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xilly_decprint has unconnected port debug_ready[4]" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:02.670+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xilly_decprint has unconnected port debug_ready[5]" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:02.656+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xilly_decprint has unconnected port debug_ready[6]" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:02.639+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xilly_decprint has unconnected port debug_ready[7]" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:02.622+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xilly_decprint_pobkb has unconnected port reset" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:02.604+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xilly_decprint_out has unconnected port reset" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:02.587+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xillybus_wrapper_jbC has unconnected port reset" projectName="coprocess" solutionName="example" date="2021-06-06T13:22:02.569+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/xillybus_wrapper.v:1279]" projectName="coprocess" solutionName="example" date="2021-06-06T13:21:57.901+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/xillybus_wrapper.v:1243]" projectName="coprocess" solutionName="example" date="2021-06-06T13:21:57.882+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/xillybus_wrapper.v:1241]" projectName="coprocess" solutionName="example" date="2021-06-06T13:21:57.865+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/xillybus_wrapper.v:1239]" projectName="coprocess" solutionName="example" date="2021-06-06T13:21:57.847+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/xillybus_wrapper.v:1237]" projectName="coprocess" solutionName="example" date="2021-06-06T13:21:57.831+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/xillybus_wrapper.v:1235]" projectName="coprocess" solutionName="example" date="2021-06-06T13:21:57.816+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/xillybus_wrapper.v:1233]" projectName="coprocess" solutionName="example" date="2021-06-06T13:21:57.797+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/xillybus_wrapper.v:1231]" projectName="coprocess" solutionName="example" date="2021-06-06T13:21:57.772+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/xillybus_wrapper.v:1229]" projectName="coprocess" solutionName="example" date="2021-06-06T13:21:57.754+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/xillybus_wrapper.v:1211]" projectName="coprocess" solutionName="example" date="2021-06-06T13:21:57.732+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/xillybus_wrapper.v:1209]" projectName="coprocess" solutionName="example" date="2021-06-06T13:21:57.713+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/xillybus_wrapper.v:1163]" projectName="coprocess" solutionName="example" date="2021-06-06T13:21:57.693+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/xillybus_wrapper.v:1161]" projectName="coprocess" solutionName="example" date="2021-06-06T13:21:57.675+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/xillybus_wrapper.v:1127]" projectName="coprocess" solutionName="example" date="2021-06-06T13:21:57.657+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/xillybus_wrapper.v:1031]" projectName="coprocess" solutionName="example" date="2021-06-06T13:21:57.640+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/xilly_decprint.v:363]" projectName="coprocess" solutionName="example" date="2021-06-06T13:21:57.622+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_phi_mux_p_Val2_s_phi_fu_155_p4_reg' and it is trimmed from '29' to '28' bits. [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/scaled_fixed2ieee.v:259]" projectName="coprocess" solutionName="example" date="2021-06-06T13:21:57.603+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/scaled_fixed2ieee.v:494]" projectName="coprocess" solutionName="example" date="2021-06-06T13:21:57.585+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/scaled_fixed2ieee.v:452]" projectName="coprocess" solutionName="example" date="2021-06-06T13:21:57.566+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/scaled_fixed2ieee.v:444]" projectName="coprocess" solutionName="example" date="2021-06-06T13:21:57.548+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/scaled_fixed2ieee.v:442]" projectName="coprocess" solutionName="example" date="2021-06-06T13:21:57.534+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/scaled_fixed2ieee.v:434]" projectName="coprocess" solutionName="example" date="2021-06-06T13:21:57.516+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/scaled_fixed2ieee.v:430]" projectName="coprocess" solutionName="example" date="2021-06-06T13:21:57.499+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/scaled_fixed2ieee.v:404]" projectName="coprocess" solutionName="example" date="2021-06-06T13:21:57.483+0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/ProjectsVivado/Coprocessing_BLE_Driver/VivadoHLS/coprocess/example/impl/verilog/scaled_fixed2ieee.v:402]" projectName="coprocess" solutionName="example" date="2021-06-06T13:21:57.465+0300" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
