
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/abhishekjagushte/Labs/COA/ass2/traces/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000004 cycles: 2594216 heartbeat IPC: 3.85473 cumulative IPC: 3.85473 (Simulation time: 0 hr 0 min 13 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 5183884 heartbeat IPC: 3.8615 cumulative IPC: 3.85811 (Simulation time: 0 hr 0 min 26 sec) 

Warmup complete CPU 0 instructions: 25000002 cycles: 6479115 (Simulation time: 0 hr 0 min 33 sec) 

Heartbeat CPU 0 instructions: 30000000 cycles: 30108730 heartbeat IPC: 0.401206 cumulative IPC: 0.211599 (Simulation time: 0 hr 1 min 25 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 77312850 heartbeat IPC: 0.211846 cumulative IPC: 0.211764 (Simulation time: 0 hr 3 min 5 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 125443096 heartbeat IPC: 0.20777 cumulative IPC: 0.210148 (Simulation time: 0 hr 4 min 47 sec) 
Finished CPU 0 instructions: 25000002 cycles: 118963981 cumulative IPC: 0.210148 (Simulation time: 0 hr 4 min 47 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.210148 instructions: 25000002 cycles: 118963981
cpu0_DTLB TOTAL     ACCESS:    4490142  HIT:    4456095  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1991298  HIT:    1986677  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2498844  HIT:    2469418  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 530.368 cycles
cpu0_ITLB TOTAL     ACCESS:     469202  HIT:     469202  MISS:          0
cpu0_ITLB LOAD      ACCESS:     469202  HIT:     469202  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     547675  HIT:     547675  MISS:          0
cpu0_L1I LOAD      ACCESS:     547675  HIT:     547675  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 960.612 cycles
cpu0_L1D TOTAL     ACCESS:    5882283  HIT:    3931707  MISS:    1950576
cpu0_L1D LOAD      ACCESS:    1398831  HIT:    1103281  MISS:     295550
cpu0_L1D RFO       ACCESS:    4465725  HIT:    2810708  MISS:    1655017
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17727  HIT:      17718  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 752.856 cycles
cpu0_L2C TOTAL     ACCESS:    3767655  HIT:    2557425  MISS:    1210230
cpu0_L2C LOAD      ACCESS:     295550  HIT:      80982  MISS:     214568
cpu0_L2C RFO       ACCESS:    1655017  HIT:     740402  MISS:     914615
cpu0_L2C PREFETCH  ACCESS:     162039  HIT:      81061  MISS:      80978
cpu0_L2C WRITEBACK ACCESS:    1655040  HIT:    1654980  MISS:         60
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:     266991  ISSUED:     266973  USEFUL:      87229  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1267.69 cycles
LLC TOTAL     ACCESS:    2178668  HIT:     996485  MISS:    1182183
LLC LOAD      ACCESS:     208321  HIT:      23052  MISS:     185269
LLC RFO       ACCESS:     914559  HIT:      27978  MISS:     886581
LLC PREFETCH  ACCESS:     141105  HIT:      30825  MISS:     110280
LLC WRITEBACK ACCESS:     914674  HIT:     914630  MISS:         44
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1347.2 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      64916  ROW_BUFFER_MISS:    1117223
 DBUS AVG_CONGESTED_CYCLE:    3.99661
 WQ ROW_BUFFER_HIT:      22708  ROW_BUFFER_MISS:     864075  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 255.546
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

