<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>References</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part198.htm">&lt; 上一个</a><span> | </span><a href="../ostep.html">内容</a><span> | </span><a href="part200.htm">下一个 &gt;</a></p><h4 style="padding-top: 2pt;padding-left: 41pt;text-indent: 0pt;text-align: left;">References</h4><p class="s12" style="padding-top: 7pt;padding-left: 41pt;text-indent: 0pt;line-height: 92%;text-align: left;">[BC91] “Performance from Architecture: Comparing a RISC and a CISC with Similar Hardware Organization”</p><p class="s12" style="padding-left: 41pt;text-indent: 0pt;line-height: 91%;text-align: left;">D. Bhandarkar and Douglas W. Clark Communications of the ACM, September 1991</p><p class="s17" style="padding-left: 41pt;text-indent: 0pt;line-height: 94%;text-align: left;">A great and fair comparison between RISC and CISC. The bottom line: on similar hardware, RISC was about a factor of three better in performance.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="padding-left: 41pt;text-indent: 0pt;line-height: 91%;text-align: left;">[CM00] “The evolution of RISC technology at IBM” John Cocke and V. Markstein</p><p class="s12" style="padding-left: 41pt;text-indent: 0pt;line-height: 8pt;text-align: left;">IBM Journal of Research and Development, 44:1/2</p><p class="s17" style="padding-left: 41pt;text-indent: 0pt;line-height: 94%;text-align: left;">A summary of the ideas and work behind the IBM 801, which many consider the first true RISC micro- processor.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="padding-left: 41pt;text-indent: 0pt;line-height: 91%;text-align: left;">[C95] “The Core of the Black Canyon Computer Corporation” John Couleur</p><p class="s12" style="padding-left: 41pt;text-indent: 0pt;line-height: 8pt;text-align: left;">IEEE Annals of History of Computing, 17:4, 1995</p><p class="s17" style="padding-left: 41pt;text-indent: 0pt;line-height: 94%;text-align: left;">In this fascinating historical note, Couleur talks about how he invented the TLB in 1964 while working for GE, and the fortuitous collaboration that thus ensued with the Project MAC folks at MIT.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="padding-left: 41pt;text-indent: 0pt;line-height: 91%;text-align: left;">[CG68] “Shared-access Data Processing System” John F. Couleur and Edward L. Glaser</p><p class="s12" style="padding-left: 41pt;text-indent: 0pt;line-height: 8pt;text-align: left;">Patent 3412382, November 1968</p><p class="s17" style="padding-left: 41pt;text-indent: 0pt;text-align: left;">The patent that contains the idea for an associative memory to store address translations. The idea, according to Couleur, came in 1964.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="padding-left: 41pt;text-indent: 0pt;line-height: 8pt;text-align: justify;">[CP78] “The architecture of the IBM System/370”</p><p class="s12" style="padding-left: 41pt;text-indent: 0pt;line-height: 8pt;text-align: justify;">R.P. Case and A. Padegs</p><p class="s12" style="padding-left: 41pt;text-indent: 0pt;line-height: 8pt;text-align: justify;">Communications of the ACM. 21:1, 73-96, January 1978</p><p class="s17" style="padding-left: 41pt;text-indent: 0pt;line-height: 94%;text-align: justify;">Perhaps the first paper to use the term <b>translation lookaside buffer</b>. The name arises from the his- torical name for a cache, which was a <b>lookaside buffer </b>as called by those developing the Atlas system at the University of Manchester; a cache of address translations thus became a <b>translation lookaside buffer</b>. Even though the term lookaside buffer fell out of favor, TLB seems to have stuck, for whatever reason.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="padding-left: 41pt;text-indent: 0pt;line-height: 92%;text-align: left;">[H93] “MIPS R4000 Microprocessor User’s Manual”. Joe Heinrich, Prentice-Hall, June 1993</p><p style="text-indent: 0pt;text-align: left;"><span><img width="3" height="1" alt="image" src="Image_258.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="3" height="1" alt="image" src="Image_259.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="3" height="1" alt="image" src="Image_260.png"/></span></p><p class="s12" style="padding-left: 41pt;text-indent: 0pt;line-height: 92%;text-align: left;"><a href="http://cag.csail.mit.edu/raw/" class="a" target="_blank">Available: </a>http://cag.csail.mit.edu/raw/ documents/R4400 Uman book Ed2.pdf</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="padding-left: 41pt;text-indent: 0pt;line-height: 91%;text-align: left;">[HP06] “Computer Architecture: A Quantitative Approach” John Hennessy and David Patterson</p><p class="s12" style="padding-left: 41pt;text-indent: 0pt;line-height: 8pt;text-align: left;">Morgan-Kaufmann, 2006</p><p class="s17" style="padding-left: 41pt;text-indent: 0pt;line-height: 8pt;text-align: left;">A great book about computer architecture. We have a particular attachment to the classic first edition.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="padding-left: 41pt;text-indent: 0pt;line-height: 91%;text-align: left;">[I09] “Intel 64 and IA-32 Architectures Software Developer’s Manuals” Intel, 2009</p><p style="padding-left: 41pt;text-indent: 0pt;line-height: 8pt;text-align: left;"><a href="http://www.intel.com/products/processor/manuals" class="a" target="_blank">Available: </a><a href="http://www.intel.com/products/processor/manuals" target="_blank">http://www.intel.com/products/processor/manuals</a></p><p class="s17" style="padding-left: 41pt;text-indent: 0pt;line-height: 94%;text-align: left;">In particular, pay attention to “Volume 3A: System Programming Guide Part 1” and “Volume 3B: System Programming Guide Part 2”</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="padding-left: 41pt;text-indent: 0pt;line-height: 8pt;text-align: justify;">[PS81] “RISC-I: A Reduced Instruction Set VLSI Computer”</p><p class="s12" style="padding-left: 41pt;text-indent: 0pt;line-height: 92%;text-align: left;">D.A. Patterson and C.H. Sequin ISCA ’81, Minneapolis, May 1981</p><p class="s17" style="padding-left: 41pt;text-indent: 0pt;line-height: 94%;text-align: left;">The paper that introduced the term RISC, and started the avalanche of research into simplifying com- puter chips for performance.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="padding-top: 4pt;padding-left: 68pt;text-indent: 0pt;line-height: 91%;text-align: left;">[SB92] “CPU Performance Evaluation and Execution Time Prediction Using Narrow Spectrum Benchmarking”</p><p class="s12" style="padding-left: 68pt;text-indent: 0pt;line-height: 8pt;text-align: left;">Rafael H. Saavedra-Barrera</p><p class="s12" style="padding-left: 68pt;text-indent: 0pt;line-height: 91%;text-align: left;">EECS Department, University of California, Berkeley Technical Report No. UCB/CSD-92-684, February 1992</p><p style="padding-left: 68pt;text-indent: 0pt;line-height: 8pt;text-align: left;"><a href="http://www.eecs.berkeley.edu/Pubs/TechRpts/1992/CSD-92-684.pdf">www.eecs.berkeley.edu/Pubs/TechRpts/1992/CSD-92-684.pdf</a></p><p class="s17" style="padding-left: 68pt;text-indent: 0pt;line-height: 94%;text-align: justify;">A great dissertation about how to predict execution time of applications by breaking them down into constituent pieces and knowing the cost of each piece. Probably the most interesting part that comes out of this work is the tool to measure details of the cache hierarchy (described in Chapter 5). Make sure to check out the wonderful diagrams therein.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="padding-left: 68pt;text-indent: 0pt;line-height: 91%;text-align: left;">[W03] “A Survey on the Interaction Between Caching, Translation and Protection” Adam Wiggins</p><p class="s12" style="padding-left: 68pt;text-indent: 0pt;line-height: 8pt;text-align: left;">University of New South Wales TR UNSW-CSE-TR-0321, August, 2003</p><p class="s17" style="padding-left: 68pt;text-indent: 0pt;line-height: 8pt;text-align: left;">An excellent survey of how TLBs interact with other parts of the CPU pipeline, namely hardware caches.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="padding-left: 68pt;text-indent: 0pt;line-height: 91%;text-align: justify;">[WG00] “The SPARC Architecture Manual: Version 9” David L. Weaver and Tom Germond, September 2000 SPARC International, San Jose, California</p><p style="padding-left: 68pt;text-indent: 0pt;line-height: 8pt;text-align: justify;"><a href="http://www.sparc.org/standards/SPARCV9.pdf" class="a" target="_blank">Available: </a><a href="http://www.sparc.org/standards/SPARCV9.pdf" target="_blank">http://www.sparc.org/standards/SPARCV9.pdf</a></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part198.htm">&lt; 上一个</a><span> | </span><a href="../ostep.html">内容</a><span> | </span><a href="part200.htm">下一个 &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
