Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Dec  5 16:59:50 2024
| Host         : DESKTOP-9FNIQPR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.123        0.000                      0                 3136        0.069        0.000                      0                 3136        3.750        0.000                       0                  1113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.123        0.000                      0                 3136        0.069        0.000                      0                 3136        3.750        0.000                       0                  1113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.123ns  (required time - arrival time)
  Source:                 design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U3/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.993ns  (logic 4.009ns (66.892%)  route 1.984ns (33.108%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.731     3.025    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U3/ap_clk
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U3/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     7.034 r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U3/tmp_product/P[15]
                         net (fo=33, routed)          1.984     9.018    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.554    12.733    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.262    12.996    
                         clock uncertainty           -0.154    12.841    
    DSP48_X2Y30          DSP48E1 (Setup_dsp48e1_CLK_C[23])
                                                     -1.701    11.140    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         11.140    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.123ns  (required time - arrival time)
  Source:                 design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U3/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[41]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.993ns  (logic 4.009ns (66.892%)  route 1.984ns (33.108%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.731     3.025    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U3/ap_clk
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U3/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     7.034 r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U3/tmp_product/P[15]
                         net (fo=33, routed)          1.984     9.018    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.554    12.733    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.262    12.996    
                         clock uncertainty           -0.154    12.841    
    DSP48_X2Y30          DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -1.701    11.140    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         11.140    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U3/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.807ns  (logic 4.009ns (69.033%)  route 1.798ns (30.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.731     3.025    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U3/ap_clk
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U3/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     7.034 r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U3/tmp_product/P[15]
                         net (fo=33, routed)          1.798     8.832    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.554    12.733    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.262    12.996    
                         clock uncertainty           -0.154    12.841    
    DSP48_X2Y30          DSP48E1 (Setup_dsp48e1_CLK_C[17])
                                                     -1.701    11.140    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         11.140    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U3/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[46]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.807ns  (logic 4.009ns (69.033%)  route 1.798ns (30.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.731     3.025    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U3/ap_clk
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U3/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     7.034 r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U3/tmp_product/P[15]
                         net (fo=33, routed)          1.798     8.832    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[46]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.554    12.733    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.262    12.996    
                         clock uncertainty           -0.154    12.841    
    DSP48_X2Y30          DSP48E1 (Setup_dsp48e1_CLK_C[46])
                                                     -1.701    11.140    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         11.140    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U3/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[43]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 4.009ns (69.742%)  route 1.739ns (30.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.731     3.025    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U3/ap_clk
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U3/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     7.034 r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U3/tmp_product/P[15]
                         net (fo=33, routed)          1.739     8.773    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[43]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.554    12.733    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.262    12.996    
                         clock uncertainty           -0.154    12.841    
    DSP48_X2Y30          DSP48E1 (Setup_dsp48e1_CLK_C[43])
                                                     -1.701    11.140    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         11.140    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                  2.368    

Slack (MET) :             2.509ns  (required time - arrival time)
  Source:                 design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U3/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.606ns  (logic 4.009ns (71.507%)  route 1.597ns (28.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.731     3.025    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U3/ap_clk
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U3/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     7.034 r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U3/tmp_product/P[15]
                         net (fo=33, routed)          1.597     8.631    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.554    12.733    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.262    12.996    
                         clock uncertainty           -0.154    12.841    
    DSP48_X2Y30          DSP48E1 (Setup_dsp48e1_CLK_C[16])
                                                     -1.701    11.140    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         11.140    
                         arrival time                          -8.631    
  -------------------------------------------------------------------
                         slack                                  2.509    

Slack (MET) :             2.517ns  (required time - arrival time)
  Source:                 design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U3/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 4.009ns (71.610%)  route 1.589ns (28.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.731     3.025    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U3/ap_clk
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U3/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     7.034 r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U3/tmp_product/P[15]
                         net (fo=33, routed)          1.589     8.623    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.554    12.733    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.262    12.996    
                         clock uncertainty           -0.154    12.841    
    DSP48_X2Y30          DSP48E1 (Setup_dsp48e1_CLK_C[27])
                                                     -1.701    11.140    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         11.140    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  2.517    

Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U3/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 4.009ns (71.852%)  route 1.571ns (28.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.731     3.025    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U3/ap_clk
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U3/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     7.034 r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U3/tmp_product/P[15]
                         net (fo=33, routed)          1.571     8.604    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.554    12.733    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.262    12.996    
                         clock uncertainty           -0.154    12.841    
    DSP48_X2Y30          DSP48E1 (Setup_dsp48e1_CLK_C[22])
                                                     -1.701    11.140    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         11.140    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.600ns  (required time - arrival time)
  Source:                 design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U5/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 4.009ns (72.636%)  route 1.510ns (27.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.743     3.037    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     7.046 r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.510     8.556    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U5/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U5/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.569    12.748    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U5/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U5/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.262    13.011    
                         clock uncertainty           -0.154    12.856    
    DSP48_X2Y38          DSP48E1 (Setup_dsp48e1_CLK_C[16])
                                                     -1.701    11.155    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U5/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         11.155    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             2.600ns  (required time - arrival time)
  Source:                 design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U5/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 4.009ns (72.636%)  route 1.510ns (27.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.743     3.037    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     7.046 r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.510     8.556    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U5/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U5/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.569    12.748    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U5/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U5/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.262    13.011    
                         clock uncertainty           -0.154    12.856    
    DSP48_X2Y38          DSP48E1 (Setup_dsp48e1_CLK_C[18])
                                                     -1.701    11.155    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_8ns_8s_16s_17_4_1_U5/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         11.155    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                  2.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.129     1.285    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.285    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/add_ln52_reg_1019_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_image_out/mem_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.359%)  route 0.175ns (51.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.548     0.884    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/ap_clk
    SLICE_X34Y72         FDRE                                         r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/add_ln52_reg_1019_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/add_ln52_reg_1019_reg[8]/Q
                         net (fo=2, routed)           0.175     1.223    design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_image_out/mem_reg_0_0[6]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_image_out/mem_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.852     1.218    design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_image_out/ap_clk
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_image_out/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.264     0.954    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.137    design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_image_out/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/add_ln52_reg_1019_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_image_out/mem_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.021%)  route 0.217ns (56.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.548     0.884    design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/ap_clk
    SLICE_X34Y72         FDRE                                         r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/add_ln52_reg_1019_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/add_ln52_reg_1019_reg[11]/Q
                         net (fo=2, routed)           0.217     1.265    design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_image_out/mem_reg_0_0[9]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_image_out/mem_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.852     1.218    design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_image_out/ap_clk
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_image_out/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.264     0.954    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.137    design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_image_out/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.684%)  route 0.383ns (67.316%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.559     0.895    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/Q
                         net (fo=7, routed)           0.383     1.419    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/Q[0]
    SLICE_X33Y100        LUT5 (Prop_lut5_I2_O)        0.045     1.464 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.464    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[1]_i_1_n_20
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.092     1.335    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.684%)  route 0.383ns (67.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.559     0.895    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/Q
                         net (fo=7, routed)           0.383     1.419    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/Q[0]
    SLICE_X33Y100        LUT6 (Prop_lut6_I2_O)        0.045     1.464 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.464    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[2]_i_1_n_20
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.091     1.334    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.186%)  route 0.149ns (53.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.571     0.907    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDRE (Prop_fdre_C_Q)         0.128     1.035 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.149     1.184    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.284     0.924    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.054    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.112     1.245    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y101        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y101        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.291     1.005    
    SLICE_X26Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.114    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.569     0.905    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X27Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y85         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/Q
                         net (fo=1, routed)           0.080     1.126    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[9]
    SLICE_X26Y85         LUT6 (Prop_lut6_I4_O)        0.045     1.171 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[9]_i_1/O
                         net (fo=1, routed)           0.000     1.171    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_2[9]
    SLICE_X26Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.838     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X26Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/C
                         clock pessimism             -0.286     0.918    
    SLICE_X26Y85         FDRE (Hold_fdre_C_D)         0.121     1.039    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.087     1.220    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_20_[10]
    SLICE_X26Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.265 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[10]_i_1__1/O
                         net (fo=1, routed)           0.000     1.265    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[10]_i_1__1_n_20
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                         clock pessimism             -0.291     1.005    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.120     1.125    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16    design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17    design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_image_in/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y14    design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_image_out/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y15    design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_image_out/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16    design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17    design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_image_in/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14    design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_image_out/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15    design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_image_out/mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y29     design_1_i/axil_conv2D_0/inst/grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162/mac_muladd_7ns_7ns_7ns_13_4_1_U4/axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y85    design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y85    design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y85    design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y85    design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y84    design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y84    design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y84    design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y84    design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y84    design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y84    design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y85    design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y85    design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y85    design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y85    design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y84    design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y84    design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y84    design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y84    design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y84    design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y84    design_1_i/axil_conv2D_0/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_11_11/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.755ns  (logic 0.124ns (7.067%)  route 1.631ns (92.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.631     1.631    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y94         LUT1 (Prop_lut1_I0_O)        0.124     1.755 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.755    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y94         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.479     2.658    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y94         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.045ns (6.564%)  route 0.641ns (93.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.641     0.641    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y94         LUT1 (Prop_lut1_I0_O)        0.045     0.686 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.686    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y94         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.824     1.190    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y94         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





