Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Nov  9 20:18:01 2022
| Host         : DESKTOP-47517NI running 64-bit major release  (build 9200)
| Command      : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
| Design       : top
| Device       : xczu3egsfvc784-1
| Design State : Synthesized
-------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| CLB LUTs*               | 5631 |     0 |          0 |     70560 |  7.98 |
|   LUT as Logic          | 5631 |     0 |          0 |     70560 |  7.98 |
|   LUT as Memory         |    0 |     0 |          0 |     28800 |  0.00 |
| CLB Registers           | 3434 |     0 |          0 |    141120 |  2.43 |
|   Register as Flip Flop | 3434 |     0 |          0 |    141120 |  2.43 |
|   Register as Latch     |    0 |     0 |          0 |    141120 |  0.00 |
| CARRY8                  |  298 |     0 |          0 |      8820 |  3.38 |
| F7 Muxes                |  300 |     0 |          0 |     35280 |  0.85 |
| F8 Muxes                |   48 |     0 |          0 |     17640 |  0.27 |
| F9 Muxes                |    0 |     0 |          0 |      8820 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 5     |          Yes |           - |          Set |
| 223   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 3206  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       216 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       216 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       432 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       360 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |   38 |     0 |          0 |       252 | 15.08 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    5 |     0 |          0 |       196 |  2.55 |
|   BUFGCE             |    5 |     0 |          0 |        88 |  5.68 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        12 |  0.00 |
|   BUFG_PS            |    0 |     0 |          0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        24 |  0.00 |
| PLL                  |    0 |     0 |          0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         3 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| PS8       |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4  |    0 |     0 |          0 |         1 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+-----------+------+---------------------+
|  Ref Name | Used | Functional Category |
+-----------+------+---------------------+
| FDRE      | 3206 |            Register |
| LUT6      | 2652 |                 CLB |
| LUT5      | 1272 |                 CLB |
| LUT3      | 1259 |                 CLB |
| LUT2      | 1022 |                 CLB |
| LUT4      |  861 |                 CLB |
| MUXF7     |  300 |                 CLB |
| CARRY8    |  298 |                 CLB |
| FDCE      |  223 |            Register |
| MUXF8     |   48 |                 CLB |
| LUT1      |   35 |                 CLB |
| IBUFCTRL  |   30 |              Others |
| INBUF     |   29 |                 I/O |
| OBUF      |    7 |                 I/O |
| FDPE      |    5 |            Register |
| BUFGCE    |    5 |               Clock |
| DIFFINBUF |    1 |                 I/O |
+-----------+------+---------------------+


9. Black Boxes
--------------

+---------------+------+
|    Ref Name   | Used |
+---------------+------+
| div_gen_0     |    3 |
| clk_wiz_2     |    1 |
| clk_wiz_0     |    1 |
| blk_mem_gen_0 |    1 |
+---------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


