<h1 id="OBSOLETE-DELETEHW-SYMsym_fifo_mem_2p-module_name"><strong>module_name</strong></h1><p>sym_fifo_mem_2p</p><h1 id="OBSOLETE-DELETEHW-SYMsym_fifo_mem_2p-parameters"><strong>parameters</strong></h1><h2 id="OBSOLETE-DELETEHW-SYMsym_fifo_mem_2p-java_script:"><strong>java_script:</strong></h2><pre class="page view">{
	&quot;width&quot; : any positive integer <br/>        &quot;depth&quot; : any positive integer 4 or greater <br/>        &quot;memoryType&quot; : string //&quot;NONE&quot; or &quot;SYNOPSYS&quot;,   <br/>        &quot;protectionStyle&quot; : protectionStyle, <br/>        &quot;protectionInterface&quot; : protectionInterface, <br/>        &quot;genInterfaceNew&quot; : {InterfaceGeneric} // Used to bring customer defined I/O to SRAM</pre><pre>}</pre><h2 id="OBSOLETE-DELETEHW-SYMsym_fifo_mem_2p-verilog:"><strong>verilog:</strong></h2><p style="margin-left: 30.0px;">none.</p><h1 id="OBSOLETE-DELETEHW-SYMsym_fifo_mem_2p-I/O"><strong>I/O</strong></h1><p>u.port('input', 'clk', 1);<br/>u.port('input', 'reset_n', 1);<br/>u.port('input', 'in_valid', 1);<br/>u.port('output', 'in_ready', 1);<br/>u.port('input', 'in_data', width);<br/>u.port('output', 'out_valid', 1);<br/>u.port('input', 'out_ready', 1);<br/>u.port('output', 'out_data', width);<br/>u.interface(genInterfaceNew.name, 'master', genInterfaceSignals);<br/>u.interface(protectionInterface.name, 'master', protectionInterface.signal); </p><h1 id="OBSOLETE-DELETEHW-SYMsym_fifo_mem_2p-ModulesUsed"><strong>Modules Used</strong></h1><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16163258/prot_mux" data-linked-resource-id="16163258" data-linked-resource-version="4" data-linked-resource-type="page">prot_mux</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16166765/rdy_vld_pipe" data-linked-resource-id="16166765" data-linked-resource-version="33" data-linked-resource-type="page">rdy_vld_pipe</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167580/logic_tree_bus" data-linked-resource-id="16167580" data-linked-resource-version="11" data-linked-resource-type="page">logic_tree_bus</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169283/OBSOLETE-DELETE+HW-SYM+sym_fifo_mem_2p_ctl" data-linked-resource-id="16169283" data-linked-resource-version="9" data-linked-resource-type="page">OBSOLETE-DELETE HW-SYM sym_fifo_mem_2p_ctl</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169254/OBSOLETE-DELETE+HW-SYM+sym_mem_2p" data-linked-resource-id="16169254" data-linked-resource-version="8" data-linked-resource-type="page">OBSOLETE-DELETE HW-SYM sym_mem_2p</a></p><h1 id="OBSOLETE-DELETEHW-SYMsym_fifo_mem_2p-Description"><strong>Description</strong></h1><p>This block implements a pipe adapter using a sym_mem_2p, which is an SRAM with separate read and write ports. The block as a whole is hardcoded pipeForward = false and pipeBackward = true. The block diagram is shown below:</p><p><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16169271/sym_fifo_mem_2p_ctl.svg?api=v2"></span></p><p>The signals going from the sym_fifo_mem_2p_ctl are</p><p style="margin-left: 30.0px;">wt ctl:<br/>wt_sel (input to sym_mem_2p)<br/>wt_addr (input to sym_mem_2p)<br/>wt_data (input to sym_mem_2p)</p><p style="margin-left: 30.0px;">rd ctl:<br/>rd_sel (input to sym_mem_2p)<br/>rd_addr (input to sym_mem_2p)<br/>rd_data (output from sym_mem_2p)</p><p>The mux is created using a two input logic_tree_bus, where the two inputs are qualified with the empty signal from sym_fifo_mem_2p_ctl. When the empty is asserted, the FIFO pulls the data directly from in_data, otherwise it pulls data from rdy_vld_pipe. </p><p>The rdy_vld_pipe block forms an external pipe and is used to maintain throughput from the SRAM FIFO and because when a read is occurring on the SRAM FIFO, it isn't known if on the next cycle the out_ready will be asserted, so the data will need to be stored somewhere. It is configured with pipeForward = false, pipeBackward = true with a depth of 2. This means the output of SRAM can flow straight to the outputs if there is nothing in the rdy_vld_pipe and it can maintain throughput if there's a beat in it.</p><p>The sym_mem_2p registers all inputs into it, but does not register the data coming out of the SRAM.</p><p>The sym_fifo_mem_2p_ctl block controls the ready and valids signals into the rdy_vld_pipe and uses it's knowledge of where data is to properly assert out_vld. For a complete description of the logic inside, refer to the <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169283/OBSOLETE-DELETE+HW-SYM+sym_fifo_mem_2p_ctl" data-linked-resource-id="16169283" data-linked-resource-version="9" data-linked-resource-type="page">OBSOLETE-DELETE HW-SYM sym_fifo_mem_2p_ctl</a> microarchitecture document (click on the link).</p><p>The genInterfaceNew goes to the sym_mem_2p and is used to bring customer specified signals to the SRAM wrapper, such is MBIST signals.</p><p>The protectionInterface is used to report errors detected in the control registers in sym_fifo_mem_2p_ctl (all registers) and rdy_vld_pipe (not the registers that hold data). A prot_mux is used to combined the output from these two blocks before sending it to the outside world.</p><p><br/></p>