$date
	Sun Jan 12 23:32:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_edge_detector $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var reg 1 # clk_prev $end
$var reg 1 $ rise $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
1"
0!
$end
#10
1#
1$
1!
0"
#20
0!
#30
0#
0$
0!
#40
1#
1$
1!
#50
0$
1!
#60
0!
#70
0#
0!
#80
1#
1$
1!
#90
0$
1!
#100
0!
#110
0#
0!
#120
1#
1$
1!
#130
0$
1!
#140
0!
#150
1!
#160
0#
0!
1"
#170
1#
1$
1!
0"
#180
0!
#190
0#
0$
0!
#200
1#
1$
1!
#210
0$
1!
#220
0!
#230
0#
0!
#240
1#
1$
1!
#250
0$
1!
#260
0!
#270
0#
0!
#280
1#
1$
1!
#290
0$
1!
#300
0!
#310
1!
#320
0!
#330
1!
#340
0!
