<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Codigos_Videos.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_4BITS.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU_4BITS.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU_4BITS.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_ALU_4Bits.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="TB_ALU_4Bits.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="TB_ALU_4Bits.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_ALU_4Bits_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_ALU_8BITS_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_MemoriaRAM_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_MemoriaROM_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1655661690" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1655661690">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1655661975" xil_pn:in_ck="-3901518566420063038" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1655661975">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_4BITS.vhd"/>
      <outfile xil_pn:name="ALU_8BITS.vhd"/>
      <outfile xil_pn:name="MemoriaROM.vhd"/>
      <outfile xil_pn:name="MemoriasRAM.vhd"/>
      <outfile xil_pn:name="TB_ALU_4BITS.vhd"/>
      <outfile xil_pn:name="TB_ALU_8BITS.vhd"/>
      <outfile xil_pn:name="TB_MemoriaROM.vhd"/>
      <outfile xil_pn:name="TB_MemoriasRAM.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1655661690" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5917217509834150101" xil_pn:start_ts="1655661690">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1655661690" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6478375917181639309" xil_pn:start_ts="1655661690">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1655661690" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3346533777380550940" xil_pn:start_ts="1655661690">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
