Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar 13 12:58:18 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_stopwatch_timing_summary_routed.rpt -pb top_stopwatch_timing_summary_routed.pb -rpx top_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (86)
5. checking no_input_delay (7)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Clock_Module/U_BTN_HOUR/r_1kHz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Clock_Module/U_BTN_MIN/r_1kHz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Clock_Module/U_BTN_SEC/r_1kHz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_DB_CLEAR/r_1kHz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_DB_RUN/r_1kHz_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_Fnd_Ctrl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (86)
-------------------------------------------------
 There are 86 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.476        0.000                      0                  283        0.170        0.000                      0                  283        4.500        0.000                       0                   228  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.476        0.000                      0                  283        0.170        0.000                      0                  283        4.500        0.000                       0                   228  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.476ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 U_Btn_Clock_Module/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 2.512ns (45.496%)  route 3.009ns (54.504%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.570     5.091    U_Btn_Clock_Module/CLK
    SLICE_X57Y8          FDCE                                         r  U_Btn_Clock_Module/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.456     5.547 f  U_Btn_Clock_Module/counter_reg[3]/Q
                         net (fo=2, routed)           0.691     6.238    U_Btn_Clock_Module/counter_reg[3]
    SLICE_X56Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.362 r  U_Btn_Clock_Module/r_1Hz_tick_i_6/O
                         net (fo=1, routed)           0.447     6.810    U_Btn_Clock_Module/r_1Hz_tick_i_6_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.934 f  U_Btn_Clock_Module/r_1Hz_tick_i_5/O
                         net (fo=1, routed)           0.418     7.352    U_Btn_Clock_Module/r_1Hz_tick_i_5_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.476 r  U_Btn_Clock_Module/r_1Hz_tick_i_3/O
                         net (fo=1, routed)           0.428     7.904    U_Btn_Clock_Module/r_1Hz_tick_i_3_n_0
    SLICE_X56Y12         LUT5 (Prop_lut5_I1_O)        0.124     8.028 r  U_Btn_Clock_Module/r_1Hz_tick_i_2/O
                         net (fo=29, routed)          1.025     9.053    U_Btn_Clock_Module/r_1Hz_tick_i_2_n_0
    SLICE_X57Y8          LUT3 (Prop_lut3_I1_O)        0.124     9.177 r  U_Btn_Clock_Module/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.177    U_Btn_Clock_Module/counter[0]_i_6_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.709 r  U_Btn_Clock_Module/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    U_Btn_Clock_Module/counter_reg[0]_i_1_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  U_Btn_Clock_Module/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    U_Btn_Clock_Module/counter_reg[4]_i_1_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.937 r  U_Btn_Clock_Module/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.937    U_Btn_Clock_Module/counter_reg[8]_i_1_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.051 r  U_Btn_Clock_Module/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    U_Btn_Clock_Module/counter_reg[12]_i_1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.165 r  U_Btn_Clock_Module/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.165    U_Btn_Clock_Module/counter_reg[16]_i_1_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.279 r  U_Btn_Clock_Module/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.279    U_Btn_Clock_Module/counter_reg[20]_i_1_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.613 r  U_Btn_Clock_Module/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.613    U_Btn_Clock_Module/counter_reg[24]_i_1_n_6
    SLICE_X57Y14         FDCE                                         r  U_Btn_Clock_Module/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.448    14.789    U_Btn_Clock_Module/CLK
    SLICE_X57Y14         FDCE                                         r  U_Btn_Clock_Module/counter_reg[25]/C
                         clock pessimism              0.273    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X57Y14         FDCE (Setup_fdce_C_D)        0.062    15.089    U_Btn_Clock_Module/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.571ns  (required time - arrival time)
  Source:                 U_Btn_Clock_Module/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.426ns  (logic 2.417ns (44.542%)  route 3.009ns (55.458%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.570     5.091    U_Btn_Clock_Module/CLK
    SLICE_X57Y8          FDCE                                         r  U_Btn_Clock_Module/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.456     5.547 f  U_Btn_Clock_Module/counter_reg[3]/Q
                         net (fo=2, routed)           0.691     6.238    U_Btn_Clock_Module/counter_reg[3]
    SLICE_X56Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.362 r  U_Btn_Clock_Module/r_1Hz_tick_i_6/O
                         net (fo=1, routed)           0.447     6.810    U_Btn_Clock_Module/r_1Hz_tick_i_6_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.934 f  U_Btn_Clock_Module/r_1Hz_tick_i_5/O
                         net (fo=1, routed)           0.418     7.352    U_Btn_Clock_Module/r_1Hz_tick_i_5_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.476 r  U_Btn_Clock_Module/r_1Hz_tick_i_3/O
                         net (fo=1, routed)           0.428     7.904    U_Btn_Clock_Module/r_1Hz_tick_i_3_n_0
    SLICE_X56Y12         LUT5 (Prop_lut5_I1_O)        0.124     8.028 r  U_Btn_Clock_Module/r_1Hz_tick_i_2/O
                         net (fo=29, routed)          1.025     9.053    U_Btn_Clock_Module/r_1Hz_tick_i_2_n_0
    SLICE_X57Y8          LUT3 (Prop_lut3_I1_O)        0.124     9.177 r  U_Btn_Clock_Module/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.177    U_Btn_Clock_Module/counter[0]_i_6_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.709 r  U_Btn_Clock_Module/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    U_Btn_Clock_Module/counter_reg[0]_i_1_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  U_Btn_Clock_Module/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    U_Btn_Clock_Module/counter_reg[4]_i_1_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.937 r  U_Btn_Clock_Module/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.937    U_Btn_Clock_Module/counter_reg[8]_i_1_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.051 r  U_Btn_Clock_Module/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    U_Btn_Clock_Module/counter_reg[12]_i_1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.165 r  U_Btn_Clock_Module/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.165    U_Btn_Clock_Module/counter_reg[16]_i_1_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.279 r  U_Btn_Clock_Module/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.279    U_Btn_Clock_Module/counter_reg[20]_i_1_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.518 r  U_Btn_Clock_Module/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.518    U_Btn_Clock_Module/counter_reg[24]_i_1_n_5
    SLICE_X57Y14         FDCE                                         r  U_Btn_Clock_Module/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.448    14.789    U_Btn_Clock_Module/CLK
    SLICE_X57Y14         FDCE                                         r  U_Btn_Clock_Module/counter_reg[26]/C
                         clock pessimism              0.273    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X57Y14         FDCE (Setup_fdce_C_D)        0.062    15.089    U_Btn_Clock_Module/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.518    
  -------------------------------------------------------------------
                         slack                                  4.571    

Slack (MET) :             4.587ns  (required time - arrival time)
  Source:                 U_Btn_Clock_Module/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 2.401ns (44.378%)  route 3.009ns (55.622%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.570     5.091    U_Btn_Clock_Module/CLK
    SLICE_X57Y8          FDCE                                         r  U_Btn_Clock_Module/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.456     5.547 f  U_Btn_Clock_Module/counter_reg[3]/Q
                         net (fo=2, routed)           0.691     6.238    U_Btn_Clock_Module/counter_reg[3]
    SLICE_X56Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.362 r  U_Btn_Clock_Module/r_1Hz_tick_i_6/O
                         net (fo=1, routed)           0.447     6.810    U_Btn_Clock_Module/r_1Hz_tick_i_6_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.934 f  U_Btn_Clock_Module/r_1Hz_tick_i_5/O
                         net (fo=1, routed)           0.418     7.352    U_Btn_Clock_Module/r_1Hz_tick_i_5_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.476 r  U_Btn_Clock_Module/r_1Hz_tick_i_3/O
                         net (fo=1, routed)           0.428     7.904    U_Btn_Clock_Module/r_1Hz_tick_i_3_n_0
    SLICE_X56Y12         LUT5 (Prop_lut5_I1_O)        0.124     8.028 r  U_Btn_Clock_Module/r_1Hz_tick_i_2/O
                         net (fo=29, routed)          1.025     9.053    U_Btn_Clock_Module/r_1Hz_tick_i_2_n_0
    SLICE_X57Y8          LUT3 (Prop_lut3_I1_O)        0.124     9.177 r  U_Btn_Clock_Module/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.177    U_Btn_Clock_Module/counter[0]_i_6_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.709 r  U_Btn_Clock_Module/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    U_Btn_Clock_Module/counter_reg[0]_i_1_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  U_Btn_Clock_Module/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    U_Btn_Clock_Module/counter_reg[4]_i_1_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.937 r  U_Btn_Clock_Module/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.937    U_Btn_Clock_Module/counter_reg[8]_i_1_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.051 r  U_Btn_Clock_Module/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    U_Btn_Clock_Module/counter_reg[12]_i_1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.165 r  U_Btn_Clock_Module/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.165    U_Btn_Clock_Module/counter_reg[16]_i_1_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.279 r  U_Btn_Clock_Module/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.279    U_Btn_Clock_Module/counter_reg[20]_i_1_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.502 r  U_Btn_Clock_Module/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.502    U_Btn_Clock_Module/counter_reg[24]_i_1_n_7
    SLICE_X57Y14         FDCE                                         r  U_Btn_Clock_Module/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.448    14.789    U_Btn_Clock_Module/CLK
    SLICE_X57Y14         FDCE                                         r  U_Btn_Clock_Module/counter_reg[24]/C
                         clock pessimism              0.273    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X57Y14         FDCE (Setup_fdce_C_D)        0.062    15.089    U_Btn_Clock_Module/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.502    
  -------------------------------------------------------------------
                         slack                                  4.587    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 U_Btn_Clock_Module/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.407ns  (logic 2.398ns (44.347%)  route 3.009ns (55.653%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.570     5.091    U_Btn_Clock_Module/CLK
    SLICE_X57Y8          FDCE                                         r  U_Btn_Clock_Module/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.456     5.547 f  U_Btn_Clock_Module/counter_reg[3]/Q
                         net (fo=2, routed)           0.691     6.238    U_Btn_Clock_Module/counter_reg[3]
    SLICE_X56Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.362 r  U_Btn_Clock_Module/r_1Hz_tick_i_6/O
                         net (fo=1, routed)           0.447     6.810    U_Btn_Clock_Module/r_1Hz_tick_i_6_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.934 f  U_Btn_Clock_Module/r_1Hz_tick_i_5/O
                         net (fo=1, routed)           0.418     7.352    U_Btn_Clock_Module/r_1Hz_tick_i_5_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.476 r  U_Btn_Clock_Module/r_1Hz_tick_i_3/O
                         net (fo=1, routed)           0.428     7.904    U_Btn_Clock_Module/r_1Hz_tick_i_3_n_0
    SLICE_X56Y12         LUT5 (Prop_lut5_I1_O)        0.124     8.028 r  U_Btn_Clock_Module/r_1Hz_tick_i_2/O
                         net (fo=29, routed)          1.025     9.053    U_Btn_Clock_Module/r_1Hz_tick_i_2_n_0
    SLICE_X57Y8          LUT3 (Prop_lut3_I1_O)        0.124     9.177 r  U_Btn_Clock_Module/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.177    U_Btn_Clock_Module/counter[0]_i_6_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.709 r  U_Btn_Clock_Module/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    U_Btn_Clock_Module/counter_reg[0]_i_1_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  U_Btn_Clock_Module/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    U_Btn_Clock_Module/counter_reg[4]_i_1_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.937 r  U_Btn_Clock_Module/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.937    U_Btn_Clock_Module/counter_reg[8]_i_1_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.051 r  U_Btn_Clock_Module/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    U_Btn_Clock_Module/counter_reg[12]_i_1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.165 r  U_Btn_Clock_Module/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.165    U_Btn_Clock_Module/counter_reg[16]_i_1_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.499 r  U_Btn_Clock_Module/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.499    U_Btn_Clock_Module/counter_reg[20]_i_1_n_6
    SLICE_X57Y13         FDCE                                         r  U_Btn_Clock_Module/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.448    14.789    U_Btn_Clock_Module/CLK
    SLICE_X57Y13         FDCE                                         r  U_Btn_Clock_Module/counter_reg[21]/C
                         clock pessimism              0.273    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X57Y13         FDCE (Setup_fdce_C_D)        0.062    15.089    U_Btn_Clock_Module/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.499    
  -------------------------------------------------------------------
                         slack                                  4.590    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 U_Btn_Clock_Module/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.386ns  (logic 2.377ns (44.130%)  route 3.009ns (55.870%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.570     5.091    U_Btn_Clock_Module/CLK
    SLICE_X57Y8          FDCE                                         r  U_Btn_Clock_Module/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.456     5.547 f  U_Btn_Clock_Module/counter_reg[3]/Q
                         net (fo=2, routed)           0.691     6.238    U_Btn_Clock_Module/counter_reg[3]
    SLICE_X56Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.362 r  U_Btn_Clock_Module/r_1Hz_tick_i_6/O
                         net (fo=1, routed)           0.447     6.810    U_Btn_Clock_Module/r_1Hz_tick_i_6_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.934 f  U_Btn_Clock_Module/r_1Hz_tick_i_5/O
                         net (fo=1, routed)           0.418     7.352    U_Btn_Clock_Module/r_1Hz_tick_i_5_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.476 r  U_Btn_Clock_Module/r_1Hz_tick_i_3/O
                         net (fo=1, routed)           0.428     7.904    U_Btn_Clock_Module/r_1Hz_tick_i_3_n_0
    SLICE_X56Y12         LUT5 (Prop_lut5_I1_O)        0.124     8.028 r  U_Btn_Clock_Module/r_1Hz_tick_i_2/O
                         net (fo=29, routed)          1.025     9.053    U_Btn_Clock_Module/r_1Hz_tick_i_2_n_0
    SLICE_X57Y8          LUT3 (Prop_lut3_I1_O)        0.124     9.177 r  U_Btn_Clock_Module/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.177    U_Btn_Clock_Module/counter[0]_i_6_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.709 r  U_Btn_Clock_Module/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    U_Btn_Clock_Module/counter_reg[0]_i_1_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  U_Btn_Clock_Module/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    U_Btn_Clock_Module/counter_reg[4]_i_1_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.937 r  U_Btn_Clock_Module/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.937    U_Btn_Clock_Module/counter_reg[8]_i_1_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.051 r  U_Btn_Clock_Module/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    U_Btn_Clock_Module/counter_reg[12]_i_1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.165 r  U_Btn_Clock_Module/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.165    U_Btn_Clock_Module/counter_reg[16]_i_1_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.478 r  U_Btn_Clock_Module/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.478    U_Btn_Clock_Module/counter_reg[20]_i_1_n_4
    SLICE_X57Y13         FDCE                                         r  U_Btn_Clock_Module/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.448    14.789    U_Btn_Clock_Module/CLK
    SLICE_X57Y13         FDCE                                         r  U_Btn_Clock_Module/counter_reg[23]/C
                         clock pessimism              0.273    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X57Y13         FDCE (Setup_fdce_C_D)        0.062    15.089    U_Btn_Clock_Module/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.685ns  (required time - arrival time)
  Source:                 U_Btn_Clock_Module/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 2.303ns (43.352%)  route 3.009ns (56.648%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.570     5.091    U_Btn_Clock_Module/CLK
    SLICE_X57Y8          FDCE                                         r  U_Btn_Clock_Module/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.456     5.547 f  U_Btn_Clock_Module/counter_reg[3]/Q
                         net (fo=2, routed)           0.691     6.238    U_Btn_Clock_Module/counter_reg[3]
    SLICE_X56Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.362 r  U_Btn_Clock_Module/r_1Hz_tick_i_6/O
                         net (fo=1, routed)           0.447     6.810    U_Btn_Clock_Module/r_1Hz_tick_i_6_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.934 f  U_Btn_Clock_Module/r_1Hz_tick_i_5/O
                         net (fo=1, routed)           0.418     7.352    U_Btn_Clock_Module/r_1Hz_tick_i_5_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.476 r  U_Btn_Clock_Module/r_1Hz_tick_i_3/O
                         net (fo=1, routed)           0.428     7.904    U_Btn_Clock_Module/r_1Hz_tick_i_3_n_0
    SLICE_X56Y12         LUT5 (Prop_lut5_I1_O)        0.124     8.028 r  U_Btn_Clock_Module/r_1Hz_tick_i_2/O
                         net (fo=29, routed)          1.025     9.053    U_Btn_Clock_Module/r_1Hz_tick_i_2_n_0
    SLICE_X57Y8          LUT3 (Prop_lut3_I1_O)        0.124     9.177 r  U_Btn_Clock_Module/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.177    U_Btn_Clock_Module/counter[0]_i_6_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.709 r  U_Btn_Clock_Module/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    U_Btn_Clock_Module/counter_reg[0]_i_1_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  U_Btn_Clock_Module/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    U_Btn_Clock_Module/counter_reg[4]_i_1_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.937 r  U_Btn_Clock_Module/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.937    U_Btn_Clock_Module/counter_reg[8]_i_1_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.051 r  U_Btn_Clock_Module/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    U_Btn_Clock_Module/counter_reg[12]_i_1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.165 r  U_Btn_Clock_Module/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.165    U_Btn_Clock_Module/counter_reg[16]_i_1_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.404 r  U_Btn_Clock_Module/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.404    U_Btn_Clock_Module/counter_reg[20]_i_1_n_5
    SLICE_X57Y13         FDCE                                         r  U_Btn_Clock_Module/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.448    14.789    U_Btn_Clock_Module/CLK
    SLICE_X57Y13         FDCE                                         r  U_Btn_Clock_Module/counter_reg[22]/C
                         clock pessimism              0.273    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X57Y13         FDCE (Setup_fdce_C_D)        0.062    15.089    U_Btn_Clock_Module/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.404    
  -------------------------------------------------------------------
                         slack                                  4.685    

Slack (MET) :             4.701ns  (required time - arrival time)
  Source:                 U_Btn_Clock_Module/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 2.287ns (43.181%)  route 3.009ns (56.819%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.570     5.091    U_Btn_Clock_Module/CLK
    SLICE_X57Y8          FDCE                                         r  U_Btn_Clock_Module/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.456     5.547 f  U_Btn_Clock_Module/counter_reg[3]/Q
                         net (fo=2, routed)           0.691     6.238    U_Btn_Clock_Module/counter_reg[3]
    SLICE_X56Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.362 r  U_Btn_Clock_Module/r_1Hz_tick_i_6/O
                         net (fo=1, routed)           0.447     6.810    U_Btn_Clock_Module/r_1Hz_tick_i_6_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.934 f  U_Btn_Clock_Module/r_1Hz_tick_i_5/O
                         net (fo=1, routed)           0.418     7.352    U_Btn_Clock_Module/r_1Hz_tick_i_5_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.476 r  U_Btn_Clock_Module/r_1Hz_tick_i_3/O
                         net (fo=1, routed)           0.428     7.904    U_Btn_Clock_Module/r_1Hz_tick_i_3_n_0
    SLICE_X56Y12         LUT5 (Prop_lut5_I1_O)        0.124     8.028 r  U_Btn_Clock_Module/r_1Hz_tick_i_2/O
                         net (fo=29, routed)          1.025     9.053    U_Btn_Clock_Module/r_1Hz_tick_i_2_n_0
    SLICE_X57Y8          LUT3 (Prop_lut3_I1_O)        0.124     9.177 r  U_Btn_Clock_Module/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.177    U_Btn_Clock_Module/counter[0]_i_6_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.709 r  U_Btn_Clock_Module/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    U_Btn_Clock_Module/counter_reg[0]_i_1_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  U_Btn_Clock_Module/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    U_Btn_Clock_Module/counter_reg[4]_i_1_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.937 r  U_Btn_Clock_Module/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.937    U_Btn_Clock_Module/counter_reg[8]_i_1_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.051 r  U_Btn_Clock_Module/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    U_Btn_Clock_Module/counter_reg[12]_i_1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.165 r  U_Btn_Clock_Module/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.165    U_Btn_Clock_Module/counter_reg[16]_i_1_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.388 r  U_Btn_Clock_Module/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.388    U_Btn_Clock_Module/counter_reg[20]_i_1_n_7
    SLICE_X57Y13         FDCE                                         r  U_Btn_Clock_Module/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.448    14.789    U_Btn_Clock_Module/CLK
    SLICE_X57Y13         FDCE                                         r  U_Btn_Clock_Module/counter_reg[20]/C
                         clock pessimism              0.273    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X57Y13         FDCE (Setup_fdce_C_D)        0.062    15.089    U_Btn_Clock_Module/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.388    
  -------------------------------------------------------------------
                         slack                                  4.701    

Slack (MET) :             4.705ns  (required time - arrival time)
  Source:                 U_Btn_Clock_Module/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 2.284ns (43.149%)  route 3.009ns (56.851%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.570     5.091    U_Btn_Clock_Module/CLK
    SLICE_X57Y8          FDCE                                         r  U_Btn_Clock_Module/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.456     5.547 f  U_Btn_Clock_Module/counter_reg[3]/Q
                         net (fo=2, routed)           0.691     6.238    U_Btn_Clock_Module/counter_reg[3]
    SLICE_X56Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.362 r  U_Btn_Clock_Module/r_1Hz_tick_i_6/O
                         net (fo=1, routed)           0.447     6.810    U_Btn_Clock_Module/r_1Hz_tick_i_6_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.934 f  U_Btn_Clock_Module/r_1Hz_tick_i_5/O
                         net (fo=1, routed)           0.418     7.352    U_Btn_Clock_Module/r_1Hz_tick_i_5_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.476 r  U_Btn_Clock_Module/r_1Hz_tick_i_3/O
                         net (fo=1, routed)           0.428     7.904    U_Btn_Clock_Module/r_1Hz_tick_i_3_n_0
    SLICE_X56Y12         LUT5 (Prop_lut5_I1_O)        0.124     8.028 r  U_Btn_Clock_Module/r_1Hz_tick_i_2/O
                         net (fo=29, routed)          1.025     9.053    U_Btn_Clock_Module/r_1Hz_tick_i_2_n_0
    SLICE_X57Y8          LUT3 (Prop_lut3_I1_O)        0.124     9.177 r  U_Btn_Clock_Module/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.177    U_Btn_Clock_Module/counter[0]_i_6_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.709 r  U_Btn_Clock_Module/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    U_Btn_Clock_Module/counter_reg[0]_i_1_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  U_Btn_Clock_Module/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    U_Btn_Clock_Module/counter_reg[4]_i_1_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.937 r  U_Btn_Clock_Module/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.937    U_Btn_Clock_Module/counter_reg[8]_i_1_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.051 r  U_Btn_Clock_Module/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    U_Btn_Clock_Module/counter_reg[12]_i_1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.385 r  U_Btn_Clock_Module/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.385    U_Btn_Clock_Module/counter_reg[16]_i_1_n_6
    SLICE_X57Y12         FDCE                                         r  U_Btn_Clock_Module/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.449    14.790    U_Btn_Clock_Module/CLK
    SLICE_X57Y12         FDCE                                         r  U_Btn_Clock_Module/counter_reg[17]/C
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X57Y12         FDCE (Setup_fdce_C_D)        0.062    15.090    U_Btn_Clock_Module/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -10.385    
  -------------------------------------------------------------------
                         slack                                  4.705    

Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 U_Btn_Clock_Module/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.272ns  (logic 2.263ns (42.922%)  route 3.009ns (57.078%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.570     5.091    U_Btn_Clock_Module/CLK
    SLICE_X57Y8          FDCE                                         r  U_Btn_Clock_Module/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.456     5.547 f  U_Btn_Clock_Module/counter_reg[3]/Q
                         net (fo=2, routed)           0.691     6.238    U_Btn_Clock_Module/counter_reg[3]
    SLICE_X56Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.362 r  U_Btn_Clock_Module/r_1Hz_tick_i_6/O
                         net (fo=1, routed)           0.447     6.810    U_Btn_Clock_Module/r_1Hz_tick_i_6_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.934 f  U_Btn_Clock_Module/r_1Hz_tick_i_5/O
                         net (fo=1, routed)           0.418     7.352    U_Btn_Clock_Module/r_1Hz_tick_i_5_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.476 r  U_Btn_Clock_Module/r_1Hz_tick_i_3/O
                         net (fo=1, routed)           0.428     7.904    U_Btn_Clock_Module/r_1Hz_tick_i_3_n_0
    SLICE_X56Y12         LUT5 (Prop_lut5_I1_O)        0.124     8.028 r  U_Btn_Clock_Module/r_1Hz_tick_i_2/O
                         net (fo=29, routed)          1.025     9.053    U_Btn_Clock_Module/r_1Hz_tick_i_2_n_0
    SLICE_X57Y8          LUT3 (Prop_lut3_I1_O)        0.124     9.177 r  U_Btn_Clock_Module/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.177    U_Btn_Clock_Module/counter[0]_i_6_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.709 r  U_Btn_Clock_Module/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    U_Btn_Clock_Module/counter_reg[0]_i_1_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  U_Btn_Clock_Module/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    U_Btn_Clock_Module/counter_reg[4]_i_1_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.937 r  U_Btn_Clock_Module/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.937    U_Btn_Clock_Module/counter_reg[8]_i_1_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.051 r  U_Btn_Clock_Module/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    U_Btn_Clock_Module/counter_reg[12]_i_1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.364 r  U_Btn_Clock_Module/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.364    U_Btn_Clock_Module/counter_reg[16]_i_1_n_4
    SLICE_X57Y12         FDCE                                         r  U_Btn_Clock_Module/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.449    14.790    U_Btn_Clock_Module/CLK
    SLICE_X57Y12         FDCE                                         r  U_Btn_Clock_Module/counter_reg[19]/C
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X57Y12         FDCE (Setup_fdce_C_D)        0.062    15.090    U_Btn_Clock_Module/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -10.364    
  -------------------------------------------------------------------
                         slack                                  4.726    

Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 U_Btn_Clock_Module/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 2.189ns (42.110%)  route 3.009ns (57.890%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.570     5.091    U_Btn_Clock_Module/CLK
    SLICE_X57Y8          FDCE                                         r  U_Btn_Clock_Module/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.456     5.547 f  U_Btn_Clock_Module/counter_reg[3]/Q
                         net (fo=2, routed)           0.691     6.238    U_Btn_Clock_Module/counter_reg[3]
    SLICE_X56Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.362 r  U_Btn_Clock_Module/r_1Hz_tick_i_6/O
                         net (fo=1, routed)           0.447     6.810    U_Btn_Clock_Module/r_1Hz_tick_i_6_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.934 f  U_Btn_Clock_Module/r_1Hz_tick_i_5/O
                         net (fo=1, routed)           0.418     7.352    U_Btn_Clock_Module/r_1Hz_tick_i_5_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.476 r  U_Btn_Clock_Module/r_1Hz_tick_i_3/O
                         net (fo=1, routed)           0.428     7.904    U_Btn_Clock_Module/r_1Hz_tick_i_3_n_0
    SLICE_X56Y12         LUT5 (Prop_lut5_I1_O)        0.124     8.028 r  U_Btn_Clock_Module/r_1Hz_tick_i_2/O
                         net (fo=29, routed)          1.025     9.053    U_Btn_Clock_Module/r_1Hz_tick_i_2_n_0
    SLICE_X57Y8          LUT3 (Prop_lut3_I1_O)        0.124     9.177 r  U_Btn_Clock_Module/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.177    U_Btn_Clock_Module/counter[0]_i_6_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.709 r  U_Btn_Clock_Module/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    U_Btn_Clock_Module/counter_reg[0]_i_1_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  U_Btn_Clock_Module/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    U_Btn_Clock_Module/counter_reg[4]_i_1_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.937 r  U_Btn_Clock_Module/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.937    U_Btn_Clock_Module/counter_reg[8]_i_1_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.051 r  U_Btn_Clock_Module/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    U_Btn_Clock_Module/counter_reg[12]_i_1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.290 r  U_Btn_Clock_Module/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.290    U_Btn_Clock_Module/counter_reg[16]_i_1_n_5
    SLICE_X57Y12         FDCE                                         r  U_Btn_Clock_Module/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.449    14.790    U_Btn_Clock_Module/CLK
    SLICE_X57Y12         FDCE                                         r  U_Btn_Clock_Module/counter_reg[18]/C
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X57Y12         FDCE (Setup_fdce_C_D)        0.062    15.090    U_Btn_Clock_Module/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                  4.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_Hour/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_Hour/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.106%)  route 0.125ns (39.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.590     1.473    U_StopWatch_DP/U_Time_Hour/CLK
    SLICE_X61Y13         FDCE                                         r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[0]/Q
                         net (fo=6, routed)           0.125     1.740    U_StopWatch_DP/U_Time_Hour/sdp_hour[0]
    SLICE_X60Y13         LUT5 (Prop_lut5_I2_O)        0.048     1.788 r  U_StopWatch_DP/U_Time_Hour/count_reg[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.788    U_StopWatch_DP/U_Time_Hour/count_reg[2]_i_1__2_n_0
    SLICE_X60Y13         FDCE                                         r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.859     1.986    U_StopWatch_DP/U_Time_Hour/CLK
    SLICE_X60Y13         FDCE                                         r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[2]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X60Y13         FDCE (Hold_fdce_C_D)         0.131     1.617    U_StopWatch_DP/U_Time_Hour/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_Hour/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_Hour/count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.590     1.473    U_StopWatch_DP/U_Time_Hour/CLK
    SLICE_X61Y13         FDCE                                         r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[0]/Q
                         net (fo=6, routed)           0.125     1.740    U_StopWatch_DP/U_Time_Hour/sdp_hour[0]
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.045     1.785 r  U_StopWatch_DP/U_Time_Hour/count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.785    U_StopWatch_DP/U_Time_Hour/count_next[1]
    SLICE_X60Y13         FDCE                                         r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.859     1.986    U_StopWatch_DP/U_Time_Hour/CLK
    SLICE_X60Y13         FDCE                                         r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[1]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X60Y13         FDCE (Hold_fdce_C_D)         0.121     1.607    U_StopWatch_DP/U_Time_Hour/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 U_Btn_Clock_Module/o_sec_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clock_CU/o_c_sec_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.592     1.475    U_Btn_Clock_Module/CLK
    SLICE_X60Y10         FDCE                                         r  U_Btn_Clock_Module/o_sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  U_Btn_Clock_Module/o_sec_reg[0]/Q
                         net (fo=8, routed)           0.094     1.733    U_Btn_Clock_Module/w_btn_sec[0]
    SLICE_X61Y10         LUT2 (Prop_lut2_I1_O)        0.045     1.778 r  U_Btn_Clock_Module/o_c_sec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.778    U_Clock_CU/D[0]
    SLICE_X61Y10         FDCE                                         r  U_Clock_CU/o_c_sec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.862     1.989    U_Clock_CU/CLK
    SLICE_X61Y10         FDCE                                         r  U_Clock_CU/o_c_sec_reg[0]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X61Y10         FDCE (Hold_fdce_C_D)         0.091     1.579    U_Clock_CU/o_c_sec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U_Btn_Clock_Module/o_min_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clock_CU/o_c_minute_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.983%)  route 0.132ns (41.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.592     1.475    U_Btn_Clock_Module/CLK
    SLICE_X58Y10         FDCE                                         r  U_Btn_Clock_Module/o_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_Btn_Clock_Module/o_min_reg[3]/Q
                         net (fo=6, routed)           0.132     1.748    U_Btn_Clock_Module/w_btn_min[3]
    SLICE_X59Y10         LUT2 (Prop_lut2_I1_O)        0.049     1.797 r  U_Btn_Clock_Module/o_c_minute[3]_i_1/O
                         net (fo=1, routed)           0.000     1.797    U_Clock_CU/o_c_minute_reg[5]_0[3]
    SLICE_X59Y10         FDCE                                         r  U_Clock_CU/o_c_minute_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.862     1.989    U_Clock_CU/CLK
    SLICE_X59Y10         FDCE                                         r  U_Clock_CU/o_c_minute_reg[3]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X59Y10         FDCE (Hold_fdce_C_D)         0.107     1.595    U_Clock_CU/o_c_minute_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_Sec/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_Sec/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.292%)  route 0.133ns (41.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.593     1.476    U_StopWatch_DP/U_Time_Sec/CLK
    SLICE_X61Y9          FDCE                                         r  U_StopWatch_DP/U_Time_Sec/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_StopWatch_DP/U_Time_Sec/count_reg_reg[2]/Q
                         net (fo=6, routed)           0.133     1.750    U_StopWatch_DP/U_Time_Sec/Q[1]
    SLICE_X59Y9          LUT6 (Prop_lut6_I3_O)        0.045     1.795 r  U_StopWatch_DP/U_Time_Sec/count_reg[5]_i_2__0/O
                         net (fo=1, routed)           0.000     1.795    U_StopWatch_DP/U_Time_Sec/count_reg[5]_i_2__0_n_0
    SLICE_X59Y9          FDCE                                         r  U_StopWatch_DP/U_Time_Sec/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.863     1.990    U_StopWatch_DP/U_Time_Sec/CLK
    SLICE_X59Y9          FDCE                                         r  U_StopWatch_DP/U_Time_Sec/count_reg_reg[5]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X59Y9          FDCE (Hold_fdce_C_D)         0.092     1.584    U_StopWatch_DP/U_Time_Sec/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_Sec/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.142%)  route 0.134ns (41.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.593     1.476    U_Stopwatch_CU/CLK
    SLICE_X59Y8          FDCE                                         r  U_Stopwatch_CU/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  U_Stopwatch_CU/FSM_onehot_state_reg[2]/Q
                         net (fo=22, routed)          0.134     1.751    U_StopWatch_DP/U_Time_Sec/clear_reg
    SLICE_X61Y9          LUT6 (Prop_lut6_I1_O)        0.045     1.796 r  U_StopWatch_DP/U_Time_Sec/count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.796    U_StopWatch_DP/U_Time_Sec/count_reg[2]_i_1_n_0
    SLICE_X61Y9          FDCE                                         r  U_StopWatch_DP/U_Time_Sec/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.863     1.990    U_StopWatch_DP/U_Time_Sec/CLK
    SLICE_X61Y9          FDCE                                         r  U_StopWatch_DP/U_Time_Sec/count_reg_reg[2]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X61Y9          FDCE (Hold_fdce_C_D)         0.092     1.584    U_StopWatch_DP/U_Time_Sec/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U_Btn_DB_CLEAR/edge_detect_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_CU/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.409%)  route 0.082ns (26.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.593     1.476    U_Btn_DB_CLEAR/CLK
    SLICE_X59Y8          FDCE                                         r  U_Btn_DB_CLEAR/edge_detect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDCE (Prop_fdce_C_Q)         0.128     1.604 r  U_Btn_DB_CLEAR/edge_detect_reg/Q
                         net (fo=3, routed)           0.082     1.686    U_Stopwatch_CU/edge_detect
    SLICE_X59Y8          LUT6 (Prop_lut6_I0_O)        0.099     1.785 r  U_Stopwatch_CU/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.785    U_Stopwatch_CU/FSM_onehot_state[2]_i_1_n_0
    SLICE_X59Y8          FDCE                                         r  U_Stopwatch_CU/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.863     1.990    U_Stopwatch_CU/CLK
    SLICE_X59Y8          FDCE                                         r  U_Stopwatch_CU/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X59Y8          FDCE (Hold_fdce_C_D)         0.092     1.568    U_Stopwatch_CU/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U_Btn_DB_CLEAR/edge_detect_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_CU/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.172%)  route 0.083ns (26.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.593     1.476    U_Btn_DB_CLEAR/CLK
    SLICE_X59Y8          FDCE                                         r  U_Btn_DB_CLEAR/edge_detect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDCE (Prop_fdce_C_Q)         0.128     1.604 r  U_Btn_DB_CLEAR/edge_detect_reg/Q
                         net (fo=3, routed)           0.083     1.687    U_Stopwatch_CU/edge_detect
    SLICE_X59Y8          LUT6 (Prop_lut6_I0_O)        0.099     1.786 r  U_Stopwatch_CU/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.786    U_Stopwatch_CU/FSM_onehot_state[1]_i_1_n_0
    SLICE_X59Y8          FDCE                                         r  U_Stopwatch_CU/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.863     1.990    U_Stopwatch_CU/CLK
    SLICE_X59Y8          FDCE                                         r  U_Stopwatch_CU/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X59Y8          FDCE (Hold_fdce_C_D)         0.091     1.567    U_Stopwatch_CU/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_mSec/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_mSec/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.593     1.476    U_StopWatch_DP/U_Time_mSec/CLK
    SLICE_X63Y10         FDCE                                         r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y10         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[2]/Q
                         net (fo=15, routed)          0.143     1.760    U_StopWatch_DP/U_Time_mSec/count_reg[2]
    SLICE_X62Y10         LUT6 (Prop_lut6_I1_O)        0.045     1.805 r  U_StopWatch_DP/U_Time_mSec/count_reg[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.805    U_StopWatch_DP/U_Time_mSec/count_reg[4]_i_1__2_n_0
    SLICE_X62Y10         FDCE                                         r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.864     1.991    U_StopWatch_DP/U_Time_mSec/CLK
    SLICE_X62Y10         FDCE                                         r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[4]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X62Y10         FDCE (Hold_fdce_C_D)         0.091     1.580    U_StopWatch_DP/U_Time_mSec/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_Btn_Clock_Module/o_min_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clock_CU/o_c_minute_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.609%)  route 0.161ns (46.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.592     1.475    U_Btn_Clock_Module/CLK
    SLICE_X58Y10         FDCE                                         r  U_Btn_Clock_Module/o_min_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_Btn_Clock_Module/o_min_reg[5]/Q
                         net (fo=6, routed)           0.161     1.777    U_Btn_Clock_Module/w_btn_min[5]
    SLICE_X59Y10         LUT2 (Prop_lut2_I1_O)        0.045     1.822 r  U_Btn_Clock_Module/o_c_minute[5]_i_1/O
                         net (fo=1, routed)           0.000     1.822    U_Clock_CU/o_c_minute_reg[5]_0[5]
    SLICE_X59Y10         FDCE                                         r  U_Clock_CU/o_c_minute_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.862     1.989    U_Clock_CU/CLK
    SLICE_X59Y10         FDCE                                         r  U_Clock_CU/o_c_minute_reg[5]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X59Y10         FDCE (Hold_fdce_C_D)         0.107     1.595    U_Clock_CU/o_c_minute_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y11   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y11   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y11   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y11   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y11   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y11   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y12   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y12   U_Btn_Clock_Module/U_BTN_HOUR/edge_detect_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y12   U_Btn_Clock_Module/U_BTN_HOUR/r_1kHz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y13   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y13   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y13   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y13   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y12   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   U_Btn_Clock_Module/U_BTN_HOUR/edge_detect_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y12   U_Btn_Clock_Module/U_BTN_HOUR/r_1kHz_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   U_Btn_Clock_Module/U_BTN_MIN/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   U_Btn_Clock_Module/U_BTN_MIN/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   U_Btn_Clock_Module/U_BTN_MIN/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y11   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y11   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y11   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y11   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y11   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y11   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y12   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   U_Btn_Clock_Module/U_BTN_HOUR/edge_detect_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y12   U_Btn_Clock_Module/U_BTN_HOUR/r_1kHz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   U_Btn_Clock_Module/U_BTN_MIN/counter_reg[0]/C



