$date
	Sun Oct 23 09:12:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#229765
b10001 !
1"
#229766
b10001 &
b10001 %
1$
#229767
0"
#229770
b110100 &
b110100 %
#229774
b11010 &
b11010 %
#229778
b1101 &
b1101 %
#229782
b101000 &
b101000 %
#229786
b10100 &
b10100 %
#229790
b1010 &
b1010 %
#229794
b101 &
b101 %
#229798
b10000 &
b10000 %
#229802
b1000 &
b1000 %
#229806
b100 &
b100 %
#229810
b10 &
b10 %
#229814
b1 &
1#
b1 %
#229818
b0 &
b0 %
0#
0$
#1192462
b11101 &
b11101 %
1$
b11101 !
1"
#1192463
0"
#1192466
b1011000 &
b1011000 %
#1192470
b101100 &
b101100 %
#1192474
b10110 &
b10110 %
#1192478
b1011 &
b1011 %
#1192482
b100010 &
b100010 %
#1192486
b10001 &
b10001 %
#1192490
b110100 &
b110100 %
#1192494
b11010 &
b11010 %
#1192498
b1101 &
b1101 %
#1192502
b101000 &
b101000 %
#1192506
b10100 &
b10100 %
#1192510
b1010 &
b1010 %
#1192514
b101 &
b101 %
#1192518
b10000 &
b10000 %
#1192522
b1000 &
b1000 %
#1192526
b100 &
b100 %
#1192530
b10 &
b10 %
#1192534
b1 &
1#
b1 %
#1192538
b0 &
b0 %
0#
0$
#2178318
b100 &
b100 %
1$
b100 !
1"
#2178319
0"
#2178322
b10 &
b10 %
#2178326
b1 &
1#
b1 %
#2178330
b0 &
b0 %
0#
0$
#4500012
