#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Dec  3 10:52:37 2019
# Process ID: 1156
# Current directory: D:/project/vvd/DigitalTask1_74x151
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15340 D:\project\vvd\DigitalTask1_74x151\DigitalTask1_74x151.xpr
# Log file: D:/project/vvd/DigitalTask1_74x151/vivado.log
# Journal file: D:/project/vvd/DigitalTask1_74x151\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 798.527 ; gain = 88.375
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Dec  3 10:58:48 2019] Launched synth_1...
Run output will be captured here: D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tftg256-3
Top: test
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 957.527 ; gain = 105.656
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test' [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:32]
INFO: [Synth 8-638] synthesizing module 'x151' [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v:23]
INFO: [Synth 8-256] done synthesizing module 'x151' (1#1) [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'a' does not match port width (3) of module 'x151' [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:38]
WARNING: [Synth 8-689] width (1) of port connection 'd' does not match port width (8) of module 'x151' [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:38]
INFO: [Synth 8-256] done synthesizing module 'test' (2#1) [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:32]
WARNING: [Synth 8-3331] design test has unconnected port i[3]
WARNING: [Synth 8-3331] design test has unconnected port i[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 997.770 ; gain = 145.898
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 997.770 ; gain = 145.898
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:48 ; elapsed = 00:00:30 . Memory (MB): peak = 1318.613 ; gain = 466.742
8 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:30 . Memory (MB): peak = 1318.613 ; gain = 466.742
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x151
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c8b2c6f9663c4b83b6bf92e0d640671a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en_l [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.x151
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim1_behav -key {Behavioral:sim_1:Functional:sim1} -tclbatch {sim1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1330.500 ; gain = 11.887
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x151
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c8b2c6f9663c4b83b6bf92e0d640671a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.x151
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim1_behav -key {Behavioral:sim_1:Functional:sim1} -tclbatch {sim1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1334.629 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.runs/synth_1

launch_runs synth_1 -jobs 8
[Tue Dec  3 11:06:31 2019] Launched synth_1...
Run output will be captured here: D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x151
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c8b2c6f9663c4b83b6bf92e0d640671a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en_l [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.x151
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim1_behav -key {Behavioral:sim_1:Functional:sim1} -tclbatch {sim1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1340.363 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1352.930 ; gain = 12.566
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test' [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:32]
INFO: [Synth 8-638] synthesizing module 'x151' [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v:23]
INFO: [Synth 8-256] done synthesizing module 'x151' (1#1) [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'a' does not match port width (3) of module 'x151' [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:38]
WARNING: [Synth 8-689] width (1) of port connection 'd' does not match port width (8) of module 'x151' [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:38]
INFO: [Synth 8-256] done synthesizing module 'test' (2#1) [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:32]
WARNING: [Synth 8-3331] design test has unconnected port i[3]
WARNING: [Synth 8-3331] design test has unconnected port i[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1389.520 ; gain = 49.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1389.520 ; gain = 49.156
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1389.520 ; gain = 49.156
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1389.520 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test' [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:32]
INFO: [Synth 8-638] synthesizing module 'x151' [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v:23]
INFO: [Synth 8-256] done synthesizing module 'x151' (1#1) [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'a' does not match port width (3) of module 'x151' [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:38]
WARNING: [Synth 8-689] width (1) of port connection 'd' does not match port width (8) of module 'x151' [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:38]
INFO: [Synth 8-256] done synthesizing module 'test' (2#1) [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:32]
WARNING: [Synth 8-3331] design test has unconnected port i[3]
WARNING: [Synth 8-3331] design test has unconnected port i[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1402.883 ; gain = 13.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1402.883 ; gain = 13.363
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1402.883 ; gain = 13.363
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x151
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c8b2c6f9663c4b83b6bf92e0d640671a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en_l [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.x151
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1402.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim1_behav -key {Behavioral:sim_1:Functional:sim1} -tclbatch {sim1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1402.883 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Dec  3 11:25:54 2019] Launched synth_1...
Run output will be captured here: D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.runs/synth_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1402.883 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test' [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:35]
INFO: [Synth 8-638] synthesizing module 'x151' [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v:23]
INFO: [Synth 8-256] done synthesizing module 'x151' (1#1) [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'a' does not match port width (3) of module 'x151' [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:44]
WARNING: [Synth 8-689] width (1) of port connection 'd' does not match port width (8) of module 'x151' [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:44]
INFO: [Synth 8-256] done synthesizing module 'test' (2#1) [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:35]
WARNING: [Synth 8-3331] design test has unconnected port i[3]
WARNING: [Synth 8-3331] design test has unconnected port i[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1402.883 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1402.883 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1415.172 ; gain = 12.289
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x151
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c8b2c6f9663c4b83b6bf92e0d640671a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en_l [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.x151
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim1_behav -key {Behavioral:sim_1:Functional:sim1} -tclbatch {sim1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1415.172 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.runs/synth_1

launch_runs synth_1 -jobs 8
[Tue Dec  3 11:28:54 2019] Launched synth_1...
Run output will be captured here: D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.runs/synth_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1415.172 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test' [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:35]
INFO: [Synth 8-638] synthesizing module 'x151' [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v:23]
INFO: [Synth 8-256] done synthesizing module 'x151' (1#1) [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'a' does not match port width (3) of module 'x151' [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:44]
WARNING: [Synth 8-689] width (256) of port connection 'd' does not match port width (8) of module 'x151' [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:44]
INFO: [Synth 8-256] done synthesizing module 'test' (2#1) [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:35]
WARNING: [Synth 8-3331] design test has unconnected port i[3]
WARNING: [Synth 8-3331] design test has unconnected port i[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1421.336 ; gain = 6.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1421.336 ; gain = 6.164
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1433.547 ; gain = 18.375
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x151
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c8b2c6f9663c4b83b6bf92e0d640671a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en_l [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.x151
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim1_behav -key {Behavioral:sim_1:Functional:sim1} -tclbatch {sim1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1433.547 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See D:/project/vvd/DigitalTask1_74x151/vivado_pid1156.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See D:/project/vvd/DigitalTask1_74x151/vivado_pid1156.debug)
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1433.547 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test' [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:35]
INFO: [Synth 8-638] synthesizing module 'x151' [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v:23]
INFO: [Synth 8-256] done synthesizing module 'x151' (1#1) [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v:23]
WARNING: [Synth 8-689] width (256) of port connection 'd' does not match port width (8) of module 'x151' [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:43]
INFO: [Synth 8-256] done synthesizing module 'test' (2#1) [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1433.547 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1433.547 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1433.859 ; gain = 0.313
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x151
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c8b2c6f9663c4b83b6bf92e0d640671a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en_l [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.x151
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim1_behav -key {Behavioral:sim_1:Functional:sim1} -tclbatch {sim1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1433.859 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x151
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c8b2c6f9663c4b83b6bf92e0d640671a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en_l [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.x151
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim1_behav -key {Behavioral:sim_1:Functional:sim1} -tclbatch {sim1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1433.859 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x151
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c8b2c6f9663c4b83b6bf92e0d640671a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en_l [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:44]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.x151
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim1_behav -key {Behavioral:sim_1:Functional:sim1} -tclbatch {sim1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1433.859 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.runs/synth_1

launch_runs synth_1 -jobs 8
[Tue Dec  3 11:53:37 2019] Launched synth_1...
Run output will be captured here: D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x151
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c8b2c6f9663c4b83b6bf92e0d640671a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en_l [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:44]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.x151
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim1_behav -key {Behavioral:sim_1:Functional:sim1} -tclbatch {sim1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1433.859 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x151
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c8b2c6f9663c4b83b6bf92e0d640671a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en_l [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:44]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.x151
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim1_behav -key {Behavioral:sim_1:Functional:sim1} -tclbatch {sim1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1433.859 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1433.859 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1433.859 ; gain = 0.000
INFO: [Common 17-344] 'refresh_design' was cancelled
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1433.859 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test' [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:35]
INFO: [Synth 8-638] synthesizing module 'x151' [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v:23]
INFO: [Synth 8-256] done synthesizing module 'x151' (1#1) [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v:23]
INFO: [Synth 8-256] done synthesizing module 'test' (2#1) [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1433.859 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1433.859 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1438.059 ; gain = 4.199
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x151
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c8b2c6f9663c4b83b6bf92e0d640671a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en_l [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.x151
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim1_behav -key {Behavioral:sim_1:Functional:sim1} -tclbatch {sim1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1438.059 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x151
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c8b2c6f9663c4b83b6bf92e0d640671a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en_l [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.x151
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim1_behav -key {Behavioral:sim_1:Functional:sim1} -tclbatch {sim1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1438.059 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1438.059 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test' [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:35]
INFO: [Synth 8-638] synthesizing module 'x151' [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v:23]
INFO: [Synth 8-256] done synthesizing module 'x151' (1#1) [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v:23]
INFO: [Synth 8-256] done synthesizing module 'test' (2#1) [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1438.836 ; gain = 0.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1440.148 ; gain = 2.090
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1452.355 ; gain = 14.297
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1452.355 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dsbjq4_x151' [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:35]
INFO: [Synth 8-638] synthesizing module 'x151' [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v:23]
INFO: [Synth 8-256] done synthesizing module 'x151' (1#1) [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v:23]
INFO: [Synth 8-256] done synthesizing module 'dsbjq4_x151' (2#1) [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1452.355 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1452.355 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1466.684 ; gain = 14.328
file mkdir D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/constrs_1
file mkdir D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/constrs_1/new
close [ open D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/constrs_1/new/xdc1.xdc w ]
add_files -fileset constrs_1 D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/constrs_1/new/xdc1.xdc
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Dec  3 13:11:40 2019] Launched synth_1...
Run output will be captured here: D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.runs/synth_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1466.684 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/C1234567A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  3 13:13:51 2019] Launched impl_1...
Run output will be captured here: D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.runs/impl_1/dsbjq4_x151.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
create_hw_cfgmem -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [lindex [get_cfgmem_parts {28f00am29ew-bpi-x16}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  3 13:21:14 2019] Launched impl_1...
Run output will be captured here: D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.runs/impl_1/runme.log
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sim_1/new/sim1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sim_1/new/sim1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  3 13:23:46 2019] Launched impl_1...
Run output will be captured here: D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.runs/impl_1/runme.log
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.runs/impl_1/dsbjq4_x151.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BPI_RS_PINS {none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices xc7a35t_0] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; }; 
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : 0   Memory Type : 0   Memory Capacity : 0   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation failed.
Unspecified failure
ERROR: [Labtools 27-3144] Invalid option: Unspecified failure
ERROR: [Common 17-39] 'program_hw_cfgmem' failed due to earlier errors.
delete_hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [get_hw_devices xc7a35t_0 ]]
create_hw_cfgmem -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [lindex [get_cfgmem_parts {s25fl032p-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 BPI core(s).
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.runs/impl_1/dsbjq4_x151.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices xc7a35t_0] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; }; 
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : 20   Memory Type : ba   Memory Capacity : 17   Device ID 1 : 0   Device ID 2 : 0
Part identified : n25q64-3.3v Part selected : s25fl032p
ERROR: [Labtools 27-3291] Flash Programming Unsuccessful. Part selected s25fl032p, but part n25q64-3.3v detected.
ERROR: [Common 17-39] 'program_hw_cfgmem' failed due to earlier errors.
delete_hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [get_hw_devices xc7a35t_0 ]]
create_hw_cfgmem -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [lindex [get_cfgmem_parts {n25q64-3.3v-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.runs/impl_1/dsbjq4_x151.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices xc7a35t_0] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; }; 
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : 20   Memory Type : ba   Memory Capacity : 17   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:01 ; elapsed = 00:01:07 . Memory (MB): peak = 2123.977 ; gain = 0.000
endgroup
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 13:29:00 2019...
