  /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/simulation/submodules/altera_onchip_flash_util.v \
  /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/simulation/submodules/altera_onchip_flash.v \
  /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/simulation/submodules/altera_onchip_flash_avmm_data_controller.v \
  /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/simulation/submodules/altera_onchip_flash_avmm_csr_controller.v \
  /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/simulation/ram.vhd \
