{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1659269658305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1659269658305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 31 15:14:18 2022 " "Processing started: Sun Jul 31 15:14:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1659269658305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1659269658305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1659269658305 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1659269658945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final_project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final_project " "Found entity 1: final_project" {  } { { "final_project.bdf" "" { Schematic "C:/Dan/Braude/final project/VHDL/final_project/final_project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659269658995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659269658995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-controller " "Found design unit 1: lcd_controller-controller" {  } { { "lcd_controller.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/lcd_controller.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659269659434 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/lcd_controller.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659269659434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659269659434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_user_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_user_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_user_logic-behavior " "Found design unit 1: lcd_user_logic-behavior" {  } { { "lcd_user_logic.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/lcd_user_logic.vhd" 119 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659269659434 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_user_logic " "Found entity 1: lcd_user_logic" {  } { { "lcd_user_logic.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/lcd_user_logic.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659269659434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659269659434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chip_sel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chip_sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chip_sel-behavior " "Found design unit 1: chip_sel-behavior" {  } { { "chip_sel.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/chip_sel.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659269659449 ""} { "Info" "ISGN_ENTITY_NAME" "1 chip_sel " "Found entity 1: chip_sel" {  } { { "chip_sel.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/chip_sel.vhd" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659269659449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659269659449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_shot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_shot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_shot-behave " "Found design unit 1: one_shot-behave" {  } { { "one_shot.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/one_shot.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659269659449 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_shot " "Found entity 1: one_shot" {  } { { "one_shot.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/one_shot.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659269659449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659269659449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_shot2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_shot2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_shot2-behave " "Found design unit 1: one_shot2-behave" {  } { { "one_shot2.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/one_shot2.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659269659449 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_shot2 " "Found entity 1: one_shot2" {  } { { "one_shot2.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/one_shot2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659269659449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659269659449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_shot3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_shot3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_shot3-behave " "Found design unit 1: one_shot3-behave" {  } { { "one_shot3.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/one_shot3.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659269659449 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_shot3 " "Found entity 1: one_shot3" {  } { { "one_shot3.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/one_shot3.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659269659449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659269659449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_shot4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_shot4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_shot4-behave " "Found design unit 1: one_shot4-behave" {  } { { "one_shot4.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/one_shot4.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659269659449 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_shot4 " "Found entity 1: one_shot4" {  } { { "one_shot4.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/one_shot4.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659269659449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659269659449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_voice_sel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_voice_sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_voice_sel-behave " "Found design unit 1: decoder_voice_sel-behave" {  } { { "decoder_voice_sel.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/decoder_voice_sel.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659269659465 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_voice_sel " "Found entity 1: decoder_voice_sel" {  } { { "decoder_voice_sel.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/decoder_voice_sel.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659269659465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659269659465 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_project " "Elaborating entity \"final_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1659269659496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd_controller:inst " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd_controller:inst\"" {  } { { "final_project.bdf" "inst" { Schematic "C:/Dan/Braude/final project/VHDL/final_project/final_project.bdf" { { 96 416 624 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659269659496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_user_logic lcd_user_logic:inst5 " "Elaborating entity \"lcd_user_logic\" for hierarchy \"lcd_user_logic:inst5\"" {  } { { "final_project.bdf" "inst5" { Schematic "C:/Dan/Braude/final project/VHDL/final_project/final_project.bdf" { { 64 144 368 272 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659269659512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chip_sel chip_sel:inst1 " "Elaborating entity \"chip_sel\" for hierarchy \"chip_sel:inst1\"" {  } { { "final_project.bdf" "inst1" { Schematic "C:/Dan/Braude/final project/VHDL/final_project/final_project.bdf" { { 368 176 440 512 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659269659512 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "data_out\[10\] chip_sel.vhd(110) " "Using initial value X (don't care) for net \"data_out\[10\]\" at chip_sel.vhd(110)" {  } { { "chip_sel.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/chip_sel.vhd" 110 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659269659527 "|final_project|chip_sel:inst1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "data_out\[8\] chip_sel.vhd(110) " "Using initial value X (don't care) for net \"data_out\[8\]\" at chip_sel.vhd(110)" {  } { { "chip_sel.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/chip_sel.vhd" 110 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659269659527 "|final_project|chip_sel:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_shot4 one_shot4:inst7 " "Elaborating entity \"one_shot4\" for hierarchy \"one_shot4:inst7\"" {  } { { "final_project.bdf" "inst7" { Schematic "C:/Dan/Braude/final project/VHDL/final_project/final_project.bdf" { { 224 -120 56 304 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659269659621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_shot3 one_shot3:inst4 " "Elaborating entity \"one_shot3\" for hierarchy \"one_shot3:inst4\"" {  } { { "final_project.bdf" "inst4" { Schematic "C:/Dan/Braude/final project/VHDL/final_project/final_project.bdf" { { 336 -120 56 416 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659269659621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_shot2 one_shot2:inst3 " "Elaborating entity \"one_shot2\" for hierarchy \"one_shot2:inst3\"" {  } { { "final_project.bdf" "inst3" { Schematic "C:/Dan/Braude/final project/VHDL/final_project/final_project.bdf" { { 456 -120 56 536 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659269659621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_shot one_shot:inst2 " "Elaborating entity \"one_shot\" for hierarchy \"one_shot:inst2\"" {  } { { "final_project.bdf" "inst2" { Schematic "C:/Dan/Braude/final project/VHDL/final_project/final_project.bdf" { { 576 -120 48 656 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659269659621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_voice_sel decoder_voice_sel:inst6 " "Elaborating entity \"decoder_voice_sel\" for hierarchy \"decoder_voice_sel:inst6\"" {  } { { "final_project.bdf" "inst6" { Schematic "C:/Dan/Braude/final project/VHDL/final_project/final_project.bdf" { { -64 400 624 48 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659269659637 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "one_shot decoder_voice_sel.vhd(30) " "VHDL Process Statement warning at decoder_voice_sel.vhd(30): signal \"one_shot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_voice_sel.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/decoder_voice_sel.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1659269659637 "|final_project|decoder_voice_sel:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "voice_num decoder_voice_sel.vhd(31) " "VHDL Process Statement warning at decoder_voice_sel.vhd(31): signal \"voice_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_voice_sel.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/decoder_voice_sel.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1659269659637 "|final_project|decoder_voice_sel:inst6"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "one_shot4.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/one_shot4.vhd" 5 -1 0 } } { "one_shot.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/one_shot.vhd" 5 -1 0 } } { "one_shot2.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/one_shot2.vhd" 5 -1 0 } } { "one_shot3.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/one_shot3.vhd" 5 -1 0 } } { "decoder_voice_sel.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/decoder_voice_sel.vhd" 12 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1659269663542 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1659269663542 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "final_project.bdf" "" { Schematic "C:/Dan/Braude/final project/VHDL/final_project/final_project.bdf" { { 200 648 824 216 "lcd_on" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659269665620 "|final_project|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon VCC " "Pin \"lcd_blon\" is stuck at VCC" {  } { { "final_project.bdf" "" { Schematic "C:/Dan/Braude/final project/VHDL/final_project/final_project.bdf" { { 216 648 824 232 "lcd_blon" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659269665620 "|final_project|lcd_blon"} { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "final_project.bdf" "" { Schematic "C:/Dan/Braude/final project/VHDL/final_project/final_project.bdf" { { 136 648 824 152 "rw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659269665620 "|final_project|rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "gnd_sel\[0\] GND " "Pin \"gnd_sel\[0\]\" is stuck at GND" {  } { { "final_project.bdf" "" { Schematic "C:/Dan/Braude/final project/VHDL/final_project/final_project.bdf" { { 440 488 664 456 "gnd_sel\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659269665620 "|final_project|gnd_sel[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1659269665620 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decoder_voice_sel:inst6\|one_shot High " "Register decoder_voice_sel:inst6\|one_shot will power up to High" {  } { { "decoder_voice_sel.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/decoder_voice_sel.vhd" 12 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1659269665682 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1659269665682 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1659269673305 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659269673305 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1972 " "Implemented 1972 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1659269673461 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1659269673461 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1659269673461 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1913 " "Implemented 1913 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1659269673461 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1659269673461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1659269673477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 31 15:14:33 2022 " "Processing ended: Sun Jul 31 15:14:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1659269673477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1659269673477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1659269673477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1659269673477 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1659269674540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1659269674540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 31 15:14:34 2022 " "Processing started: Sun Jul 31 15:14:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1659269674540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1659269674540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final_project -c final_project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1659269674540 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1659269674665 ""}
{ "Info" "0" "" "Project  = final_project" {  } {  } 0 0 "Project  = final_project" 0 0 "Fitter" 0 0 1659269674665 ""}
{ "Info" "0" "" "Revision = final_project" {  } {  } 0 0 "Revision = final_project" 0 0 "Fitter" 0 0 1659269674665 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1659269674821 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final_project EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"final_project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1659269674836 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1659269674872 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1659269674872 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1659269674933 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1659269674948 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1659269675542 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1659269675542 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1659269675542 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Dan/Braude/final project/VHDL/final_project/" { { 0 { 0 ""} 0 2825 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1659269675542 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Dan/Braude/final project/VHDL/final_project/" { { 0 { 0 ""} 0 2826 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1659269675542 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Dan/Braude/final project/VHDL/final_project/" { { 0 { 0 ""} 0 2827 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1659269675542 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1659269675542 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final_project.sdc " "Synopsys Design Constraints File file not found: 'final_project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1659269675917 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1659269675917 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1659269675932 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1659269676073 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "final_project.bdf" "" { Schematic "C:/Dan/Braude/final project/VHDL/final_project/final_project.bdf" { { 72 -136 32 88 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Dan/Braude/final project/VHDL/final_project/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1659269676073 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1659269676292 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1659269676292 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1659269676292 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1659269676292 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1659269676292 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1659269676292 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1659269676292 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1659269676292 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1659269676354 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1659269676354 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1659269676354 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659269676401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1659269678369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659269679322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1659269679354 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1659269683493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659269683493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1659269683743 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/Dan/Braude/final project/VHDL/final_project/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1659269685758 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1659269685758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659269686977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1659269686992 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1659269686992 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.36 " "Total time spent on timing analysis during the Fitter is 1.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1659269687039 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1659269687039 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "53 " "Found 53 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sel\[17\] 0 " "Pin \"out_sel\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sel\[16\] 0 " "Pin \"out_sel\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sel\[15\] 0 " "Pin \"out_sel\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sel\[14\] 0 " "Pin \"out_sel\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sel\[13\] 0 " "Pin \"out_sel\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sel\[12\] 0 " "Pin \"out_sel\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sel\[11\] 0 " "Pin \"out_sel\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sel\[10\] 0 " "Pin \"out_sel\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sel\[9\] 0 " "Pin \"out_sel\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sel\[8\] 0 " "Pin \"out_sel\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sel\[7\] 0 " "Pin \"out_sel\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sel\[6\] 0 " "Pin \"out_sel\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sel\[5\] 0 " "Pin \"out_sel\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sel\[4\] 0 " "Pin \"out_sel\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sel\[3\] 0 " "Pin \"out_sel\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sel\[2\] 0 " "Pin \"out_sel\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sel\[1\] 0 " "Pin \"out_sel\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sel\[0\] 0 " "Pin \"out_sel\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs 0 " "Pin \"rs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e 0 " "Pin \"e\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_on 0 " "Pin \"lcd_on\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_blon 0 " "Pin \"lcd_blon\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rw 0 " "Pin \"rw\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out 0 " "Pin \"res_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "trig_test_out 0 " "Pin \"trig_test_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led4 0 " "Pin \"led4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1 0 " "Pin \"led1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2 0 " "Pin \"led2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led3 0 " "Pin \"led3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "trig_iden_out 0 " "Pin \"trig_iden_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vcc_sel 0 " "Pin \"vcc_sel\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flipped 0 " "Pin \"flipped\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out_not 0 " "Pin \"res_out_not\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gnd_sel\[3\] 0 " "Pin \"gnd_sel\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gnd_sel\[2\] 0 " "Pin \"gnd_sel\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gnd_sel\[1\] 0 " "Pin \"gnd_sel\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gnd_sel\[0\] 0 " "Pin \"gnd_sel\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[7\] 0 " "Pin \"lcd_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[6\] 0 " "Pin \"lcd_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[5\] 0 " "Pin \"lcd_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[4\] 0 " "Pin \"lcd_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[3\] 0 " "Pin \"lcd_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[2\] 0 " "Pin \"lcd_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[1\] 0 " "Pin \"lcd_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[0\] 0 " "Pin \"lcd_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "voice_sel\[7\] 0 " "Pin \"voice_sel\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "voice_sel\[6\] 0 " "Pin \"voice_sel\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "voice_sel\[5\] 0 " "Pin \"voice_sel\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "voice_sel\[4\] 0 " "Pin \"voice_sel\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "voice_sel\[3\] 0 " "Pin \"voice_sel\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "voice_sel\[2\] 0 " "Pin \"voice_sel\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "voice_sel\[1\] 0 " "Pin \"voice_sel\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "voice_sel\[0\] 0 " "Pin \"voice_sel\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659269687086 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1659269687086 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1659269687523 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1659269687602 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1659269688086 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659269688445 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "out_sel\[10\] a permanently disabled " "Pin out_sel\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_sel[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_sel\[10\]" } } } } { "final_project.bdf" "" { Schematic "C:/Dan/Braude/final project/VHDL/final_project/final_project.bdf" { { 424 488 664 440 "out_sel" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sel[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Dan/Braude/final project/VHDL/final_project/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1659269688586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "out_sel\[8\] a permanently disabled " "Pin out_sel\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_sel[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_sel\[8\]" } } } } { "final_project.bdf" "" { Schematic "C:/Dan/Braude/final project/VHDL/final_project/final_project.bdf" { { 424 488 664 440 "out_sel" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sel[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Dan/Braude/final project/VHDL/final_project/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1659269688586 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1659269688586 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1659269688586 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Dan/Braude/final project/VHDL/final_project/output_files/final_project.fit.smsg " "Generated suppressed messages file C:/Dan/Braude/final project/VHDL/final_project/output_files/final_project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1659269688773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1659269689179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 31 15:14:49 2022 " "Processing ended: Sun Jul 31 15:14:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1659269689179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1659269689179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1659269689179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1659269689179 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1659269690085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1659269690085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 31 15:14:49 2022 " "Processing started: Sun Jul 31 15:14:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1659269690085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1659269690085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final_project -c final_project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1659269690085 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1659269691460 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1659269691538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4569 " "Peak virtual memory: 4569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1659269692147 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 31 15:14:52 2022 " "Processing ended: Sun Jul 31 15:14:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1659269692147 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1659269692147 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1659269692147 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1659269692147 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1659269692724 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1659269693207 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 31 15:14:52 2022 " "Processing started: Sun Jul 31 15:14:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1659269693207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1659269693207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final_project -c final_project " "Command: quartus_sta final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1659269693207 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1659269693332 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1659269693567 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1659269693598 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1659269693598 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final_project.sdc " "Synopsys Design Constraints File file not found: 'final_project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1659269693785 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1659269693785 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693785 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name trig4 trig4 " "create_clock -period 1.000 -name trig4 trig4" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693785 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name trig2 trig2 " "create_clock -period 1.000 -name trig2 trig2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693785 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name trig trig " "create_clock -period 1.000 -name trig trig" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693785 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name trig3 trig3 " "create_clock -period 1.000 -name trig3 trig3" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693785 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lcd_user_logic:inst5\|trig_voice lcd_user_logic:inst5\|trig_voice " "create_clock -period 1.000 -name lcd_user_logic:inst5\|trig_voice lcd_user_logic:inst5\|trig_voice" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693785 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693785 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1659269693801 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1659269693816 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1659269693832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.313 " "Worst-case setup slack is -7.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.313     -1210.253 clk  " "   -7.313     -1210.253 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659269693832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.712 " "Worst-case hold slack is -1.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.712        -1.712 clk  " "   -1.712        -1.712 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659269693848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.155 " "Worst-case recovery slack is -4.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.155        -4.155 lcd_user_logic:inst5\|trig_voice  " "   -4.155        -4.155 lcd_user_logic:inst5\|trig_voice " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.099      -361.883 clk  " "   -3.099      -361.883 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.840        -2.840 trig4  " "   -2.840        -2.840 trig4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.476        -2.476 trig  " "   -2.476        -2.476 trig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.421        -2.421 trig3  " "   -2.421        -2.421 trig3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.293        -2.293 trig2  " "   -2.293        -2.293 trig2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659269693848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.019 " "Worst-case removal slack is 2.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.019         0.000 trig2  " "    2.019         0.000 trig2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.285         0.000 clk  " "    2.285         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.313         0.000 trig  " "    2.313         0.000 trig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.418         0.000 trig3  " "    2.418         0.000 trig3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.619         0.000 trig4  " "    2.619         0.000 trig4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.919         0.000 lcd_user_logic:inst5\|trig_voice  " "    3.919         0.000 lcd_user_logic:inst5\|trig_voice " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659269693848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -319.380 clk  " "   -1.380      -319.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -2.222 trig  " "   -1.222        -2.222 trig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -2.222 trig2  " "   -1.222        -2.222 trig2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -2.222 trig3  " "   -1.222        -2.222 trig3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -2.222 trig4  " "   -1.222        -2.222 trig4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 lcd_user_logic:inst5\|trig_voice  " "   -0.500        -1.000 lcd_user_logic:inst5\|trig_voice " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269693848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659269693848 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1659269694004 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1659269694004 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1659269694066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.834 " "Worst-case setup slack is -2.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269694066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269694066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.834      -399.967 clk  " "   -2.834      -399.967 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269694066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659269694066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.257 " "Worst-case hold slack is -1.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269694066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269694066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.257        -1.257 clk  " "   -1.257        -1.257 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269694066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659269694066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.058 " "Worst-case recovery slack is -2.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269694082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269694082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.058        -2.058 lcd_user_logic:inst5\|trig_voice  " "   -2.058        -2.058 lcd_user_logic:inst5\|trig_voice " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269694082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.292        -1.292 trig4  " "   -1.292        -1.292 trig4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269694082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.085        -1.085 trig3  " "   -1.085        -1.085 trig3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269694082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.061        -1.061 trig  " "   -1.061        -1.061 trig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269694082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.011        -1.011 trig2  " "   -1.011        -1.011 trig2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269694082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.939      -104.782 clk  " "   -0.939      -104.782 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269694082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659269694082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.137 " "Worst-case removal slack is 1.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269694082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269694082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.137         0.000 clk  " "    1.137         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269694082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.446         0.000 trig2  " "    1.446         0.000 trig2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269694082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.545         0.000 trig  " "    1.545         0.000 trig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269694082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.636         0.000 trig3  " "    1.636         0.000 trig3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269694082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.735         0.000 trig4  " "    1.735         0.000 trig4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269694082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.500         0.000 lcd_user_logic:inst5\|trig_voice  " "    2.500         0.000 lcd_user_logic:inst5\|trig_voice " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269694082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659269694082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269694082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269694082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -319.380 clk  " "   -1.380      -319.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269694082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -2.222 trig  " "   -1.222        -2.222 trig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269694082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -2.222 trig2  " "   -1.222        -2.222 trig2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269694082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -2.222 trig3  " "   -1.222        -2.222 trig3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269694082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -2.222 trig4  " "   -1.222        -2.222 trig4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269694082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 lcd_user_logic:inst5\|trig_voice  " "   -0.500        -1.000 lcd_user_logic:inst5\|trig_voice " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659269694082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659269694082 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1659269694269 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1659269694301 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1659269694301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4560 " "Peak virtual memory: 4560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1659269694410 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 31 15:14:54 2022 " "Processing ended: Sun Jul 31 15:14:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1659269694410 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1659269694410 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1659269694410 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1659269694410 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Quartus II Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1659269695066 ""}
