#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jul  2 11:41:27 2019
# Process ID: 30357
# Current directory: /media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.runs/design_1_PmodR2R_0_0_synth_1
# Command line: vivado -log design_1_PmodR2R_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_PmodR2R_0_0.tcl
# Log file: /media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.runs/design_1_PmodR2R_0_0_synth_1/design_1_PmodR2R_0_0.vds
# Journal file: /media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.runs/design_1_PmodR2R_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_PmodR2R_0_0.tcl -notrace
Command: synth_design -top design_1_PmodR2R_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30388 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1394.609 ; gain = 83.879 ; free physical = 7387 ; free virtual = 12143
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_PmodR2R_0_0' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/synth/design_1_PmodR2R_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'PmodR2R' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ipshared/f1c4/src/PmodR2R.v:12]
INFO: [Synth 8-638] synthesizing module 'PmodR2R_axi_gpio_0_0' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/synth/PmodR2R_axi_gpio_0_0.vhd:86]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/synth/PmodR2R_axi_gpio_0_0.vhd:172]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:1295]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:1296]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 8 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (6#1) [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (7#1) [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
INFO: [Synth 8-256] done synthesizing module 'PmodR2R_axi_gpio_0_0' (8#1) [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/synth/PmodR2R_axi_gpio_0_0.vhd:86]
INFO: [Synth 8-6157] synthesizing module 'PmodR2R_pmod_bridge_0_0' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_pmod_bridge_0_0/synth/PmodR2R_pmod_bridge_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'pmod_concat' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_pmod_bridge_0_0/src/pmod_concat.v:12]
	Parameter Top_Row_Interface bound to: None - type: string 
	Parameter Bottom_Row_Interface bound to: None - type: string 
WARNING: [Synth 8-3848] Net in_top_bus_I in module/entity pmod_concat does not have driver. [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_pmod_bridge_0_0/src/pmod_concat.v:84]
WARNING: [Synth 8-3848] Net in_top_uart_gpio_bus_I in module/entity pmod_concat does not have driver. [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_pmod_bridge_0_0/src/pmod_concat.v:87]
WARNING: [Synth 8-3848] Net in_top_i2c_gpio_bus_I in module/entity pmod_concat does not have driver. [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_pmod_bridge_0_0/src/pmod_concat.v:90]
WARNING: [Synth 8-3848] Net in_bottom_bus_I in module/entity pmod_concat does not have driver. [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_pmod_bridge_0_0/src/pmod_concat.v:94]
WARNING: [Synth 8-3848] Net in_bottom_uart_gpio_bus_I in module/entity pmod_concat does not have driver. [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_pmod_bridge_0_0/src/pmod_concat.v:97]
WARNING: [Synth 8-3848] Net in_bottom_i2c_gpio_bus_I in module/entity pmod_concat does not have driver. [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_pmod_bridge_0_0/src/pmod_concat.v:100]
INFO: [Synth 8-6155] done synthesizing module 'pmod_concat' (9#1) [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_pmod_bridge_0_0/src/pmod_concat.v:12]
INFO: [Synth 8-6155] done synthesizing module 'PmodR2R_pmod_bridge_0_0' (10#1) [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_pmod_bridge_0_0/synth/PmodR2R_pmod_bridge_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'PmodR2R_xlconcat_0_0' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_xlconcat_0_0/synth/PmodR2R_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_xlconcat_0_0/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 4 - type: integer 
	Parameter IN1_WIDTH bound to: 4 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (11#1) [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_xlconcat_0_0/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'PmodR2R_xlconcat_0_0' (12#1) [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_xlconcat_0_0/synth/PmodR2R_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'PmodR2R_xlslice_0_0' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_xlslice_0_0/synth/PmodR2R_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_xlslice_0_0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 3 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice' (13#1) [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_xlslice_0_0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PmodR2R_xlslice_0_0' (14#1) [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_xlslice_0_0/synth/PmodR2R_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'PmodR2R_xlslice_0_1' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_xlslice_0_1/synth/PmodR2R_xlslice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized0' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_xlslice_0_0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 7 - type: integer 
	Parameter DIN_TO bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized0' (14#1) [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_xlslice_0_0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PmodR2R_xlslice_0_1' (15#1) [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_xlslice_0_1/synth/PmodR2R_xlslice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'PmodR2R_xlslice_0_2' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_xlslice_0_2/synth/PmodR2R_xlslice_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'PmodR2R_xlslice_0_2' (16#1) [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_xlslice_0_2/synth/PmodR2R_xlslice_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'PmodR2R_xlslice_t_0_0' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_xlslice_t_0_0/synth/PmodR2R_xlslice_t_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'PmodR2R_xlslice_t_0_0' (17#1) [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_xlslice_t_0_0/synth/PmodR2R_xlslice_t_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'PmodR2R' (18#1) [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ipshared/f1c4/src/PmodR2R.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_PmodR2R_0_0' (19#1) [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/synth/design_1_PmodR2R_0_0.v:56]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[0]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[7]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[6]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[5]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[4]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_top_bus_I[3]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_top_bus_I[2]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_top_bus_I[1]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_top_bus_I[0]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_top_uart_gpio_bus_I[1]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_top_uart_gpio_bus_I[0]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_top_i2c_gpio_bus_I[1]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_top_i2c_gpio_bus_I[0]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_bottom_bus_I[3]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_bottom_bus_I[2]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_bottom_bus_I[1]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_bottom_bus_I[0]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_bottom_uart_gpio_bus_I[1]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_bottom_uart_gpio_bus_I[0]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_bottom_i2c_gpio_bus_I[1]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_bottom_i2c_gpio_bus_I[0]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_top_bus_O[3]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_top_bus_O[2]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_top_bus_O[1]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_top_bus_O[0]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_top_bus_T[3]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_top_bus_T[2]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_top_bus_T[1]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_top_bus_T[0]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_top_uart_gpio_bus_O[1]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_top_uart_gpio_bus_O[0]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_top_uart_gpio_bus_T[1]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_top_uart_gpio_bus_T[0]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_top_i2c_gpio_bus_O[1]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_top_i2c_gpio_bus_O[0]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_top_i2c_gpio_bus_T[1]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_top_i2c_gpio_bus_T[0]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_bottom_bus_O[3]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_bottom_bus_O[2]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_bottom_bus_O[1]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_bottom_bus_O[0]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_bottom_bus_T[3]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_bottom_bus_T[2]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_bottom_bus_T[1]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_bottom_bus_T[0]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_bottom_uart_gpio_bus_O[1]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_bottom_uart_gpio_bus_O[0]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_bottom_uart_gpio_bus_T[1]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_bottom_uart_gpio_bus_T[0]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_bottom_i2c_gpio_bus_O[1]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_bottom_i2c_gpio_bus_O[0]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_bottom_i2c_gpio_bus_T[1]
WARNING: [Synth 8-3331] design pmod_concat has unconnected port in_bottom_i2c_gpio_bus_T[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_in
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port ABus_Reg[1]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port ABus_Reg[2]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port ABus_Reg[3]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port ABus_Reg[4]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port ABus_Reg[7]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port ABus_Reg[8]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port BE_Reg[0]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port BE_Reg[1]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port BE_Reg[2]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port BE_Reg[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1440.234 ; gain = 129.504 ; free physical = 7347 ; free virtual = 12106
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1440.234 ; gain = 129.504 ; free physical = 7403 ; free virtual = 12161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1440.234 ; gain = 129.504 ; free physical = 7403 ; free virtual = 12161
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_ooc.xdc] for cell 'inst'
WARNING: [Designutils 20-1758] instance inst wraps a black box. Constraint reading is skipped for elaborated designs in this case. Skipping constraint file '/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_pmod_bridge_0_0/PmodR2R_pmod_bridge_0_0_board.xdc'.
Parsing XDC File [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/PmodR2R_axi_gpio_0_0_board.xdc] for cell 'inst/axi_gpio_0/U0'
Finished Parsing XDC File [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/PmodR2R_axi_gpio_0_0_board.xdc] for cell 'inst/axi_gpio_0/U0'
Parsing XDC File [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/PmodR2R_axi_gpio_0_0.xdc] for cell 'inst/axi_gpio_0/U0'
Finished Parsing XDC File [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/PmodR2R_axi_gpio_0_0.xdc] for cell 'inst/axi_gpio_0/U0'
Parsing XDC File [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/design_1_PmodR2R_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/design_1_PmodR2R_0_0_board.xdc] for cell 'inst'
Parsing XDC File [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.runs/design_1_PmodR2R_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.runs/design_1_PmodR2R_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.runs/design_1_PmodR2R_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_PmodR2R_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_PmodR2R_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  FDR => FDRE: 48 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1787.227 ; gain = 0.000 ; free physical = 6822 ; free virtual = 11614
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1787.227 ; gain = 476.496 ; free physical = 6963 ; free virtual = 11757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1787.227 ; gain = 476.496 ; free physical = 6963 ; free virtual = 11757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/pmod_bridge_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xlslice_o_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xlslice_o_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xlslice_t_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xlslice_t_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/pmod_bridge_0/inst. (constraint file  /media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.runs/design_1_PmodR2R_0_0_synth_1/dont_touch.xdc, line 29).
Applied set_property DONT_TOUCH = true for inst/axi_gpio_0/U0. (constraint file  /media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.runs/design_1_PmodR2R_0_0_synth_1/dont_touch.xdc, line 34).
Applied set_property DONT_TOUCH = true for inst. (constraint file  /media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.runs/design_1_PmodR2R_0_0_synth_1/dont_touch.xdc, line 43).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1787.227 ; gain = 476.496 ; free physical = 6961 ; free virtual = 11755
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 1787.227 ; gain = 476.496 ; free physical = 6968 ; free virtual = 11764
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 18    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 27    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 19    
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:1684]
WARNING: [Synth 8-6014] Unused sequential element bus2ip_reset_reg was removed.  [/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/src/PmodR2R_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:1684]
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[23]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[16]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[13]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[9]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[8]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[5]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[3]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[2]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]) is unused and will be removed from module axi_gpio.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 1787.227 ; gain = 476.496 ; free physical = 6926 ; free virtual = 11753
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1787.227 ; gain = 476.496 ; free physical = 6661 ; free virtual = 11486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1787.227 ; gain = 476.496 ; free physical = 6656 ; free virtual = 11481
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1787.227 ; gain = 476.496 ; free physical = 6647 ; free virtual = 11471
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1787.227 ; gain = 476.496 ; free physical = 6482 ; free virtual = 11304
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1787.227 ; gain = 476.496 ; free physical = 6482 ; free virtual = 11304
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1787.227 ; gain = 476.496 ; free physical = 6482 ; free virtual = 11304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1787.227 ; gain = 476.496 ; free physical = 6482 ; free virtual = 11304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1787.227 ; gain = 476.496 ; free physical = 6482 ; free virtual = 11304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1787.227 ; gain = 476.496 ; free physical = 6482 ; free virtual = 11304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     9|
|3     |LUT3 |     8|
|4     |LUT4 |    12|
|5     |LUT5 |    36|
|6     |LUT6 |     8|
|7     |FDR  |    32|
|8     |FDRE |    79|
|9     |FDSE |     9|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------------------+------------------------+------+
|      |Instance                                |Module                  |Cells |
+------+----------------------------------------+------------------------+------+
|1     |top                                     |                        |   195|
|2     |  inst                                  |PmodR2R                 |   195|
|3     |    axi_gpio_0                          |PmodR2R_axi_gpio_0_0    |   195|
|4     |      U0                                |axi_gpio                |   195|
|5     |        AXI_LITE_IPIF_I                 |axi_lite_ipif           |    90|
|6     |          I_SLAVE_ATTACHMENT            |slave_attachment        |    90|
|7     |            I_DECODER                   |address_decoder         |    37|
|8     |        gpio_core_1                     |GPIO_Core               |    94|
|9     |          \Not_Dual.INPUT_DOUBLE_REGS3  |cdc_sync                |    32|
|10    |    pmod_bridge_0                       |PmodR2R_pmod_bridge_0_0 |     0|
|11    |      inst                              |pmod_concat             |     0|
|12    |    xlconcat_0                          |PmodR2R_xlconcat_0_0    |     0|
|13    |    xlslice_o_0                         |PmodR2R_xlslice_0_0     |     0|
|14    |    xlslice_o_1                         |PmodR2R_xlslice_0_1     |     0|
|15    |    xlslice_t_0                         |PmodR2R_xlslice_0_2     |     0|
|16    |    xlslice_t_1                         |PmodR2R_xlslice_t_0_0   |     0|
+------+----------------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1787.227 ; gain = 476.496 ; free physical = 6482 ; free virtual = 11304
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 101 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1787.227 ; gain = 129.504 ; free physical = 6531 ; free virtual = 11353
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1787.234 ; gain = 476.496 ; free physical = 6527 ; free virtual = 11349
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  FDR => FDRE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
201 Infos, 117 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 1787.234 ; gain = 488.078 ; free physical = 6511 ; free virtual = 11341
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.runs/design_1_PmodR2R_0_0_synth_1/design_1_PmodR2R_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.srcs/sources_1/bd/design_1/ip/design_1_PmodR2R_0_0/design_1_PmodR2R_0_0.xci
INFO: [Coretcl 2-1174] Renamed 15 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/media/wrg/evo_860/proj/IntegrationProject/mercenary/zybo_z7_20_sine_wave/zybo_z7_20_sine_wave.runs/design_1_PmodR2R_0_0_synth_1/design_1_PmodR2R_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_PmodR2R_0_0_utilization_synth.rpt -pb design_1_PmodR2R_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1811.238 ; gain = 0.000 ; free physical = 6517 ; free virtual = 11342
INFO: [Common 17-206] Exiting Vivado at Tue Jul  2 11:42:20 2019...
