# Compile of control.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of dmem.vhd was successful.
# Compile of imem.vhd was successful.
# Compile of mips.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of pcplus4.vhd was successful.
# Compile of regfile.vhd was successful.
# Compile of top.vhd was successful.
# Compile of ual.vhd was successful.
# Compile of unite.vhd was successful.
# 13 compiles, 0 failed with no errors.
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:49:08 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 12:49:08 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:49:08 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 12:49:08 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:49:08 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 12:49:08 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:49:08 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 12:49:09 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:49:09 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 12:49:09 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:49:09 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 12:49:09 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:49:09 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 12:49:09 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:49:09 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 12:49:10 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:49:10 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 12:49:10 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:49:10 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 12:49:10 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:49:10 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 12:49:11 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:49:11 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 12:49:11 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:49:11 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 12:49:11 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim Top 
# Start time: 12:49:11 on Jul 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 60 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 90 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 110 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 120 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 130 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 150 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 170 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 180 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 210 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 230 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 240 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 290 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 310 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 330 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 350 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 380 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 390 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
add wave -position end  sim:/top/mips_inst/data_path_inst/EX_SrcA
add wave -position end  sim:/top/mips_inst/data_path_inst/EX_SrcB
add wave -position end  sim:/top/mips_inst/data_path_inst/WB_Result
add wave -position end  sim:/top/mips_inst/data_path_inst/EX_MEM_AluResult
add wave -position end  sim:/top/mips_inst/data_path_inst/ID_EX_rd1
add wave -position end  sim:/top/mips_inst/data_path_inst/ID_EX_rd2
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:54:18 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 12:54:18 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:54:18 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 12:54:19 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:54:19 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 12:54:19 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:54:19 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 12:54:19 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:54:19 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 12:54:19 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:54:19 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 12:54:20 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:54:20 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 12:54:20 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:54:20 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 12:54:20 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:54:20 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 12:54:21 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:54:21 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 12:54:21 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:54:21 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 12:54:21 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:54:21 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 12:54:21 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:54:21 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 12:54:22 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:54:23 on Jul 29,2024, Elapsed time: 0:05:12
# Errors: 0, Warnings: 27
# vsim Top 
# Start time: 12:54:23 on Jul 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 60 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 90 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 110 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 120 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 130 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 150 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 170 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 180 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 210 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 230 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 240 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 290 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 310 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 330 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 350 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 380 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 390 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:19 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 12:56:20 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:20 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 12:56:20 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:20 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 12:56:20 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:20 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 12:56:21 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:21 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 12:56:21 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:21 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 12:56:21 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:21 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 12:56:21 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:21 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 12:56:22 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:22 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 12:56:22 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:22 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 12:56:22 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:22 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 12:56:23 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:23 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 12:56:23 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:23 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 12:56:23 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:56:24 on Jul 29,2024, Elapsed time: 0:02:01
# Errors: 0, Warnings: 26
# vsim Top 
# Start time: 12:56:24 on Jul 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 60 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 90 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 110 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 120 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 130 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 150 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 170 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 180 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 210 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 230 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 240 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 290 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 310 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 330 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 350 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 380 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 390 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
add wave -position end  sim:/top/mips_inst/data_path_inst/IF_ID_Instruction
add wave -position end  sim:/top/mips_inst/data_path_inst/ID_rd1
add wave -position end  sim:/top/mips_inst/data_path_inst/ID_rd2
add wave -position end  sim:/top/mips_inst/data_path_inst/ID_rd1




do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:57:39 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 12:57:39 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:57:39 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 12:57:40 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:57:40 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 12:57:40 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:57:40 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 12:57:40 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:57:40 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 12:57:41 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:57:41 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 12:57:41 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:57:41 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 12:57:41 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:57:41 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 12:57:41 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:57:41 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 12:57:42 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:57:42 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 12:57:42 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:57:42 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 12:57:42 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:57:42 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 12:57:43 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:57:43 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 12:57:43 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:57:44 on Jul 29,2024, Elapsed time: 0:01:20
# Errors: 0, Warnings: 26
# vsim Top 
# Start time: 12:57:44 on Jul 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** UI-Msg: (vish-4014) No objects found matching '(25:21)'.
# Error in macro ./mips.do line 30
# ** UI-Msg: (vish-4014) No objects found matching '(25:21)'.
#     while executing
# "add wave -position end  sim:/top/mips_inst/data_path_inst/IF_ID_Instruction (25:21)"
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:58:04 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 12:58:04 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:58:04 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 12:58:04 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:58:04 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 12:58:04 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:58:04 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 12:58:05 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:58:05 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 12:58:05 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:58:05 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 12:58:05 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:58:05 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 12:58:06 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:58:06 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 12:58:06 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:58:06 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 12:58:06 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:58:06 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 12:58:06 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:58:06 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 12:58:07 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:58:07 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 12:58:07 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:58:07 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 12:58:07 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:58:08 on Jul 29,2024, Elapsed time: 0:00:24
# Errors: 0, Warnings: 1
# vsim Top 
# Start time: 12:58:09 on Jul 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 60 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 90 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 110 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 120 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 130 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 150 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 170 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 180 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 210 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 230 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 240 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 290 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 310 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 330 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 350 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 380 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 390 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:59:25 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 12:59:25 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:59:25 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 12:59:26 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:59:26 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 12:59:26 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:59:26 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 12:59:26 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:59:26 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 12:59:27 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:59:27 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 12:59:27 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:59:27 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 12:59:27 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:59:27 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 12:59:27 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:59:27 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 12:59:28 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:59:28 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 12:59:28 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:59:28 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 12:59:28 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:59:28 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 12:59:29 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:59:29 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 12:59:29 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:59:30 on Jul 29,2024, Elapsed time: 0:01:21
# Errors: 0, Warnings: 26
# vsim Top 
# Start time: 12:59:30 on Jul 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 60 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 90 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 110 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 120 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 130 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 150 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 170 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 180 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 210 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 230 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 240 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 290 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 310 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 330 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 350 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 380 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 390 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
add wave -position end  sim:/top/mips_inst/data_path_inst/ID_EX_Alusrc
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:00:40 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 13:00:40 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:00:40 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 13:00:40 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:00:40 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 13:00:41 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:00:41 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 13:00:41 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:00:41 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 13:00:41 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:00:41 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 13:00:41 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:00:41 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 13:00:42 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:00:42 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 13:00:42 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:00:42 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 13:00:42 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:00:42 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 13:00:43 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:00:43 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 13:00:43 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:00:43 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 13:00:43 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:00:43 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 13:00:43 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:00:45 on Jul 29,2024, Elapsed time: 0:01:15
# Errors: 0, Warnings: 26
# vsim Top 
# Start time: 13:00:45 on Jul 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 60 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 90 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 110 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 120 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 130 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 150 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 170 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 180 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 210 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 230 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 240 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 290 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 310 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 330 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 350 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 380 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 390 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
add wave -position end  sim:/top/mips_inst/data_path_inst/ID_EX_SignImm
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:03:20 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 13:03:20 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:03:20 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 13:03:20 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:03:20 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 13:03:20 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:03:20 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 13:03:21 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:03:21 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 13:03:21 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:03:21 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 13:03:21 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:03:21 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 13:03:22 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:03:22 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 13:03:22 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:03:22 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 13:03:22 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:03:22 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 13:03:23 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:03:23 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 13:03:23 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:03:23 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 13:03:23 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:03:23 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 13:03:23 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:03:25 on Jul 29,2024, Elapsed time: 0:02:40
# Errors: 0, Warnings: 26
# vsim Top 
# Start time: 13:03:25 on Jul 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 60 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 90 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 110 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 120 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 130 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 150 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 170 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 180 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 210 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 230 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 240 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 290 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 310 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 330 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 350 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 380 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 390 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:08:35 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 13:08:35 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:08:36 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 13:08:36 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:08:36 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 13:08:36 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:08:36 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 13:08:36 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:08:36 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 13:08:37 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:08:37 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 13:08:37 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:08:37 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 13:08:37 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:08:37 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity mux3
# -- Loading entity UAL
# -- Loading entity unite
# End time: 13:08:38 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:08:38 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 13:08:38 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:08:38 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 13:08:38 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:08:38 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 13:08:38 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:08:38 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 13:08:39 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:08:39 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 13:08:39 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:08:40 on Jul 29,2024, Elapsed time: 0:05:15
# Errors: 0, Warnings: 26
# vsim Top 
# Start time: 13:08:40 on Jul 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.mux3(rtl)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 60 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 90 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 110 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 130 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 140 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 150 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 170 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 180 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 210 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 230 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 240 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 290 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 310 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 330 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 350 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 380 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 390 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:11:34 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 13:11:35 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:11:35 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 13:11:35 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:11:35 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 13:11:35 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:11:35 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 13:11:36 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:11:36 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 13:11:36 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:11:36 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 13:11:36 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:11:36 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 13:11:36 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:11:36 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 13:11:37 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:11:37 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 13:11:37 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:11:37 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 13:11:37 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:11:37 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 13:11:38 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:11:38 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 13:11:38 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:11:38 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 13:11:38 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:11:39 on Jul 29,2024, Elapsed time: 0:02:59
# Errors: 0, Warnings: 26
# vsim Top 
# Start time: 13:11:39 on Jul 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 60 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 90 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 110 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 120 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 130 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 150 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 170 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 180 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 210 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 230 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 240 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 290 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 310 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 330 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 350 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 380 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 390 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
do unite.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:16:15 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 13:16:15 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:16:16 on Jul 29,2024, Elapsed time: 0:04:37
# Errors: 0, Warnings: 26
# vsim unite 
# Start time: 13:16:16 on Jul 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.unite(rtl)
# ** Error: invalid command name "EX_MEM_RegWrite"
# Error in macro ./unite.do line 11
# invalid command name "EX_MEM_RegWrite"
#     while executing
# "EX_MEM_RegWrite <= '0'"
vsim unite_tb.vhd
# OpenFile unite_tb.vhd
do unite.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:21:34 on Jul 29,2024
# vcom -reportprogress 300 -93 path_to_your_vhdl_files/unite.vhd 
# ** Error: (vcom-7) Failed to open design unit file "path_to_your_vhdl_files/unite.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 13:21:35 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./unite.do line 4
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 path_to_your_vhdl_files/unite.vhd"
do unite.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:22:12 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 13:22:12 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:22:12 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work unite_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite_tb
# -- Compiling architecture behavior of unite_tb
# End time: 13:22:12 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:22:14 on Jul 29,2024, Elapsed time: 0:05:58
# Errors: 2, Warnings: 2
# vsim work.unite_tb 
# Start time: 13:22:14 on Jul 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.unite_tb(behavior)
# Loading work.unite(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
do unite.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:23:51 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 13:23:51 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:23:51 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work unite_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite_tb
# -- Compiling architecture behavior of unite_tb
# End time: 13:23:52 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:23:54 on Jul 29,2024, Elapsed time: 0:01:40
# Errors: 0, Warnings: 2
# vsim work.unite_tb 
# Start time: 13:23:54 on Jul 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.unite_tb(behavior)
# Loading work.unite(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:24:43 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 13:24:43 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:24:43 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 13:24:44 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:24:44 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 13:24:44 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:24:44 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 13:24:44 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:24:44 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 13:24:44 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:24:44 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 13:24:45 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:24:45 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 13:24:45 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:24:45 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 13:24:45 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:24:45 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 13:24:46 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:24:46 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 13:24:46 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:24:46 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 13:24:46 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:24:46 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 13:24:46 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:24:46 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 13:24:47 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:24:49 on Jul 29,2024, Elapsed time: 0:00:55
# Errors: 0, Warnings: 1
# vsim Top 
# Start time: 13:24:49 on Jul 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 60 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 90 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 110 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 120 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 130 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 150 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 170 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 180 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 210 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 230 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 240 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 290 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 310 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 330 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 350 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 380 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 390 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:25:39 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 13:25:39 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:25:39 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 13:25:40 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:25:40 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 13:25:40 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:25:40 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 13:25:40 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:25:40 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 13:25:41 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:25:41 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 13:25:41 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:25:41 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 13:25:41 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:25:41 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 13:25:42 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:25:42 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 13:25:42 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:25:42 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 13:25:42 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:25:42 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 13:25:42 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:25:42 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 13:25:43 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:25:43 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 13:25:43 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:25:45 on Jul 29,2024, Elapsed time: 0:00:56
# Errors: 0, Warnings: 26
# vsim Top 
# Start time: 13:25:45 on Jul 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 60 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 90 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 110 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 120 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 130 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 150 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 170 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 180 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 210 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 230 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 240 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 290 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 310 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 330 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 350 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 380 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 390 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:27:38 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 13:27:39 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:27:39 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 13:27:39 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:27:39 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 13:27:39 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:27:39 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 13:27:40 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:27:40 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 13:27:40 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:27:40 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 13:27:40 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:27:40 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 13:27:40 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:27:40 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 13:27:41 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:27:41 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 13:27:41 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:27:41 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 13:27:41 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:27:41 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 13:27:42 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:27:42 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 13:27:42 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:27:42 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 13:27:42 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:27:43 on Jul 29,2024, Elapsed time: 0:01:58
# Errors: 0, Warnings: 26
# vsim Top 
# Start time: 13:27:43 on Jul 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 80 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 90 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 110 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 120 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 130 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 140 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 150 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 170 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 180 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 210 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 230 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 240 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 290 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 310 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 330 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 350 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 390 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:30:23 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 13:30:24 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:30:24 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 13:30:24 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:30:24 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 13:30:24 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:30:24 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 13:30:25 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:30:25 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 13:30:25 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:30:25 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 13:30:25 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:30:25 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 13:30:25 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:30:25 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 13:30:26 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:30:26 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 13:30:26 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:30:26 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 13:30:26 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:30:26 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 13:30:27 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:30:27 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 13:30:27 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:30:27 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 13:30:27 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:30:28 on Jul 29,2024, Elapsed time: 0:02:45
# Errors: 0, Warnings: 27
# vsim Top 
# Start time: 13:30:28 on Jul 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 80 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 90 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 110 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 130 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 140 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 150 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 170 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 200 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 210 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 230 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 260 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 290 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 310 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Fatal: (vsim-3734) Index value 60 is out of range 0 to 31.
#    Time: 320 ns  Iteration: 3  Process: /top/imem_inst/line__61 File: imem.vhd
# Fatal error in Process line__61 at imem.vhd line 63
# 
# HDL call sequence:
# Stopped at imem.vhd 63 Process line__61
# 
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:31:47 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 13:31:47 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:31:47 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 13:31:47 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:31:47 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 13:31:47 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:31:48 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 13:31:48 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:31:48 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 13:31:48 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:31:48 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 13:31:48 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:31:48 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 13:31:49 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:31:49 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 13:31:49 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:31:49 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 13:31:49 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:31:49 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 13:31:50 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:31:50 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 13:31:50 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:31:50 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 13:31:50 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:31:50 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 13:31:50 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:31:52 on Jul 29,2024, Elapsed time: 0:01:24
# Errors: 1, Warnings: 20
# vsim Top 
# Start time: 13:31:52 on Jul 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 60 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 90 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 110 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 120 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 130 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 150 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 170 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 180 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 210 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 230 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 240 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 290 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 310 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 330 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 350 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 380 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 390 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:32:36 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 13:32:37 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:32:37 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 13:32:37 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:32:37 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 13:32:37 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:32:37 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 13:32:38 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:32:38 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 13:32:38 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:32:38 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 13:32:38 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:32:38 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 13:32:39 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:32:39 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 13:32:39 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:32:39 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 13:32:39 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:32:39 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 13:32:39 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:32:39 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 13:32:40 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:32:40 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 13:32:40 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:32:40 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 13:32:40 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:32:42 on Jul 29,2024, Elapsed time: 0:00:50
# Errors: 0, Warnings: 26
# vsim Top 
# Start time: 13:32:42 on Jul 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 80 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 90 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 110 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 120 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 130 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 140 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 150 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 170 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 180 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 210 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 230 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 260 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 290 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 310 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Fatal: (vsim-3734) Index value 60 is out of range 0 to 31.
#    Time: 320 ns  Iteration: 3  Process: /top/imem_inst/line__61 File: imem.vhd
# Fatal error in Process line__61 at imem.vhd line 63
# 
# HDL call sequence:
# Stopped at imem.vhd 63 Process line__61
# 
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:33:40 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 13:33:40 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:33:40 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 13:33:40 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:33:40 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 13:33:41 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:33:41 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 13:33:41 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:33:41 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 13:33:41 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:33:41 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 13:33:41 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:33:42 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 13:33:42 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:33:42 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 13:33:42 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:33:42 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 13:33:42 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:33:42 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 13:33:43 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:33:43 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 13:33:43 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:33:43 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 13:33:43 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:33:43 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 13:33:44 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:33:45 on Jul 29,2024, Elapsed time: 0:01:03
# Errors: 1, Warnings: 21
# vsim Top 
# Start time: 13:33:45 on Jul 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 60 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 90 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 110 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 120 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 130 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 150 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 170 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 180 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 210 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 230 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 240 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 290 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 310 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 330 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 350 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 380 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 390 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
add wave -position end  sim:/top/mips_inst/data_path_inst/ID_EX_Alusrc
add wave -position end  sim:/top/mips_inst/data_path_inst/ID_AluControl
add wave -position end  sim:/top/mips_inst/data_path_inst/ID_Alusrc
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:35:38 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 13:35:38 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:35:38 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 13:35:38 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:35:38 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 13:35:39 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:35:39 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 13:35:39 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:35:39 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 13:35:39 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:35:39 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 13:35:40 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:35:40 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 13:35:40 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:35:40 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 13:35:40 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:35:40 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 13:35:40 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:35:40 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 13:35:41 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:35:41 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 13:35:41 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:35:41 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 13:35:41 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:35:41 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 13:35:42 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:35:43 on Jul 29,2024, Elapsed time: 0:01:58
# Errors: 0, Warnings: 26
# vsim Top 
# Start time: 13:35:43 on Jul 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 60 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 90 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 110 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 120 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 130 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 150 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 170 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 180 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 210 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 230 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 240 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 290 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 310 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 330 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 350 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 380 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 390 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
add wave -position end  sim:/top/mips_inst/data_path_inst/AluSrc
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:37:06 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 13:37:07 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:37:07 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 13:37:07 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:37:07 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 13:37:07 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:37:07 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 13:37:07 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:37:08 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 13:37:08 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:37:08 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 13:37:08 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:37:08 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 13:37:08 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:37:08 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 13:37:09 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:37:09 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 13:37:09 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:37:09 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 13:37:09 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:37:09 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 13:37:10 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:37:10 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 13:37:10 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:37:10 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 13:37:10 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:37:11 on Jul 29,2024, Elapsed time: 0:01:28
# Errors: 0, Warnings: 26
# vsim Top 
# Start time: 13:37:11 on Jul 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 60 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 90 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 110 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 120 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 130 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 150 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 170 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 180 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 210 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 230 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 240 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 290 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 310 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 330 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 350 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 380 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 390 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
add wave -position end  sim:/top/mips_inst/data_path_inst/EX_preSrcB
add wave -position end  sim:/top/mips_inst/data_path_inst/EX_SrcB
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:38:35 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 13:38:35 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:38:35 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 13:38:35 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:38:35 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 13:38:36 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:38:36 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 13:38:36 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:38:36 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 13:38:36 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:38:36 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 13:38:37 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:38:37 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 13:38:37 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:38:37 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 13:38:37 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:38:37 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 13:38:38 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:38:38 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 13:38:38 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:38:38 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 13:38:38 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:38:38 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 13:38:39 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:38:39 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 13:38:39 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:38:40 on Jul 29,2024, Elapsed time: 0:01:29
# Errors: 0, Warnings: 26
# vsim Top 
# Start time: 13:38:40 on Jul 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 60 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 90 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 110 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 120 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 130 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 150 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 170 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 180 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 210 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 230 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 240 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 290 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 310 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 330 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 350 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 380 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 390 ns  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:56:52 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 13:56:52 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:56:52 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 13:56:52 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:56:52 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 13:56:53 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:56:53 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 13:56:53 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:56:53 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 13:56:53 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:56:53 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 13:56:54 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:56:54 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 13:56:54 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:56:54 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 13:56:54 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:56:54 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 13:56:54 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:56:54 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 13:56:55 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:56:55 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 13:56:55 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:56:55 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 13:56:55 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:56:55 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 13:56:56 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:56:57 on Jul 29,2024, Elapsed time: 0:18:17
# Errors: 0, Warnings: 26
# vsim Top 
# Start time: 13:56:57 on Jul 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 60 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 120 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 180 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 240 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 260 ns  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 260 ns  Iteration: 1  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
add wave -position end  sim:/top/mips_inst/data_path_inst/IF_ID_Instruction
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:15 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 13:58:15 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:15 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 13:58:16 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:16 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 13:58:16 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:16 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 13:58:16 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:16 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 13:58:17 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:17 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 13:58:17 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:17 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 13:58:17 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:17 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 13:58:17 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:17 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 13:58:18 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:18 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 13:58:18 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:18 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 13:58:18 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:18 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 13:58:19 on Jul 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:19 on Jul 29,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 13:58:19 on Jul 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:58:25 on Jul 29,2024, Elapsed time: 0:01:28
# Errors: 0, Warnings: 13
# vsim Top 
# Start time: 13:58:25 on Jul 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 60 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 120 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 180 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 240 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 260 ns  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 260 ns  Iteration: 1  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# End time: 06:39:17 on Jul 31,2024, Elapsed time: 40:40:52
# Errors: 0, Warnings: 13
