#!/usr/bin/python

'''
control.py

The controller to kick of all stages of the MIPS processor

'''

import pdb

from setup import Setup

###
# Helper Functions
###

def setup():
    setup = Setup()
    inst_list, lable_list = setup.parse_instructions('inst.txt')
    register = setup.parse_registers('reg.txt')
    memory = setup.parse_memory('data.txt')
    config = setup.parse_config('config.txt')

    #print inst_list 
    #print lable_list
    #print register
    #print memory
    #print config

    return inst_list, lable_list, register, memory, config

def update_state(ins, stage, clock):
    if not state.has_key(ins):
        state[ins] = dict()
    state[ins][stage] = clock

def to_string(ins):
    rv = ''
    for i in ins:
        rv = rv + i + ' '
    return rv.strip()

def status():

    print "Clock: " + clock
    print "IF: {0} ID: {1} EX: {2} WB: {3}".format(IF, ID, EX, WB)
    print ""
    print state
    

        

# List of instructions that are ready to be WB'ed
# Store the calculated cycle that they will exit EX
def ready_instructions():
    pass


def IF_stage():
    global EIP
    if proceed:
        inst = instruction[EIP]
        IF.append(inst)
        EIP = EIP + 4

        update_state(to_string(inst), "IF", clock)
        
    
def ID_stage():
    if proceed and len(IF) != 0:
        
        inst = IF.pop(0)
        ID.append(inst)
        ## Maybe check functional unit availability here and set flags?

        update_state(to_string(inst), "ID", clock)

def EX_stage():
    if proceed and len(ID) != 0:
        
        # can we have multiple instructions enter EX?
        inst = ID.pop(0)
        EX.append(inst)
        
        # Add to EX_completion, modify for each FU,
        if not EX_completion.has_key(clock+1):
            EX_completion[clock+1] = list(inst)
            EX.pop()
        else:
            EX_completion[clock+1].append(inst)
            EX.pop()
        




def WB_stage():
    if proceed:
        
        # Need to account for multiple instructions finishing in this cycle
        if EX_completion.has_key(clock):
            inst = EX_completion[clock][0]

            update_state(to_string(inst), "WB", clock)

    
###
# State Variables
###

instruction, lable, register, memory, config = setup()

clock = 1
EIP = 0
proceed = True

IF = []
ID = []
EX = []
WB = []

FP_ADD_BUSY = False
FP_MULT_BUSY = False
FP_DIV_BUSY = False
INT_BUSY = False

EX_completion = {}
state = {}

pdb.set_trace()

while True:
    WB_stage()
        
    EX_stage()
    
    ID_stage()
    
    IF_stage()

    print state

    clock = clock + 1


